
*** Running vivado
    with args -log design_1_edge_detect_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_edge_detect_0_2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_edge_detect_0_2.tcl -notrace
Command: synth_design -top design_1_edge_detect_0_2 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6235 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1071.551 ; gain = 137.086 ; free physical = 1088 ; free virtual = 12926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_edge_detect_0_2' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_2_1/synth/design_1_edge_detect_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'edge_detect' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect.v:184]
INFO: [Synth 8-638] synthesizing module 'edge_detect_x_op' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_x_op.v:43]
INFO: [Synth 8-638] synthesizing module 'edge_detect_x_op_rom' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_x_op.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_x_op.v:21]
INFO: [Synth 8-3876] $readmem data file './edge_detect_x_op_rom.dat' is read successfully [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_x_op.v:24]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_x_op_rom' (1#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_x_op.v:9]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_x_op' (2#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_x_op.v:43]
INFO: [Synth 8-638] synthesizing module 'edge_detect_y_op' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_y_op.v:43]
INFO: [Synth 8-638] synthesizing module 'edge_detect_y_op_rom' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_y_op.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_y_op.v:21]
INFO: [Synth 8-3876] $readmem data file './edge_detect_y_op_rom.dat' is read successfully [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_y_op.v:24]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_y_op_rom' (3#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_y_op.v:9]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_y_op' (4#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_y_op.v:43]
INFO: [Synth 8-638] synthesizing module 'edge_detect_CRTL_BUS_s_axi' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_CRTL_BUS_s_axi.v:187]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_CRTL_BUS_s_axi' (5#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'edge_detect_temp_dEe' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_temp_dEe.v:46]
INFO: [Synth 8-638] synthesizing module 'edge_detect_temp_dEe_ram' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_temp_dEe.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_temp_dEe.v:22]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_temp_dEe_ram' (6#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_temp_dEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_temp_dEe' (7#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_temp_dEe.v:46]
INFO: [Synth 8-638] synthesizing module 'convolution' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/convolution.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/convolution.v:97]
INFO: [Synth 8-638] synthesizing module 'edge_detect_fadd_bkb' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_fadd_bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detect_ap_fadd_3_full_dsp_32' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_ap_fadd_3_full_dsp_32' (25#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_fadd_bkb' (26#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_fadd_bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detect_sitofcud' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_sitofcud.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detect_ap_sitofp_3_no_dsp_32' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_sitofp_3_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_sitofp_3_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_ap_sitofp_3_no_dsp_32' (35#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_sitofp_3_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_sitofcud' (36#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_sitofcud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/convolution.v:507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/convolution.v:569]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/convolution.v:573]
INFO: [Synth 8-256] done synthesizing module 'convolution' (37#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/convolution.v:10]
INFO: [Synth 8-638] synthesizing module 'edge_detect_dadd_ibs' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_dadd_ibs.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detect_ap_dadd_3_full_dsp_64' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_dadd_3_full_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_ap_dadd_3_full_dsp_64' (47#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_dadd_ibs' (48#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_dadd_ibs.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detect_dmul_jbC' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_dmul_jbC.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detect_ap_dmul_4_max_dsp_64' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_dmul_4_max_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_ap_dmul_4_max_dsp_64' (55#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_dmul_jbC' (56#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_dmul_jbC.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detect_sitodkbM' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_sitodkbM.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detect_ap_sitodp_3_no_dsp_32' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_sitodp_3_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_sitodp_3_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_ap_sitodp_3_no_dsp_32' (57#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/ip/edge_detect_ap_sitodp_3_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'edge_detect_sitodkbM' (58#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect_sitodkbM.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect.v:2294]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect.v:2522]
WARNING: [Synth 8-3936] Found unconnected internal register 'inStream_V_data_V_0_data_out_reg' and it is trimmed from '32' to '24' bits. [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect.v:1745]
INFO: [Synth 8-256] done synthesizing module 'edge_detect' (59#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_edge_detect_0_2' (60#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_2_1/synth/design_1_edge_detect_0_2.v:57]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized828 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized828 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized828 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized828 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized828 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized826 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized826 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized826 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized826 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized826 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized830 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized830 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized830 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized28 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized902 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized902 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized902 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized896 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized896 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized896 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized900 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized900 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized900 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized900 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized900 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized898 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized898 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized898 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized894 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized894 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized894 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized894 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized894 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized32 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized892 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized892 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized892 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized892 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized892 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized882 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized882 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized882 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized882 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized882 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized880 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized880 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized880 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized880 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized880 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized878 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized878 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized878 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized878 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized878 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized876 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized876 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized876 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized876 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized876 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized890 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized890 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized890 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized890 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized890 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1211.023 ; gain = 276.559 ; free physical = 665 ; free virtual = 12505
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1211.023 ; gain = 276.559 ; free physical = 634 ; free virtual = 12474
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1075 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_2_1/constraints/edge_detect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_2_1/constraints/edge_detect_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/design_1_edge_detect_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/design_1_edge_detect_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  FDE => FDRE: 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1522.223 ; gain = 2.000 ; free physical = 247 ; free virtual = 12088
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1522.227 ; gain = 587.762 ; free physical = 232 ; free virtual = 12073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1522.227 ; gain = 587.762 ; free physical = 232 ; free virtual = 12073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1522.227 ; gain = 587.762 ; free physical = 231 ; free virtual = 12072
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_5_reg_609_reg[6:0]' into 'tmp_reg_583_reg[6:0]' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/convolution.v:579]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_609_reg' and it is trimmed from '9' to '7' bits. [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/convolution.v:325]
WARNING: [Synth 8-3936] Found unconnected internal register 'nn_reg_614_reg' and it is trimmed from '5' to '4' bits. [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/convolution.v:323]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_226_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_210_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_462_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'inStream_V_data_V_0_payload_B_reg' and it is trimmed from '32' to '24' bits. [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect.v:1357]
WARNING: [Synth 8-3936] Found unconnected internal register 'inStream_V_data_V_0_payload_A_reg' and it is trimmed from '32' to '24' bits. [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect.v:1351]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_i_reg_713_reg' and it is trimmed from '15' to '14' bits. [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/40b5/hdl/verilog/edge_detect.v:1563]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_426_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_496_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_644_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 1522.227 ; gain = 587.762 ; free physical = 227 ; free virtual = 12068
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_426_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_496_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_sitodkbM_U9/edge_detect_ap_sitodp_3_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_sitodkbM_U10/edge_detect_ap_sitodp_3_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_sitodkbM_U9/edge_detect_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/edge_detect_sitodkbM_U9/edge_detect_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_sitodkbM_U10/edge_detect_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/edge_detect_sitodkbM_U10/edge_detect_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[2]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[3]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[8]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[11]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[12]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[13]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[14]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[15]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[16]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[62] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[17]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[18]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[19]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[23]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[26] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[27]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[28] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[29]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[30]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[31]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[32]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[33]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[36]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[52] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[53]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[54]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[34]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[50] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[34]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[37]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[35] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[36]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[37]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[40] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[41]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[42]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[43]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\edge_detect_dmul_jbC_U7/din1_buf1_reg[48] )
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[50]' (FD) to 'inst/edge_detect_dmul_jbC_U7/din1_buf1_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detect_dmul_jbC_U8/din1_buf1_reg[51] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[2]' (FDE) to 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[2]' (FDE) to 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[3]' (FDE) to 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[3]' (FDE) to 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[4]' (FDE) to 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[4]' (FDE) to 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[5]' (FDE) to 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[5]' (FDE) to 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[6]' (FDE) to 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[6]' (FDE) to 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_convolution_fu_390/edge_detect_fadd_bkb_U1/edge_detect_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/grp_convolution_fu_390/edge_detect_fadd_bkb_U1/edge_detect_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/edge_detect_CRTL_BUS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_28_i_reg_754_reg[63]' (FDE) to 'inst/tmp_31_i_reg_759_reg[63]'
WARNING: [Synth 8-3332] Sequential element (edge_detect_CRTL_BUS_s_axi_U/rdata_reg[31]) is unused and will be removed from module edge_detect.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/tmp_reg_583_reg[6]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/tmp_reg_583_reg[5]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/tmp_reg_583_reg[4]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/tmp_reg_583_reg[3]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/tmp_reg_583_reg[2]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/tmp_reg_583_reg[1]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/tmp_reg_583_reg[0]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/j_cast8_reg_588_reg[13]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/j_cast8_reg_588_reg[12]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/j_cast8_reg_588_reg[11]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/j_cast8_reg_588_reg[10]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/j_cast8_reg_588_reg[9]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (grp_convolution_fu_390/j_cast8_reg_588_reg[8]) is unused and will be removed from module edge_detect.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module flt_add_exp.
INFO: [Synth 8-3332] Sequential element (NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_add_exp.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
WARNING: [Synth 8-3332] Sequential element (tmp_35_i_reg_774_reg[63]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din0_buf1_reg[63]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[63]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[62]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[61]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[60]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[59]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[58]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[57]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[56]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[55]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[52]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[48]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[47]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[46]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[45]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[44]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[40]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[39]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[38]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[35]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[28]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[26]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[25]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[24]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[22]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[21]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[20]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[10]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[9]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[7]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[6]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[5]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[4]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[1]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U7/din1_buf1_reg[0]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din0_buf1_reg[63]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[63]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[62]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[61]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[60]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[59]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[58]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[57]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[56]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[55]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[54]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[53]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[52]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[51]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[50]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[49]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[48]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[47]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[46]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[45]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[44]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[43]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[42]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[41]) is unused and will be removed from module edge_detect.
WARNING: [Synth 8-3332] Sequential element (edge_detect_dmul_jbC_U8/din1_buf1_reg[40]) is unused and will be removed from module edge_detect.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_convolution_fu_390/edge_detect_sitofcud_U2/edge_detect_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'inst/grp_convolution_fu_390/edge_detect_sitofcud_U2/edge_detect_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_convolution_fu_390/tmp_17_reg_662_reg[28]' (FDE) to 'inst/grp_convolution_fu_390/tmp_17_reg_662_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_convolution_fu_390/edge_detect_fadd_bkb_U1/din1_buf1_reg[28]' (FD) to 'inst/grp_convolution_fu_390/edge_detect_fadd_bkb_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_convolution_fu_390/edge_detect_fadd_bkb_U1/edge_detect_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'inst/grp_convolution_fu_390/edge_detect_fadd_bkb_U1/edge_detect_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1522.230 ; gain = 587.766 ; free physical = 683 ; free virtual = 12527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:50 . Memory (MB): peak = 1574.223 ; gain = 639.758 ; free physical = 325 ; free virtual = 12169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:53 . Memory (MB): peak = 1586.223 ; gain = 651.758 ; free physical = 268 ; free virtual = 12112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/y_op_U/edge_detect_y_op_rom_U/q0_reg[0]' (FDE) to 'inst/x_op_U/edge_detect_x_op_rom_U/q0_reg[0]'
INFO: [Synth 8-4480] The timing for the instance inst/temp_image_U/edge_detect_temp_dEe_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/temp_image_U/edge_detect_temp_dEe_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/temp_image_U/edge_detect_temp_dEe_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/temp_image_U/edge_detect_temp_dEe_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/edge_out_assign_U/edge_detect_temp_dEe_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/edge_out_assign_U/edge_detect_temp_dEe_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/edge_out_assign_U/edge_detect_temp_dEe_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/edge_out_assign_U/edge_detect_temp_dEe_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grayOut_U/edge_detect_temp_dEe_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grayOut_U/edge_detect_temp_dEe_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grayOut_U/edge_detect_temp_dEe_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grayOut_U/edge_detect_temp_dEe_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1617.660 ; gain = 683.195 ; free physical = 123 ; free virtual = 11899
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1617.664 ; gain = 683.199 ; free physical = 122 ; free virtual = 11898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1617.664 ; gain = 683.199 ; free physical = 122 ; free virtual = 11898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1617.664 ; gain = 683.199 ; free physical = 136 ; free virtual = 11891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1617.664 ; gain = 683.199 ; free physical = 136 ; free virtual = 11891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1617.664 ; gain = 683.199 ; free physical = 143 ; free virtual = 11860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1617.664 ; gain = 683.199 ; free physical = 175 ; free virtual = 11808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    51|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_11 |     2|
|6     |DSP48E1_12 |     2|
|7     |DSP48E1_2  |     4|
|8     |DSP48E1_3  |     1|
|9     |DSP48E1_4  |     2|
|10    |DSP48E1_5  |     2|
|11    |DSP48E1_6  |     2|
|12    |DSP48E1_7  |     2|
|13    |DSP48E1_8  |     2|
|14    |DSP48E1_9  |     2|
|15    |LUT1       |    79|
|16    |LUT2       |   226|
|17    |LUT3       |   849|
|18    |LUT4       |   363|
|19    |LUT5       |   509|
|20    |LUT6       |   711|
|21    |MUXCY      |   588|
|22    |MUXF7      |    19|
|23    |MUXF8      |     3|
|24    |RAMB36E1   |    24|
|25    |SRL16E     |    25|
|26    |XORCY      |   377|
|27    |FDE        |     8|
|28    |FDRE       |  2383|
|29    |FDSE       |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1617.664 ; gain = 683.199 ; free physical = 178 ; free virtual = 11807
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 762 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1617.664 ; gain = 291.910 ; free physical = 176 ; free virtual = 11805
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 1617.668 ; gain = 683.203 ; free physical = 177 ; free virtual = 11806
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1075 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_2_1/constraints/edge_detect_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_2_1/constraints/edge_detect_ooc.xdc:6]
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_2_1/constraints/edge_detect_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 195 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 187 instances
  FDE => FDRE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
377 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:07 . Memory (MB): peak = 1617.668 ; gain = 615.699 ; free physical = 164 ; free virtual = 11793
INFO: [Common 17-1381] The checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/design_1_edge_detect_0_2_synth_1/design_1_edge_detect_0_2.dcp' has been generated.
