var hierarchy =
[
    [ "Mila::Dnn::Compute::ComputeDevice", "class_mila_1_1_dnn_1_1_compute_1_1_compute_device.html", [
      [ "Mila::Dnn::Compute::CpuDevice", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_device.html", null ],
      [ "Mila::Dnn::Compute::CudaDevice", "class_mila_1_1_dnn_1_1_compute_1_1_cuda_device.html", null ]
    ] ],
    [ "Mila::Dnn::Compute::ComputeResource", "class_mila_1_1_dnn_1_1_compute_1_1_compute_resource.html", [
      [ "Mila::Dnn::Compute::CudaComputeResource", "class_mila_1_1_dnn_1_1_compute_1_1_cuda_compute_resource.html", null ],
      [ "Mila::Dnn::Compute::HostComputeResource", "class_mila_1_1_dnn_1_1_compute_1_1_host_compute_resource.html", null ]
    ] ],
    [ "Mila::Dnn::Gpt2::DatasetReader::Config", "struct_mila_1_1_dnn_1_1_gpt2_1_1_dataset_reader_1_1_config.html", null ],
    [ "Mila::Dnn::Compute::CpuAttentionOpRegistrar", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_attention_op_registrar.html", null ],
    [ "Mila::Dnn::Compute::CpuEncoderOpRegistrar", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_encoder_op_registrar.html", null ],
    [ "Mila::Dnn::Compute::CpuFullyConnectedOpRegistrar", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_fully_connected_op_registrar.html", null ],
    [ "Mila::Dnn::Compute::CpuGeluOpRegistrar", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_gelu_op_registrar.html", null ],
    [ "Mila::Dnn::Compute::CpuLayerNormOpRegistrar", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_layer_norm_op_registrar.html", null ],
    [ "Mila::Dnn::Compute::CpuResidualOpRegistrar", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_residual_op_registrar.html", null ],
    [ "Mila::Dnn::Compute::CpuSoftmaxOpRegistrar", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_softmax_op_registrar.html", null ],
    [ "Mila::Dnn::Gpt2::DatasetReader", "class_mila_1_1_dnn_1_1_gpt2_1_1_dataset_reader.html", null ],
    [ "Mila::Dnn::Compute::DeviceAccessible", "struct_mila_1_1_dnn_1_1_compute_1_1_device_accessible.html", null ],
    [ "Mila::Dnn::Compute::DeviceContext", "class_mila_1_1_dnn_1_1_compute_1_1_device_context.html", null ],
    [ "Mila::Dnn::Compute::DeviceProps", "class_mila_1_1_dnn_1_1_compute_1_1_device_props.html", null ],
    [ "Mila::Dnn::Compute::DeviceRegistry", "class_mila_1_1_dnn_1_1_compute_1_1_device_registry.html", null ],
    [ "DIR", "struct_d_i_r.html", null ],
    [ "dirent", "structdirent.html", null ],
    [ "Mila::Misc::glob_t", "struct_mila_1_1_misc_1_1glob__t.html", null ],
    [ "Mila::Dnn::Compute::HostAccessible", "struct_mila_1_1_dnn_1_1_compute_1_1_host_accessible.html", null ],
    [ "Mila::Utils::Logger", "class_mila_1_1_utils_1_1_logger.html", [
      [ "Mila::Utils::DefaultLogger", "class_mila_1_1_utils_1_1_default_logger.html", null ]
    ] ],
    [ "MemoryResource", null, [
      [ "Mila::Dnn::Compute::DeviceMemoryResource", "class_mila_1_1_dnn_1_1_compute_1_1_device_memory_resource.html", null ],
      [ "Mila::Dnn::Compute::HostMemoryResource", "class_mila_1_1_dnn_1_1_compute_1_1_host_memory_resource.html", null ],
      [ "Mila::Dnn::Compute::ManagedMemoryResource", "class_mila_1_1_dnn_1_1_compute_1_1_managed_memory_resource.html", null ],
      [ "Mila::Dnn::Compute::PinnedMemoryResource", "class_mila_1_1_dnn_1_1_compute_1_1_pinned_memory_resource.html", null ]
    ] ],
    [ "Mila::Dnn::Model< TInput, TCompute, TDeviceType >", "class_mila_1_1_dnn_1_1_model.html", null ],
    [ "Mila::Dnn::ModelBase", "class_mila_1_1_dnn_1_1_model_base.html", null ],
    [ "Mila::Dnn::Module< TInput, TCompute, TDeviceType >", "class_mila_1_1_dnn_1_1_module.html", null ],
    [ "Mila::Dnn::Module< TInput, TInput, Compute::DeviceType::Cuda >", "class_mila_1_1_dnn_1_1_module.html", [
      [ "Mila::Dnn::Gelu< TInput, TPrecision, TDeviceType >", "class_mila_1_1_dnn_1_1_gelu.html", null ],
      [ "Mila::Dnn::LayerNorm< TInput, TPrecision, TDeviceType >", "class_mila_1_1_dnn_1_1_layer_norm.html", null ],
      [ "Mila::Dnn::MLP< TInput, TCompute, TDeviceType >", "class_mila_1_1_dnn_1_1_m_l_p.html", null ],
      [ "Mila::Dnn::MultiHeadAttention< TInput, TPrecision, TDeviceType >", "class_mila_1_1_dnn_1_1_multi_head_attention.html", null ],
      [ "Mila::Dnn::Residual< TInput, TPrecision, TDeviceType >", "class_mila_1_1_dnn_1_1_residual.html", null ],
      [ "Mila::Dnn::Softmax< TInput, TPrecision, TDeviceType >", "class_mila_1_1_dnn_1_1_softmax.html", null ],
      [ "Mila::Dnn::TransformerBlock< TInput, TCompute, TDeviceType >", "class_mila_1_1_dnn_1_1_transformer_block.html", null ]
    ] ],
    [ "Mila::Dnn::Module< TInput, TInput, DeviceType::Cuda >", "class_mila_1_1_dnn_1_1_module.html", [
      [ "Mila::Dnn::FullyConnected< TInput, TPrecision, TDeviceType >", "class_mila_1_1_dnn_1_1_fully_connected.html", null ]
    ] ],
    [ "Mila::Dnn::Module< uint16_t, half, Compute::DeviceType::Cuda >", "class_mila_1_1_dnn_1_1_module.html", [
      [ "Mila::Dnn::Encoder< TInput, TPrecision, TDeviceType >", "class_mila_1_1_dnn_1_1_encoder.html", null ]
    ] ],
    [ "mt19937_state", "structmt19937__state.html", null ],
    [ "Mila::Dnn::Compute::OperationAttributes", "struct_mila_1_1_dnn_1_1_compute_1_1_operation_attributes.html", null ],
    [ "Mila::Dnn::Compute::OperationBase< TInput, TPrecision, TDeviceType >", "class_mila_1_1_dnn_1_1_compute_1_1_operation_base.html", null ],
    [ "Mila::Dnn::Compute::OperationBase< float, float, TDeviceType >", "class_mila_1_1_dnn_1_1_compute_1_1_operation_base.html", [
      [ "Mila::Dnn::Compute::BinaryOperation< float, float, DeviceType::Cpu >", "class_mila_1_1_dnn_1_1_compute_1_1_binary_operation.html", [
        [ "Mila::Dnn::Compute::CpuResidualOp< TInput, TPrecision >", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_residual_op.html", null ]
      ] ],
      [ "Mila::Dnn::Compute::UnaryOperation< float, float, DeviceType::Cpu >", "class_mila_1_1_dnn_1_1_compute_1_1_unary_operation.html", [
        [ "Mila::Dnn::Compute::CpuAttentionOp< TInput, TPrecision >", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_attention_op.html", null ],
        [ "Mila::Dnn::Compute::CpuGeluOp", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_gelu_op.html", null ],
        [ "Mila::Dnn::Compute::CpuLayerNormOp< TInput, TPrecision >", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_layer_norm_op.html", null ],
        [ "Mila::Dnn::Compute::CpuSoftmaxOp< TInput, TCompute >", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_softmax_op.html", null ]
      ] ]
    ] ],
    [ "Mila::Dnn::Compute::OperationBase< int, float, TDeviceType >", "class_mila_1_1_dnn_1_1_compute_1_1_operation_base.html", [
      [ "Mila::Dnn::Compute::UnaryOperation< int, float, DeviceType::Cpu >", "class_mila_1_1_dnn_1_1_compute_1_1_unary_operation.html", [
        [ "Mila::Dnn::Compute::CpuCrossEntropyOp< TInput, TPrecision >", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_cross_entropy_op.html", null ]
      ] ]
    ] ],
    [ "Mila::Dnn::Compute::OperationBase< TInput, TCompute, Compute::DeviceType::Cuda >", "class_mila_1_1_dnn_1_1_compute_1_1_operation_base.html", [
      [ "Mila::Dnn::Compute::BinaryOperation< TInput, TCompute, TDeviceType >", "class_mila_1_1_dnn_1_1_compute_1_1_binary_operation.html", null ]
    ] ],
    [ "Mila::Dnn::Compute::OperationBase< TInput, TInput, TDeviceType >", "class_mila_1_1_dnn_1_1_compute_1_1_operation_base.html", [
      [ "Mila::Dnn::Compute::BinaryOperation< TInput, TInput, DeviceType::Cuda >", "class_mila_1_1_dnn_1_1_compute_1_1_binary_operation.html", [
        [ "Mila::Dnn::Compute::CudaResidualOp< TInput, TOutput >", "class_mila_1_1_dnn_1_1_compute_1_1_cuda_residual_op.html", null ]
      ] ],
      [ "Mila::Dnn::Compute::UnaryOperation< TInput, TInput, DeviceType::Cpu >", "class_mila_1_1_dnn_1_1_compute_1_1_unary_operation.html", [
        [ "Mila::Dnn::Compute::CpuFullyConnectedOp< TInput, TPrecision >", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_fully_connected_op.html", null ]
      ] ],
      [ "Mila::Dnn::Compute::UnaryOperation< TInput, TInput, DeviceType::Cuda >", "class_mila_1_1_dnn_1_1_compute_1_1_unary_operation.html", [
        [ "Mila::Dnn::Compute::CudaFullyConnectedOp< TInput, TOutput >", "class_mila_1_1_dnn_1_1_compute_1_1_cuda_fully_connected_op.html", null ],
        [ "Mila::Dnn::Compute::CudaGeluOp< TInput, TOutput >", "class_mila_1_1_dnn_1_1_compute_1_1_cuda_gelu_op.html", null ],
        [ "Mila::Dnn::Compute::CudaLayerNormOp< TInput, TOutput >", "class_mila_1_1_dnn_1_1_compute_1_1_cuda_layer_norm_op.html", null ],
        [ "Mila::Dnn::Compute::CudaMultiHeadAttentionOp< TInput, TOutput >", "class_mila_1_1_dnn_1_1_compute_1_1_cuda_multi_head_attention_op.html", null ],
        [ "Mila::Dnn::Compute::CudaSoftmaxOp< TInput, TOutput >", "class_mila_1_1_dnn_1_1_compute_1_1_cuda_softmax_op.html", null ]
      ] ]
    ] ],
    [ "Mila::Dnn::Compute::OperationBase< TInput, TPrecision, Compute::DeviceType::Cuda >", "class_mila_1_1_dnn_1_1_compute_1_1_operation_base.html", [
      [ "Mila::Dnn::Compute::UnaryOperation< TInput, TPrecision, TDeviceType >", "class_mila_1_1_dnn_1_1_compute_1_1_unary_operation.html", null ]
    ] ],
    [ "Mila::Dnn::Compute::OperationBase< uint16_t, float, TDeviceType >", "class_mila_1_1_dnn_1_1_compute_1_1_operation_base.html", [
      [ "Mila::Dnn::Compute::UnaryOperation< uint16_t, float, DeviceType::Cpu >", "class_mila_1_1_dnn_1_1_compute_1_1_unary_operation.html", [
        [ "Mila::Dnn::Compute::CpuEncoderOp< TInput >", "class_mila_1_1_dnn_1_1_compute_1_1_cpu_encoder_op.html", null ]
      ] ]
    ] ],
    [ "Mila::Dnn::Compute::OperationBase< uint16_t, half, TDeviceType >", "class_mila_1_1_dnn_1_1_compute_1_1_operation_base.html", [
      [ "Mila::Dnn::Compute::UnaryOperation< uint16_t, half, DeviceType::Cuda >", "class_mila_1_1_dnn_1_1_compute_1_1_unary_operation.html", [
        [ "Mila::Dnn::Compute::CudaEncoderOp< TInput, TPrecision >", "class_mila_1_1_dnn_1_1_compute_1_1_cuda_encoder_op.html", null ]
      ] ]
    ] ],
    [ "Mila::Dnn::Compute::OperationRegistry", "class_mila_1_1_dnn_1_1_compute_1_1_operation_registry.html", null ],
    [ "Mila::Dnn::Compute::OperationsRegistrar", "class_mila_1_1_dnn_1_1_compute_1_1_operations_registrar.html", null ],
    [ "std::runtime_error", null, [
      [ "CudaException", "class_cuda_exception.html", null ],
      [ "Mila::Dnn::Compute::CudaError", "class_mila_1_1_dnn_1_1_compute_1_1_cuda_error.html", null ]
    ] ],
    [ "Mila::Utils::StepLogger", "class_mila_1_1_utils_1_1_step_logger.html", null ],
    [ "Mila::Dnn::Tensor< T, TMemoryResource >", "class_mila_1_1_dnn_1_1_tensor.html", null ],
    [ "Mila::Dnn::TensorBuffer< T, MR >", "class_mila_1_1_dnn_1_1_tensor_buffer.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< T >", "struct_mila_1_1_dnn_1_1_tensor_type_trait.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< float >", "struct_mila_1_1_dnn_1_1_tensor_type_trait_3_01float_01_4.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< half >", "struct_mila_1_1_dnn_1_1_tensor_type_trait_3_01half_01_4.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< int >", "struct_mila_1_1_dnn_1_1_tensor_type_trait_3_01int_01_4.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< int16_t >", "struct_mila_1_1_dnn_1_1_tensor_type_trait_3_01int16__t_01_4.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< uint16_t >", "struct_mila_1_1_dnn_1_1_tensor_type_trait_3_01uint16__t_01_4.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< uint32_t >", "struct_mila_1_1_dnn_1_1_tensor_type_trait_3_01uint32__t_01_4.html", null ],
    [ "Mila::Dnn::Compute::OperationRegistry::TypeID", "struct_mila_1_1_dnn_1_1_compute_1_1_operation_registry_1_1_type_i_d.html", null ],
    [ "Mila::Dnn::Compute::OperationRegistry::TypeIDHash", "struct_mila_1_1_dnn_1_1_compute_1_1_operation_registry_1_1_type_i_d_hash.html", null ],
    [ "Mila::Dnn::UniqueIdGenerator", "class_mila_1_1_dnn_1_1_unique_id_generator.html", null ],
    [ "Mila::Version", "struct_mila_1_1_version.html", null ]
];