{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1634590380266 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DataPath EP4CGX110DF31C7 " "Automatically selected device EP4CGX110DF31C7 for design DataPath" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1634590382551 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1634590382552 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1634590382812 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1634590382813 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634590385288 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634590385724 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31C7 " "Device EP4CGX150DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634590387263 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634590387263 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634590387263 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634590387263 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634590387263 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 2607 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1634590387428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 2609 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1634590387428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 2611 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1634590387428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 2613 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1634590387428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 2615 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1634590387428 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1634590387428 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634590387475 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "355 355 " "No exact pin location assignment(s) for 355 pins of 355 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[31\] " "Pin data_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[31] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[30\] " "Pin data_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[30] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[29\] " "Pin data_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[29] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[28\] " "Pin data_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[27\] " "Pin data_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[26\] " "Pin data_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[25\] " "Pin data_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[24\] " "Pin data_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[23\] " "Pin data_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[22\] " "Pin data_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[21\] " "Pin data_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[20\] " "Pin data_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[19\] " "Pin data_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[18\] " "Pin data_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[17\] " "Pin data_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[16\] " "Pin data_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[15\] " "Pin data_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[14\] " "Pin data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[13\] " "Pin data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[12\] " "Pin data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[11\] " "Pin data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[10\] " "Pin data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[9\] " "Pin data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[8\] " "Pin data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[7\] " "Pin data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[6\] " "Pin data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[5\] " "Pin data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[4\] " "Pin data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[31\] " "Pin r0\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[31] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[30\] " "Pin r0\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[30] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[29\] " "Pin r0\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[29] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[28\] " "Pin r0\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[27\] " "Pin r0\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[26\] " "Pin r0\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[25\] " "Pin r0\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[24\] " "Pin r0\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[23\] " "Pin r0\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[22\] " "Pin r0\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[21\] " "Pin r0\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[20\] " "Pin r0\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[19\] " "Pin r0\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[18\] " "Pin r0\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[17\] " "Pin r0\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[16\] " "Pin r0\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[15\] " "Pin r0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[14\] " "Pin r0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[13\] " "Pin r0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[12\] " "Pin r0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[11\] " "Pin r0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[10\] " "Pin r0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[9\] " "Pin r0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[8\] " "Pin r0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[7\] " "Pin r0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[6\] " "Pin r0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[5\] " "Pin r0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[4\] " "Pin r0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[3\] " "Pin r0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[2\] " "Pin r0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[1\] " "Pin r0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[0\] " "Pin r0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[31\] " "Pin r1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[31] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[30\] " "Pin r1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[30] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[29\] " "Pin r1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[29] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[28\] " "Pin r1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[27\] " "Pin r1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[26\] " "Pin r1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[25\] " "Pin r1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[24\] " "Pin r1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[23\] " "Pin r1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[22\] " "Pin r1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[21\] " "Pin r1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[20\] " "Pin r1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[19\] " "Pin r1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[18\] " "Pin r1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[17\] " "Pin r1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[16\] " "Pin r1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[15\] " "Pin r1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[14\] " "Pin r1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[13\] " "Pin r1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[12\] " "Pin r1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[11\] " "Pin r1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[10\] " "Pin r1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[9\] " "Pin r1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[8\] " "Pin r1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[7\] " "Pin r1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[6\] " "Pin r1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[5\] " "Pin r1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[4\] " "Pin r1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[3\] " "Pin r1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[2\] " "Pin r1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[1\] " "Pin r1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[0\] " "Pin r1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[31\] " "Pin r2\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[31] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[30\] " "Pin r2\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[30] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[29\] " "Pin r2\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[29] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[28\] " "Pin r2\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[27\] " "Pin r2\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[26\] " "Pin r2\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[25\] " "Pin r2\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[24\] " "Pin r2\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[23\] " "Pin r2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[22\] " "Pin r2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[21\] " "Pin r2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[20\] " "Pin r2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[19\] " "Pin r2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[18\] " "Pin r2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[17\] " "Pin r2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[16\] " "Pin r2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[15\] " "Pin r2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[14\] " "Pin r2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[13\] " "Pin r2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[12\] " "Pin r2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[11\] " "Pin r2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[10\] " "Pin r2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[9\] " "Pin r2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[8\] " "Pin r2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[7\] " "Pin r2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[6\] " "Pin r2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[5\] " "Pin r2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[4\] " "Pin r2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[3\] " "Pin r2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[2\] " "Pin r2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[1\] " "Pin r2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[0\] " "Pin r2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[31\] " "Pin ULA1_t\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[31] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[30\] " "Pin ULA1_t\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[30] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[29\] " "Pin ULA1_t\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[29] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[28\] " "Pin ULA1_t\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[27\] " "Pin ULA1_t\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[26\] " "Pin ULA1_t\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[25\] " "Pin ULA1_t\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[24\] " "Pin ULA1_t\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[23\] " "Pin ULA1_t\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[22\] " "Pin ULA1_t\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[21\] " "Pin ULA1_t\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[20\] " "Pin ULA1_t\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[19\] " "Pin ULA1_t\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[18\] " "Pin ULA1_t\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[17\] " "Pin ULA1_t\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[16\] " "Pin ULA1_t\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[15\] " "Pin ULA1_t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[14\] " "Pin ULA1_t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[13\] " "Pin ULA1_t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[12\] " "Pin ULA1_t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[11\] " "Pin ULA1_t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[10\] " "Pin ULA1_t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[9\] " "Pin ULA1_t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[8\] " "Pin ULA1_t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[7\] " "Pin ULA1_t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[6\] " "Pin ULA1_t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[5\] " "Pin ULA1_t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[4\] " "Pin ULA1_t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[3\] " "Pin ULA1_t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[2\] " "Pin ULA1_t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[1\] " "Pin ULA1_t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA1_t\[0\] " "Pin ULA1_t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA1_t[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[31\] " "Pin ULA2_t\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[31] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[30\] " "Pin ULA2_t\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[30] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[29\] " "Pin ULA2_t\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[29] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[28\] " "Pin ULA2_t\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[27\] " "Pin ULA2_t\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[26\] " "Pin ULA2_t\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[25\] " "Pin ULA2_t\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[24\] " "Pin ULA2_t\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[23\] " "Pin ULA2_t\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[22\] " "Pin ULA2_t\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[21\] " "Pin ULA2_t\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[20\] " "Pin ULA2_t\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[19\] " "Pin ULA2_t\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[18\] " "Pin ULA2_t\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[17\] " "Pin ULA2_t\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[16\] " "Pin ULA2_t\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[15\] " "Pin ULA2_t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[14\] " "Pin ULA2_t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[13\] " "Pin ULA2_t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[12\] " "Pin ULA2_t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[11\] " "Pin ULA2_t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[10\] " "Pin ULA2_t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[9\] " "Pin ULA2_t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[8\] " "Pin ULA2_t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[7\] " "Pin ULA2_t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[6\] " "Pin ULA2_t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[5\] " "Pin ULA2_t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[4\] " "Pin ULA2_t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[3\] " "Pin ULA2_t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[2\] " "Pin ULA2_t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[1\] " "Pin ULA2_t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA2_t\[0\] " "Pin ULA2_t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULA2_t[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[31\] " "Pin Muxes8pra1_UM_t\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[31] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[30\] " "Pin Muxes8pra1_UM_t\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[30] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[29\] " "Pin Muxes8pra1_UM_t\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[29] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[28\] " "Pin Muxes8pra1_UM_t\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[27\] " "Pin Muxes8pra1_UM_t\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[26\] " "Pin Muxes8pra1_UM_t\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[25\] " "Pin Muxes8pra1_UM_t\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[24\] " "Pin Muxes8pra1_UM_t\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[23\] " "Pin Muxes8pra1_UM_t\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[22\] " "Pin Muxes8pra1_UM_t\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[21\] " "Pin Muxes8pra1_UM_t\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[20\] " "Pin Muxes8pra1_UM_t\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[19\] " "Pin Muxes8pra1_UM_t\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[18\] " "Pin Muxes8pra1_UM_t\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[17\] " "Pin Muxes8pra1_UM_t\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[16\] " "Pin Muxes8pra1_UM_t\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[15\] " "Pin Muxes8pra1_UM_t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[14\] " "Pin Muxes8pra1_UM_t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[13\] " "Pin Muxes8pra1_UM_t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[12\] " "Pin Muxes8pra1_UM_t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[11\] " "Pin Muxes8pra1_UM_t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[10\] " "Pin Muxes8pra1_UM_t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[9\] " "Pin Muxes8pra1_UM_t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[8\] " "Pin Muxes8pra1_UM_t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[7\] " "Pin Muxes8pra1_UM_t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[6\] " "Pin Muxes8pra1_UM_t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[5\] " "Pin Muxes8pra1_UM_t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[4\] " "Pin Muxes8pra1_UM_t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[3\] " "Pin Muxes8pra1_UM_t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[2\] " "Pin Muxes8pra1_UM_t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[1\] " "Pin Muxes8pra1_UM_t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_UM_t\[0\] " "Pin Muxes8pra1_UM_t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_UM_t[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_UM_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[31\] " "Pin Muxes8pra1_DOIS_t\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[31] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[30\] " "Pin Muxes8pra1_DOIS_t\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[30] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[29\] " "Pin Muxes8pra1_DOIS_t\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[29] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[28\] " "Pin Muxes8pra1_DOIS_t\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[27\] " "Pin Muxes8pra1_DOIS_t\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[26\] " "Pin Muxes8pra1_DOIS_t\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[25\] " "Pin Muxes8pra1_DOIS_t\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[24\] " "Pin Muxes8pra1_DOIS_t\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[23\] " "Pin Muxes8pra1_DOIS_t\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[22\] " "Pin Muxes8pra1_DOIS_t\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[21\] " "Pin Muxes8pra1_DOIS_t\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[20\] " "Pin Muxes8pra1_DOIS_t\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[19\] " "Pin Muxes8pra1_DOIS_t\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[18\] " "Pin Muxes8pra1_DOIS_t\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[17\] " "Pin Muxes8pra1_DOIS_t\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[16\] " "Pin Muxes8pra1_DOIS_t\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[15\] " "Pin Muxes8pra1_DOIS_t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[14\] " "Pin Muxes8pra1_DOIS_t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[13\] " "Pin Muxes8pra1_DOIS_t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[12\] " "Pin Muxes8pra1_DOIS_t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[11\] " "Pin Muxes8pra1_DOIS_t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[10\] " "Pin Muxes8pra1_DOIS_t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[9\] " "Pin Muxes8pra1_DOIS_t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[8\] " "Pin Muxes8pra1_DOIS_t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[7\] " "Pin Muxes8pra1_DOIS_t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[6\] " "Pin Muxes8pra1_DOIS_t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[5\] " "Pin Muxes8pra1_DOIS_t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[4\] " "Pin Muxes8pra1_DOIS_t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[3\] " "Pin Muxes8pra1_DOIS_t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[2\] " "Pin Muxes8pra1_DOIS_t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[1\] " "Pin Muxes8pra1_DOIS_t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_DOIS_t\[0\] " "Pin Muxes8pra1_DOIS_t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_DOIS_t[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_DOIS_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[31\] " "Pin Muxes8pra1_TRES_t\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[31] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[30\] " "Pin Muxes8pra1_TRES_t\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[30] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[29\] " "Pin Muxes8pra1_TRES_t\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[29] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[28\] " "Pin Muxes8pra1_TRES_t\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[27\] " "Pin Muxes8pra1_TRES_t\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[26\] " "Pin Muxes8pra1_TRES_t\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[25\] " "Pin Muxes8pra1_TRES_t\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[24\] " "Pin Muxes8pra1_TRES_t\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[23\] " "Pin Muxes8pra1_TRES_t\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[22\] " "Pin Muxes8pra1_TRES_t\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[21\] " "Pin Muxes8pra1_TRES_t\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[20\] " "Pin Muxes8pra1_TRES_t\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[19\] " "Pin Muxes8pra1_TRES_t\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[18\] " "Pin Muxes8pra1_TRES_t\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[17\] " "Pin Muxes8pra1_TRES_t\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[16\] " "Pin Muxes8pra1_TRES_t\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[15\] " "Pin Muxes8pra1_TRES_t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[14\] " "Pin Muxes8pra1_TRES_t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[13\] " "Pin Muxes8pra1_TRES_t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[12\] " "Pin Muxes8pra1_TRES_t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[11\] " "Pin Muxes8pra1_TRES_t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[10\] " "Pin Muxes8pra1_TRES_t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[9\] " "Pin Muxes8pra1_TRES_t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[8\] " "Pin Muxes8pra1_TRES_t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[7\] " "Pin Muxes8pra1_TRES_t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[6\] " "Pin Muxes8pra1_TRES_t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[5\] " "Pin Muxes8pra1_TRES_t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[4\] " "Pin Muxes8pra1_TRES_t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[3\] " "Pin Muxes8pra1_TRES_t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[2\] " "Pin Muxes8pra1_TRES_t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[1\] " "Pin Muxes8pra1_TRES_t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muxes8pra1_TRES_t\[0\] " "Pin Muxes8pra1_TRES_t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muxes8pra1_TRES_t[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muxes8pra1_TRES_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout " "Pin cout not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cout } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ov " "Pin ov not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ov } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Z } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[19\] " "Pin c\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[20\] " "Pin c\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[21\] " "Pin c\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[22\] " "Pin c\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[23\] " "Pin c\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[24\] " "Pin c\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[25\] " "Pin c\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[26\] " "Pin c\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[27\] " "Pin c\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[28\] " "Pin c\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[16\] " "Pin c\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[17\] " "Pin c\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[18\] " "Pin c\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[31\] " "Pin data_in\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[31] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[0\] " "Pin c\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[8\] " "Pin c\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[30\] " "Pin data_in\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[30] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[29\] " "Pin data_in\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[29] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[28\] " "Pin data_in\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[28] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[27\] " "Pin data_in\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[27] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[26\] " "Pin data_in\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[26] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[25\] " "Pin data_in\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[25] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[24\] " "Pin data_in\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[24] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[23\] " "Pin data_in\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[23] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[22\] " "Pin data_in\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[22] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[21\] " "Pin data_in\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[21] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[20\] " "Pin data_in\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[20] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[19\] " "Pin data_in\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[19] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[18\] " "Pin data_in\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[18] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[17\] " "Pin data_in\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[17] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[16\] " "Pin data_in\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[16] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[15\] " "Pin data_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[14\] " "Pin data_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[13\] " "Pin data_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[12\] " "Pin data_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[11\] " "Pin data_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[10\] " "Pin data_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[9\] " "Pin data_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[8\] " "Pin data_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[8] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[7\] " "Pin data_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[6\] " "Pin data_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[5\] " "Pin data_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[4\] " "Pin data_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[3\] " "Pin data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[2\] " "Pin data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[1\] " "Pin data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[0\] " "Pin data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[0] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[1\] " "Pin c\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[1] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[9\] " "Pin c\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[9] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[2\] " "Pin c\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[2] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[10\] " "Pin c\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[10] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[5\] " "Pin c\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[5] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[13\] " "Pin c\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[13] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[6\] " "Pin c\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[6] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[14\] " "Pin c\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[14] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[4\] " "Pin c\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[4] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[12\] " "Pin c\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[12] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[7\] " "Pin c\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[7] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[15\] " "Pin c\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[15] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[3\] " "Pin c\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[3] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[11\] " "Pin c\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[11] } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1634590390856 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1634590390856 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1634590392917 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataPath.sdc " "Synopsys Design Constraints File file not found: 'DataPath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634590392940 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634590392966 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PRIMEIRA_ULA\|Mux31~1  from: datac  to: combout " "Cell: PRIMEIRA_ULA\|Mux31~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1634590392974 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1634590392974 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634590392979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1634590392979 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634590392999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clock~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1634590393271 ""}  } { { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 2553 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634590393271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA1:PRIMEIRA_ULA\|Mux31~1  " "Automatically promoted node ULA1:PRIMEIRA_ULA\|Mux31~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1634590393272 ""}  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA1:PRIMEIRA_ULA|Mux31~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 2220 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634590393272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node reset~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1634590393272 ""}  } { { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 2556 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634590393272 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634590394718 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634590394726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634590394726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634590394729 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634590394733 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634590394740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634590394740 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634590394742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634590394886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1634590394888 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634590394888 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "353 unused 2.5V 61 292 0 " "Number of I/O pins in group: 353 (unused VREF, 2.5V VCCIO, 61 input, 292 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1634590395006 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1634590395006 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1634590395006 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1634590395008 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1634590395008 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1634590395008 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634590395483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634590404850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634590405909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634590406033 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634590429544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634590429544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634590430897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X94_Y34 X105_Y45 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X94_Y34 to location X105_Y45" {  } { { "loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X94_Y34 to location X105_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X94_Y34 to location X105_Y45"} 94 34 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1634590436210 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634590436210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634590441595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1634590441596 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634590441596 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.48 " "Total time spent on timing analysis during the Fitter is 1.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1634590441851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634590441998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634590442903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634590442974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634590443690 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634590445486 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 2.5 V W15 " "Pin clock uses I/O standard 2.5 V at W15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634590448146 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V V15 " "Pin reset uses I/O standard 2.5 V at V15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634590448146 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1634590448146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/output_files/DataPath.fit.smsg " "Generated suppressed messages file C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/output_files/DataPath.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634590448846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5217 " "Peak virtual memory: 5217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634590449829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 18 17:54:09 2021 " "Processing ended: Mon Oct 18 17:54:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634590449829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634590449829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634590449829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634590449829 ""}
