{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"",
   "Default View_Layout":"",
   "Default View_ScaleFactor":"1.01728",
   "Default View_TopLeft":"2719,834",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"unused pins for PCIe bus configuration",
   "comment_1":"unused pins for PCIe bus configuration",
   "comment_2":"unused pins for PCIe bus configuration",
   "comment_3":"Unused Alex input pins",
   "commentid":"comment_0|comment_1|comment_2|comment_3|",
   "fillcolor_comment_1":"",
   "font_comment_0":"14",
   "font_comment_1":"14",
   "font_comment_2":"14",
   "font_comment_3":"14",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port PROM_SPI -pg 1 -lvl 10 -x 5060 -y 660 -defaultsOSRD
preplace port pcie_7x_mgt_rtl_0 -pg 1 -lvl 10 -x 5060 -y 70 -defaultsOSRD
preplace port pcie_diff_clock_rtl -pg 1 -lvl 0 -x -320 -y 800 -defaultsOSRD
preplace port port-id_ADC1Ovr_In_N -pg 1 -lvl 0 -x -320 -y 1030 -defaultsOSRD
preplace port port-id_ADC1Ovr_In_P -pg 1 -lvl 0 -x -320 -y 1060 -defaultsOSRD
preplace port port-id_ADC1_ATTEN_CLK -pg 1 -lvl 10 -x 5060 -y -190 -defaultsOSRD
preplace port port-id_ADC1_ATTEN_DAT -pg 1 -lvl 10 -x 5060 -y -160 -defaultsOSRD
preplace port port-id_ADC1_ATTEN_LE -pg 1 -lvl 10 -x 5060 -y -130 -defaultsOSRD
preplace port port-id_ADC1_CLKin_N -pg 1 -lvl 0 -x -320 -y 910 -defaultsOSRD
preplace port port-id_ADC1_CLKin_P -pg 1 -lvl 0 -x -320 -y 940 -defaultsOSRD
preplace port port-id_ADC2Ovr_In_N -pg 1 -lvl 0 -x -320 -y 1210 -defaultsOSRD
preplace port port-id_ADC2Ovr_In_P -pg 1 -lvl 0 -x -320 -y 1240 -defaultsOSRD
preplace port port-id_ADC2_ATTEN_CLK -pg 1 -lvl 10 -x 5060 -y -100 -defaultsOSRD
preplace port port-id_ADC2_ATTEN_DAT -pg 1 -lvl 10 -x 5060 -y -70 -defaultsOSRD
preplace port port-id_ADC2_ATTEN_LE -pg 1 -lvl 10 -x 5060 -y -40 -defaultsOSRD
preplace port port-id_ADC2_CLKin_N -pg 1 -lvl 0 -x -320 -y 1090 -defaultsOSRD
preplace port port-id_ADC2_CLKin_P -pg 1 -lvl 0 -x -320 -y 1120 -defaultsOSRD
preplace port port-id_ADC_MISO -pg 1 -lvl 0 -x -320 -y 1410 -defaultsOSRD
preplace port port-id_BCLK -pg 1 -lvl 10 -x 5060 -y 990 -defaultsOSRD
preplace port port-id_BUFF_Alex_Pin1 -pg 1 -lvl 0 -x -320 -y 610 -defaultsOSRD
preplace port port-id_BUFF_Alex_Pin8 -pg 1 -lvl 0 -x -320 -y 640 -defaultsOSRD
preplace port port-id_CTRL_TRSW -pg 1 -lvl 10 -x 5060 -y 510 -defaultsOSRD
preplace port port-id_DRIVER_PA_EN -pg 1 -lvl 10 -x 5060 -y 420 -defaultsOSRD
preplace port port-id_EMC_CLK -pg 1 -lvl 0 -x -320 -y 580 -defaultsOSRD
preplace port port-id_LRCLK -pg 1 -lvl 10 -x 5060 -y 950 -defaultsOSRD
preplace port port-id_MCLK -pg 1 -lvl 10 -x 5060 -y 1120 -defaultsOSRD
preplace port port-id_MOX_strobe -pg 1 -lvl 10 -x 5060 -y 480 -defaultsOSRD
preplace port port-id_PCIe_T_SMBCLK -pg 1 -lvl 0 -x -320 -y 1470 -defaultsOSRD
preplace port port-id_PCIe_T_SMBDAT -pg 1 -lvl 0 -x -320 -y 1440 -defaultsOSRD
preplace port port-id_RF_SPI_CK -pg 1 -lvl 10 -x 5060 -y 570 -defaultsOSRD
preplace port port-id_RF_SPI_DATA -pg 1 -lvl 10 -x 5060 -y 600 -defaultsOSRD
preplace port port-id_RF_SPI_RX_LOAD -pg 1 -lvl 10 -x 5060 -y 630 -defaultsOSRD
preplace port port-id_RF_SPI_TX_LOAD -pg 1 -lvl 10 -x 5060 -y 690 -defaultsOSRD
preplace port port-id_TX_DAC_PWM -pg 1 -lvl 10 -x 5060 -y 720 -defaultsOSRD
preplace port port-id_TX_ENABLE -pg 1 -lvl 0 -x -320 -y 770 -defaultsOSRD
preplace port port-id_clock_122_in_n -pg 1 -lvl 0 -x -320 -y 1300 -defaultsOSRD
preplace port port-id_clock_122_in_p -pg 1 -lvl 0 -x -320 -y 1350 -defaultsOSRD
preplace port port-id_i2srxd -pg 1 -lvl 0 -x -320 -y 740 -defaultsOSRD
preplace port port-id_i2stxd -pg 1 -lvl 10 -x 5060 -y 1060 -defaultsOSRD
preplace port port-id_pcie_reset_n -pg 1 -lvl 0 -x -320 -y 880 -defaultsOSRD
preplace port port-id_pll_cr -pg 1 -lvl 10 -x 5060 -y -220 -defaultsOSRD
preplace port port-id_ref_in_10 -pg 1 -lvl 0 -x -320 -y 1380 -defaultsOSRD
preplace port port-id_CODEC_SPI_DATA -pg 1 -lvl 10 -x 5060 -y 1620 -defaultsOSRD
preplace port port-id_CODEC_SPI_CLK -pg 1 -lvl 10 -x 5060 -y 1640 -defaultsOSRD
preplace port port-id_CODEC_CS -pg 1 -lvl 10 -x 5060 -y 1240 -defaultsOSRD
preplace portBus ADC1_In_N -pg 1 -lvl 0 -x -320 -y 970 -defaultsOSRD
preplace portBus ADC1_In_P -pg 1 -lvl 0 -x -320 -y 1000 -defaultsOSRD
preplace portBus ADC2_In_N -pg 1 -lvl 0 -x -320 -y 1150 -defaultsOSRD
preplace portBus ADC2_In_P -pg 1 -lvl 0 -x -320 -y 1180 -defaultsOSRD
preplace portBus ADC_CLK -pg 1 -lvl 10 -x 5060 -y 180 -defaultsOSRD
preplace portBus ADC_MOSI -pg 1 -lvl 10 -x 5060 -y 1450 -defaultsOSRD
preplace portBus ATU_TUNE -pg 1 -lvl 10 -x 5060 -y 210 -defaultsOSRD
preplace portBus BLINK_LED -pg 1 -lvl 10 -x 5060 -y -10 -defaultsOSRD
preplace portBus BUF_Out_FPGA -pg 1 -lvl 10 -x 5060 -y 450 -defaultsOSRD
preplace portBus DAC_Out_N -pg 1 -lvl 10 -x 5060 -y 770 -defaultsOSRD
preplace portBus DAC_Out_P -pg 1 -lvl 10 -x 5060 -y 800 -defaultsOSRD
preplace portBus Dac_Atten -pg 1 -lvl 10 -x 5060 -y 240 -defaultsOSRD
preplace portBus Dac_Atten_Clk -pg 1 -lvl 10 -x 5060 -y 390 -defaultsOSRD
preplace portBus Dac_Atten_Data -pg 1 -lvl 10 -x 5060 -y 360 -defaultsOSRD
preplace portBus Dac_Atten_LE -pg 1 -lvl 10 -x 5060 -y 300 -defaultsOSRD
preplace portBus Dac_Atten_Mode -pg 1 -lvl 10 -x 5060 -y 330 -defaultsOSRD
preplace portBus FPGA_CM4_EN -pg 1 -lvl 10 -x 5060 -y 1390 -defaultsOSRD
preplace portBus GPIO_OUT -pg 1 -lvl 10 -x 5060 -y 270 -defaultsOSRD
preplace portBus LEDOutputs -pg 1 -lvl 10 -x 5060 -y 40 -defaultsOSRD
preplace portBus PCIECLKREQN -pg 1 -lvl 10 -x 5060 -y 1090 -defaultsOSRD
preplace portBus PCI_LINK_LED -pg 1 -lvl 10 -x 5060 -y 1510 -defaultsOSRD
preplace portBus TXRX_RELAY -pg 1 -lvl 10 -x 5060 -y 540 -defaultsOSRD
preplace portBus nADC_CS -pg 1 -lvl 10 -x 5060 -y 1480 -defaultsOSRD
preplace portBus status_in -pg 1 -lvl 0 -x -320 -y 550 -defaultsOSRD
preplace inst ADC_LVDS_Pins -pg 1 -lvl 1 -x 70 -y 1130 -defaultsOSRD
preplace inst DAC_LVDS_Pins -pg 1 -lvl 9 -x 4750 -y 820 -defaultsOSRD
preplace inst FIFO_Interfaces -pg 1 -lvl 8 -x 4270 -y 1270 -defaultsOSRD -resize 448 539
preplace inst PCIe -pg 1 -lvl 4 -x 1400 -y 1120 -defaultsOSRD
preplace inst RF_interfaces -pg 1 -lvl 6 -x 2500 -y 330 -defaultsOSRD
preplace inst Receiver -pg 1 -lvl 6 -x 2500 -y 1730 -defaultsOSRD
preplace inst Transmitter -pg 1 -lvl 6 -x 2500 -y 800 -defaultsOSRD
preplace inst audio_codec_0 -pg 1 -lvl 6 -x 2500 -y 1310 -defaultsOSRD
preplace inst axis_clock_cvt_sidetone_122_to_12 -pg 1 -lvl 7 -x 3690 -y 820 -defaultsOSRD
preplace inst clock_generator -pg 1 -lvl 1 -x 70 -y 1410 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -x 1960 -y 40 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -x 1960 -y 160 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 5 -x 1960 -y 310 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 5 -x 1960 -y 410 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 5 -x 1960 -y 510 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -x 810 -y 1550 -defaultsOSRD
preplace inst clock_monitor_0 -pg 1 -lvl 2 -x 520 -y 1480 -defaultsOSRD
preplace netloc ADC1Ovr_In_N_1 1 0 1 -280 1030n
preplace netloc ADC1Ovr_In_P_1 1 0 1 -290 1060n
preplace netloc ADC1_CLKin_N_1 1 0 1 -240 910n
preplace netloc ADC1_CLKin_P_1 1 0 1 -250 940n
preplace netloc ADC1_In_N_1 1 0 1 -260 970n
preplace netloc ADC1_In_P_1 1 0 1 -270 1000n
preplace netloc ADC1_Overrange_1 1 1 3 NJ 1100 N 1100 970
preplace netloc ADC2Ovr_In_N_1 1 0 1 -290 1190n
preplace netloc ADC2Ovr_In_P_1 1 0 1 -260 1210n
preplace netloc ADC2_CLKin_N_1 1 0 1 -300 1090n
preplace netloc ADC2_CLKin_P_1 1 0 1 -270 1120n
preplace netloc ADC2_In_N_1 1 0 1 N 1150
preplace netloc ADC2_In_P_1 1 0 1 -270 1170n
preplace netloc ADC2_Overrange_1 1 1 3 NJ 1140 N 1140 990
preplace netloc ADC_Ctrl_1 1 4 2 1620 250 N
preplace netloc ADC_LVDS_Pins_ADC1_SingleEnded 1 1 5 350 1330 N 1330 1020 1730 N 1730 N
preplace netloc ADC_LVDS_Pins_ADC2_SingleEnded 1 1 5 300 1340 N 1340 960 1750 N 1750 N
preplace netloc ADC_MISO_0_1 1 0 4 -270J 1510 310J 1300 NJ 1300 1000
preplace netloc BUFF_Alex_Pin1_0_1 1 0 6 NJ 610 NJ 610 NJ 610 960 600 NJ 600 2060J
preplace netloc BUFF_Alex_Pin8_0_1 1 0 6 NJ 640 NJ 640 NJ 640 970 610 NJ 610 2120J
preplace netloc Byteswap_1 1 4 2 N 1370 2210
preplace netloc CodecConfig_1 1 4 2 1660 1020 2090
preplace netloc CodecMicResetn_1 1 4 4 NJ 1410 2070J 1430 NJ 1430 3950
preplace netloc CodecSpkResetn_1 1 4 4 1670J 1440 NJ 1440 NJ 1440 N
preplace netloc DAC_Ctrl_1 1 4 2 1650 580 2080
preplace netloc DAC_LVDS_Pins_DAC_Out_N 1 9 1 5010 770n
preplace netloc DAC_LVDS_Pins_DAC_Out_P 1 9 1 5020 800n
preplace netloc DAC_SingleEnded_1 1 6 3 2770 700 N 700 4520
preplace netloc EMC_CLK_1 1 0 2 N 580 330
preplace netloc PCIe_ADC_CLK 1 4 6 1570J -110 NJ -110 NJ -110 N -110 4590 -50 4990J
preplace netloc PCIe_ADC_MOSI 1 4 6 1580J -100 NJ -100 NJ -100 N -100 4580 -40 4910J
preplace netloc PCIe_FPGA_CM4_EN 1 4 6 1610J -90 NJ -90 NJ -90 N -90 4540 -30 4980J
preplace netloc PCIe_LEDDrivers 1 4 6 1640 -30 2250 -10 2730J 40 N 40 N 40 NJ
preplace netloc PCIe_PCIECLKREQN 1 4 6 1730J 1070 NJ 1070 NJ 1070 3910 1570 4540 1090 NJ
preplace netloc PCIe_PCI_LINK_LED 1 4 6 N 1130 NJ 1130 NJ 1130 3890 1580 4580 1510 NJ
preplace netloc PCIe_RFGPIOData 1 4 2 1670 590 2130
preplace netloc PCIe_TXTestFreqData 1 4 2 1740 770 N
preplace netloc PCIe_T_SMBCLK_0_1 1 0 4 -300J 1520 360J 1310 NJ 1310 1010
preplace netloc PCIe_T_SMBDAT_0_1 1 0 4 -290J 1530 270J 1320 NJ 1320 1030
preplace netloc PCIe_aresetn12 1 4 4 1750J 1030 2200J 1030 2860 1040 3950
preplace netloc PCIe_axi_aclk_125 1 1 7 380 1620 N 1620 1070 1550 1810J 1150 NJ 1150 2770 1160 3920
preplace netloc PCIe_axi_resetn 1 4 1 1680 40n
preplace netloc PCIe_codec_cs 1 4 6 1770J 1090 NJ 1090 NJ 1090 3900J 1590 4560J 1470 5020
preplace netloc PCIe_codecspiclk 1 4 6 1760J 1110 NJ 1110 NJ 1110 3850J 1640 NJ 1640 NJ
preplace netloc PCIe_codecspidata 1 4 6 1780J 1120 NJ 1120 2800J 1150 3840J 1620 NJ 1620 NJ
preplace netloc PCIe_nADC_CS 1 4 6 1790J 1160 NJ 1160 2740J 1170 3830 1630 4590 1480 NJ
preplace netloc PWM_DAC_0_DAC_bit 1 6 4 2680 540 N 540 N 540 4920
preplace netloc RF_interfaces_BUF_Out_FPGA 1 6 4 N 250 N 250 4590 270 4990J
preplace netloc RF_interfaces_Dac_Atten_Clk 1 6 4 2810 340 N 340 4530 350 5020J
preplace netloc RF_interfaces_Dac_Atten_Data 1 6 4 N 350 N 350 4520 360 NJ
preplace netloc RF_interfaces_Dac_Atten_LE 1 6 4 2760 310 N 310 4520 300 NJ
preplace netloc RF_interfaces_Dac_Atten_Mode 1 6 4 2790 370 N 370 N 370 5000J
preplace netloc RF_interfaces_status_out 1 3 4 1070 -60 N -60 N -60 2710
preplace netloc RX_FIFO_aresetn_1 1 4 4 1800J 1170 NJ 1170 2720J 1180 3880
preplace netloc SPI_0_Rx_load_strobe 1 6 4 2730 510 N 510 N 510 4940
preplace netloc SPI_0_SPI_clock 1 6 4 2810 460 N 460 N 460 5000
preplace netloc SPI_0_SPI_data 1 6 4 2740 490 N 490 N 490 4960
preplace netloc SPI_0_Tx_load_strobe 1 6 4 2720 530 N 530 N 530 4930
preplace netloc SerialAtten_0_ATTN_CLK 1 6 4 2740 -190 N -190 N -190 N
preplace netloc SerialAtten_0_ATTN_DATA 1 6 4 2750 -160 N -160 N -160 N
preplace netloc SerialAtten_0_ATTN_LE 1 6 4 2770 20 3960 -20 N -20 4920
preplace netloc SerialAtten_1_ATTN_CLK 1 6 4 2760 -10 4000 0 N 0 4940
preplace netloc SerialAtten_1_ATTN_DATA 1 6 4 2780 0 3990 10 N 10 4950
preplace netloc SerialAtten_1_ATTN_LE 1 6 4 2790 30 N 30 N 30 4960
preplace netloc TXConfig_1 1 4 2 1710 740 2170
preplace netloc TXLOTune_1 1 4 2 1720 760 2200
preplace netloc TX_ENABLE_0_1 1 0 6 NJ 770 NJ 770 N 770 1060 700 1750J 730 2180J
preplace netloc TX_FIFO_aresetn_1 1 4 4 1820J 1180 NJ 1180 2690J 1190 3870
preplace netloc Transmitter_cw_ptt1 1 5 2 2250 990 2700
preplace netloc aclk_1 1 1 8 290 -50 NJ -50 N -50 NJ -50 NJ -50 2810J 10 3970J 20 4540J
preplace netloc adcrand_1 1 0 7 -230 -40 NJ -40 NJ -40 N -40 NJ -40 NJ -40 2690
preplace netloc aresetn_125_1 1 1 7 390 1610 N 1610 1060 1540 1830J 1190 NJ 1190 2680 1200 3860
preplace netloc audio_codec_0_BCLK 1 6 4 2830J 980 NJ 980 NJ 980 4920
preplace netloc audio_codec_0_LRCLK 1 6 4 2820J 970 NJ 970 NJ 970 5020
preplace netloc audio_codec_0_MCLK 1 6 4 2840 1410 3820J 1610 4570J 1120 NJ
preplace netloc audio_codec_0_i2stxd 1 6 4 2750 1420 3810J 1600 4550J 1060 NJ
preplace netloc clk_wiz_0_clk_out2 1 1 7 320J 1370 630 1380 1060 1520 1840 1360 2160 1040 2850 1050 3970
preplace netloc clock_122_1 1 0 1 -260J 1350n
preplace netloc clock_122_in_n_1 1 0 1 -250J 1300n
preplace netloc clock_generator_clock_122_out 1 0 8 -230 1550 340 1360 640 1370 1070 1530 N 1530 2190 1050 2840 1060 3940
preplace netloc clock_generator_clock_122_out_ADC 1 0 2 -240 1560 260
preplace netloc clock_generator_pll_lock 1 1 3 350J 1350 N 1350 1040
preplace netloc clock_mon_1 1 2 2 650J 1360 1050
preplace netloc clock_monitor_0_LED 1 2 1 640 1490n
preplace netloc cw_key_1 1 5 2 2240 20 2680
preplace netloc is2rxd_1 1 0 6 NJ 740 N 740 N 740 960 710 1740 750 2120
preplace netloc keyer_config_1 1 4 2 1700 870 N
preplace netloc ref_in_10_1 1 0 2 -280J 1540 370
preplace netloc regmux_2_1_1_dout 1 6 4 2750 240 N 240 N 240 N
preplace netloc reset_rtl_0_1 1 0 4 NJ 880 N 880 N 880 1020
preplace netloc status_in_1 1 0 6 NJ 550 N 550 N 550 N 550 1750 570 2140
preplace netloc tx_samples_1 1 5 2 2220 30 2700
preplace netloc util_reduced_logic_0_Res 1 1 9 280 -220 N -220 N -220 N -220 N -220 NJ -220 N -220 N -220 N
preplace netloc util_reduced_logic_1_Res 1 5 5 2260 1000 2750 470 N 470 N 470 5020
preplace netloc util_reduced_logic_2_Res 1 6 4 N 270 N 270 4580 280 5010
preplace netloc util_reduced_logic_3_Res 1 6 4 2690 550 N 550 N 550 5020
preplace netloc util_vector_logic_0_Res 1 3 7 980J -20 NJ -20 2240J 0 2720J 50 NJ 50 NJ 50 4970
preplace netloc xlslice_0_Dout 1 6 4 2770 290 N 290 N 290 5000
preplace netloc xlslice_0_Dout1 1 5 1 2200 40n
preplace netloc xlslice_1_Dout1 1 5 3 2210 10 2800 710 3960
preplace netloc xlslice_2_Dout 1 5 1 2070 310n
preplace netloc xlslice_3_Dout 1 5 1 2110 410n
preplace netloc xlslice_4_Dout 1 5 4 2150 1020 2810J 720 3970J 820 NJ
preplace netloc xlslice_5_Dout 1 6 4 2760 210 N 210 N 210 N
preplace netloc Transmitter_txmux_reset 1 6 2 2770J 920 3930
preplace netloc FIFO_Interfaces_M_AXIS_codec 1 5 4 2260 1550 NJ 1550 NJ 1550 4520
preplace netloc PCIe_M03_AXI_0 1 4 4 1560J -80 NJ -80 N -80 3980
preplace netloc PCIe_M08_AXI_0 1 4 2 1630J 720 2130
preplace netloc PCIe_M09_AXI 1 4 2 1660 940 2060
preplace netloc PCIe_M_AXI_Alex 1 4 2 1600 230 NJ
preplace netloc PCIe_M_AXI_full_0 1 4 4 1690J 880 2140J 1010 N 1010 3970
preplace netloc PCIe_SPI_0_0 1 4 6 1690J 900 2130J 980 2790J 690 N 690 4520 660 NJ
preplace netloc PCIe_pcie_7x_mgt_rtl_0 1 4 6 1590 -70 N -70 N -70 4010 -10 N -10 4920
preplace netloc Receiver_RX_Data 1 6 2 2860 1080 3920
preplace netloc S_AXIS_KeyerAmpl_1 1 5 3 2250 1140 NJ 1140 3840
preplace netloc S_AXIS_codec_1 1 6 2 2850 1100 NJ
preplace netloc TX_IQ_In_1 1 5 4 2230 1560 NJ 1560 N 1560 4530
preplace netloc Transmitter_m_axis_sidetoneampl 1 6 1 2780 740n
preplace netloc diff_clock_rtl_0_1 1 0 4 NJ 800 N 800 N 800 1030
preplace netloc s_axi_0_1 1 4 2 1730J 780 2100
preplace netloc s_axi_1_1 1 4 2 NJ 790 2080
preplace cgraphic comment_3 place left 328 -10 textcolor 4 linecolor 3
preplace cgraphic comment_2 place top -100 454 textcolor 4 linecolor 3
preplace cgraphic comment_1 place left -71 -409 textcolor 4 linecolor 3
preplace cgraphic comment_0 place left 301 84 textcolor 4 linecolor 3
levelinfo -pg 1 -320 70 520 810 1400 1960 2500 3690 4270 4750 5060
pagesize -pg 1 -db -bbox -sgen -490 -530 5250 5820
",
   "linecolor_comment_1":"",
   "linecolor_comment_10":"",
   "linecolor_comment_7":"",
   "linecolor_comment_8":"",
   "linecolor_comment_9":"",
   "linktoobj_comment_0":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_1":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_10":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_12":"",
   "linktoobj_comment_13":"",
   "linktoobj_comment_14":"",
   "linktoobj_comment_2":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_3":"/RF_interfaces/BUFF_Alex_Pin1",
   "linktoobj_comment_4":"",
   "linktoobj_comment_5":"",
   "linktoobj_comment_6":"",
   "linktoobj_comment_7":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_8":"/RF_interfaces/BUFF_Alex_Pin1",
   "linktoobj_comment_9":"/PCIe/PCIe_T_SMBDAT",
   "linktotype_comment_0":"bd_design",
   "linktotype_comment_1":"bd_port",
   "linktotype_comment_10":"bd_port",
   "linktotype_comment_12":"bd_design",
   "linktotype_comment_13":"bd_design",
   "linktotype_comment_14":"bd_design",
   "linktotype_comment_2":"bd_design",
   "linktotype_comment_3":"bd_design",
   "linktotype_comment_4":"bd_design",
   "linktotype_comment_5":"bd_design",
   "linktotype_comment_6":"bd_design",
   "linktotype_comment_7":"bd_port",
   "linktotype_comment_8":"bd_port",
   "linktotype_comment_9":"bd_port",
   "textcolor_comment_1":"",
   "textcolor_comment_10":"",
   "textcolor_comment_7":"",
   "textcolor_comment_8":"",
   "textcolor_comment_9":""
}
0
{
   "/PCIe/PCIe_T_SMBDAT/comment_0":"comment_0",
   "/PCIe/PCIe_T_SMBDAT/comment_5":"comment_1",
   "/PCIe/PCIe_T_SMBDAT/comment_6":"comment_2",
   "/RF_interfaces/BUFF_Alex_Pin1/comment_4":"comment_3"
}