# UART_test
# 2017-11-02 14:45:05Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_io "Rx_1(0)" iocell 12 6
set_io "Tx_1(0)" iocell 12 7
set_io "Pin_1(0)" iocell 3 6
set_io "Pin_2(0)" iocell 3 7
set_io "Pin_3(0)" iocell 15 3
set_io "Pin_4(0)" iocell 3 2
set_io "Pin_5(0)" iocell 15 2
set_io "Pin_6(0)" iocell 3 3
set_location "\ADC_TS:SAR:ADC_SAR\" sarcell -1 -1 1
