Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Feb 10 18:23:08 2026
| Host         : MDD-ECE-785KL84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     10          
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: top_i/Spindle_0/U0/clk_div_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: top_i/stepperDriver_0/U0/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.626        0.000                      0                 1654        0.117        0.000                      0                 1654        3.020        0.000                       0                   790  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.626        0.000                      0                 1654        0.117        0.000                      0                 1654        3.020        0.000                       0                   790  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.872ns (39.598%)  route 4.381ns (60.402%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    <hidden>
    SLICE_X29Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=7, routed)           0.888     4.300    <hidden>
    SLICE_X30Y93         LUT2 (Prop_lut2_I0_O)        0.328     4.628 f  <hidden>
                         net (fo=2, routed)           0.692     5.320    <hidden>
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.363     5.683 r  <hidden>
                         net (fo=3, routed)           0.735     6.418    <hidden>
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.355     6.773 r  <hidden>
                         net (fo=1, routed)           0.000     6.773    <hidden>
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.171 r  <hidden>
                         net (fo=1, routed)           0.000     7.171    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.505 r  <hidden>
                         net (fo=1, routed)           0.499     8.003    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.303     8.306 f  <hidden>
                         net (fo=1, routed)           0.566     8.872    <hidden>
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  <hidden>
                         net (fo=1, routed)           0.439     9.435    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.559 r  <hidden>
                         net (fo=12, routed)          0.563    10.122    <hidden>
    SLICE_X31Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.246 r  <hidden>
                         net (fo=1, routed)           0.000    10.246    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.525    10.704    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.264    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.029    10.872    <hidden>
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 2.872ns (39.614%)  route 4.378ns (60.386%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    <hidden>
    SLICE_X29Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=7, routed)           0.888     4.300    <hidden>
    SLICE_X30Y93         LUT2 (Prop_lut2_I0_O)        0.328     4.628 f  <hidden>
                         net (fo=2, routed)           0.692     5.320    <hidden>
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.363     5.683 r  <hidden>
                         net (fo=3, routed)           0.735     6.418    <hidden>
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.355     6.773 r  <hidden>
                         net (fo=1, routed)           0.000     6.773    <hidden>
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.171 r  <hidden>
                         net (fo=1, routed)           0.000     7.171    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.505 r  <hidden>
                         net (fo=1, routed)           0.499     8.003    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.303     8.306 f  <hidden>
                         net (fo=1, routed)           0.566     8.872    <hidden>
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  <hidden>
                         net (fo=1, routed)           0.439     9.435    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.559 r  <hidden>
                         net (fo=12, routed)          0.560    10.119    <hidden>
    SLICE_X31Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.243 r  <hidden>
                         net (fo=1, routed)           0.000    10.243    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.525    10.704    <hidden>
    SLICE_X31Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.264    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.031    10.874    <hidden>
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 2.872ns (39.790%)  route 4.346ns (60.209%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    <hidden>
    SLICE_X29Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=7, routed)           0.888     4.300    <hidden>
    SLICE_X30Y93         LUT2 (Prop_lut2_I0_O)        0.328     4.628 f  <hidden>
                         net (fo=2, routed)           0.692     5.320    <hidden>
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.363     5.683 r  <hidden>
                         net (fo=3, routed)           0.735     6.418    <hidden>
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.355     6.773 r  <hidden>
                         net (fo=1, routed)           0.000     6.773    <hidden>
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.171 r  <hidden>
                         net (fo=1, routed)           0.000     7.171    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.505 r  <hidden>
                         net (fo=1, routed)           0.499     8.003    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.303     8.306 f  <hidden>
                         net (fo=1, routed)           0.566     8.872    <hidden>
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  <hidden>
                         net (fo=1, routed)           0.439     9.435    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.559 r  <hidden>
                         net (fo=12, routed)          0.527    10.087    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124    10.211 r  <hidden>
                         net (fo=1, routed)           0.000    10.211    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.525    10.704    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.264    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)        0.029    10.872    <hidden>
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 2.872ns (39.807%)  route 4.343ns (60.193%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    <hidden>
    SLICE_X29Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=7, routed)           0.888     4.300    <hidden>
    SLICE_X30Y93         LUT2 (Prop_lut2_I0_O)        0.328     4.628 f  <hidden>
                         net (fo=2, routed)           0.692     5.320    <hidden>
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.363     5.683 r  <hidden>
                         net (fo=3, routed)           0.735     6.418    <hidden>
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.355     6.773 r  <hidden>
                         net (fo=1, routed)           0.000     6.773    <hidden>
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.171 r  <hidden>
                         net (fo=1, routed)           0.000     7.171    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.505 r  <hidden>
                         net (fo=1, routed)           0.499     8.003    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.303     8.306 f  <hidden>
                         net (fo=1, routed)           0.566     8.872    <hidden>
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  <hidden>
                         net (fo=1, routed)           0.439     9.435    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.559 r  <hidden>
                         net (fo=12, routed)          0.524    10.084    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I1_O)        0.124    10.208 r  <hidden>
                         net (fo=1, routed)           0.000    10.208    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.525    10.704    <hidden>
    SLICE_X28Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.264    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)        0.031    10.874    <hidden>
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 2.872ns (39.883%)  route 4.329ns (60.117%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    <hidden>
    SLICE_X29Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=7, routed)           0.888     4.300    <hidden>
    SLICE_X30Y93         LUT2 (Prop_lut2_I0_O)        0.328     4.628 f  <hidden>
                         net (fo=2, routed)           0.692     5.320    <hidden>
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.363     5.683 r  <hidden>
                         net (fo=3, routed)           0.735     6.418    <hidden>
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.355     6.773 r  <hidden>
                         net (fo=1, routed)           0.000     6.773    <hidden>
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.171 r  <hidden>
                         net (fo=1, routed)           0.000     7.171    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.505 r  <hidden>
                         net (fo=1, routed)           0.499     8.003    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.303     8.306 f  <hidden>
                         net (fo=1, routed)           0.566     8.872    <hidden>
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  <hidden>
                         net (fo=1, routed)           0.439     9.435    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.559 r  <hidden>
                         net (fo=12, routed)          0.511    10.070    <hidden>
    SLICE_X31Y96         LUT5 (Prop_lut5_I1_O)        0.124    10.194 r  <hidden>
                         net (fo=1, routed)           0.000    10.194    <hidden>
    SLICE_X31Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.525    10.704    <hidden>
    SLICE_X31Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.264    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.029    10.872    <hidden>
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 2.872ns (39.900%)  route 4.326ns (60.100%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    <hidden>
    SLICE_X29Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=7, routed)           0.888     4.300    <hidden>
    SLICE_X30Y93         LUT2 (Prop_lut2_I0_O)        0.328     4.628 f  <hidden>
                         net (fo=2, routed)           0.692     5.320    <hidden>
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.363     5.683 r  <hidden>
                         net (fo=3, routed)           0.735     6.418    <hidden>
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.355     6.773 r  <hidden>
                         net (fo=1, routed)           0.000     6.773    <hidden>
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.171 r  <hidden>
                         net (fo=1, routed)           0.000     7.171    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.505 r  <hidden>
                         net (fo=1, routed)           0.499     8.003    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.303     8.306 f  <hidden>
                         net (fo=1, routed)           0.566     8.872    <hidden>
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  <hidden>
                         net (fo=1, routed)           0.439     9.435    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.559 r  <hidden>
                         net (fo=12, routed)          0.508    10.067    <hidden>
    SLICE_X31Y96         LUT4 (Prop_lut4_I1_O)        0.124    10.191 r  <hidden>
                         net (fo=1, routed)           0.000    10.191    <hidden>
    SLICE_X31Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.525    10.704    <hidden>
    SLICE_X31Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.264    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.031    10.874    <hidden>
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 2.872ns (40.110%)  route 4.288ns (59.890%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    <hidden>
    SLICE_X29Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=7, routed)           0.888     4.300    <hidden>
    SLICE_X30Y93         LUT2 (Prop_lut2_I0_O)        0.328     4.628 f  <hidden>
                         net (fo=2, routed)           0.692     5.320    <hidden>
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.363     5.683 r  <hidden>
                         net (fo=3, routed)           0.735     6.418    <hidden>
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.355     6.773 r  <hidden>
                         net (fo=1, routed)           0.000     6.773    <hidden>
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.171 r  <hidden>
                         net (fo=1, routed)           0.000     7.171    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.505 r  <hidden>
                         net (fo=1, routed)           0.499     8.003    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.303     8.306 f  <hidden>
                         net (fo=1, routed)           0.566     8.872    <hidden>
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  <hidden>
                         net (fo=1, routed)           0.439     9.435    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.559 r  <hidden>
                         net (fo=12, routed)          0.470    10.029    <hidden>
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.124    10.153 r  <hidden>
                         net (fo=1, routed)           0.000    10.153    <hidden>
    SLICE_X28Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.525    10.704    <hidden>
    SLICE_X28Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.264    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)        0.029    10.872    <hidden>
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 2.872ns (40.149%)  route 4.281ns (59.851%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    <hidden>
    SLICE_X29Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=7, routed)           0.888     4.300    <hidden>
    SLICE_X30Y93         LUT2 (Prop_lut2_I0_O)        0.328     4.628 f  <hidden>
                         net (fo=2, routed)           0.692     5.320    <hidden>
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.363     5.683 r  <hidden>
                         net (fo=3, routed)           0.735     6.418    <hidden>
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.355     6.773 r  <hidden>
                         net (fo=1, routed)           0.000     6.773    <hidden>
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.171 r  <hidden>
                         net (fo=1, routed)           0.000     7.171    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.505 r  <hidden>
                         net (fo=1, routed)           0.499     8.003    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.303     8.306 f  <hidden>
                         net (fo=1, routed)           0.566     8.872    <hidden>
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  <hidden>
                         net (fo=1, routed)           0.439     9.435    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.559 r  <hidden>
                         net (fo=12, routed)          0.463    10.022    <hidden>
    SLICE_X31Y94         LUT5 (Prop_lut5_I1_O)        0.124    10.146 r  <hidden>
                         net (fo=1, routed)           0.000    10.146    <hidden>
    SLICE_X31Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.525    10.704    <hidden>
    SLICE_X31Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.264    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.031    10.874    <hidden>
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 2.872ns (40.152%)  route 4.281ns (59.848%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    <hidden>
    SLICE_X29Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=7, routed)           0.888     4.300    <hidden>
    SLICE_X30Y93         LUT2 (Prop_lut2_I0_O)        0.328     4.628 f  <hidden>
                         net (fo=2, routed)           0.692     5.320    <hidden>
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.363     5.683 r  <hidden>
                         net (fo=3, routed)           0.735     6.418    <hidden>
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.355     6.773 r  <hidden>
                         net (fo=1, routed)           0.000     6.773    <hidden>
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.171 r  <hidden>
                         net (fo=1, routed)           0.000     7.171    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.505 r  <hidden>
                         net (fo=1, routed)           0.499     8.003    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.303     8.306 f  <hidden>
                         net (fo=1, routed)           0.566     8.872    <hidden>
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  <hidden>
                         net (fo=1, routed)           0.439     9.435    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.559 r  <hidden>
                         net (fo=12, routed)          0.462    10.022    <hidden>
    SLICE_X31Y96         LUT4 (Prop_lut4_I1_O)        0.124    10.146 r  <hidden>
                         net (fo=1, routed)           0.000    10.146    <hidden>
    SLICE_X31Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.525    10.704    <hidden>
    SLICE_X31Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.264    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.031    10.874    <hidden>
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 2.872ns (40.171%)  route 4.277ns (59.829%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 10.704 - 8.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    <hidden>
    SLICE_X29Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  <hidden>
                         net (fo=7, routed)           0.888     4.300    <hidden>
    SLICE_X30Y93         LUT2 (Prop_lut2_I0_O)        0.328     4.628 f  <hidden>
                         net (fo=2, routed)           0.692     5.320    <hidden>
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.363     5.683 r  <hidden>
                         net (fo=3, routed)           0.735     6.418    <hidden>
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.355     6.773 r  <hidden>
                         net (fo=1, routed)           0.000     6.773    <hidden>
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.171 r  <hidden>
                         net (fo=1, routed)           0.000     7.171    <hidden>
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.505 r  <hidden>
                         net (fo=1, routed)           0.499     8.003    <hidden>
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.303     8.306 f  <hidden>
                         net (fo=1, routed)           0.566     8.872    <hidden>
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  <hidden>
                         net (fo=1, routed)           0.439     9.435    <hidden>
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.559 r  <hidden>
                         net (fo=12, routed)          0.459    10.018    <hidden>
    SLICE_X31Y94         LUT5 (Prop_lut5_I1_O)        0.124    10.142 r  <hidden>
                         net (fo=1, routed)           0.000    10.142    <hidden>
    SLICE_X31Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.525    10.704    <hidden>
    SLICE_X31Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.264    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.029    10.872    <hidden>
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  0.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.557     0.893    <hidden>
    SLICE_X39Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  <hidden>
                         net (fo=2, routed)           0.065     1.099    <hidden>
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.144 r  <hidden>
                         net (fo=1, routed)           0.000     1.144    <hidden>
    SLICE_X38Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.825     1.191    <hidden>
    SLICE_X38Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.285     0.906    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.121     1.027    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X37Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.182    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/p_1_in
    SLICE_X36Y102        LUT5 (Prop_lut5_I1_O)        0.045     1.227 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.227    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.911     1.277    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X36Y102        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.289     0.988    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.121     1.109    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.554     0.890    <hidden>
    SLICE_X39Y89         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  <hidden>
                         net (fo=1, routed)           0.056     1.086    <hidden>
    SLICE_X39Y89         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.822     1.188    <hidden>
    SLICE_X39Y89         FDCE                                         r  <hidden>
                         clock pessimism             -0.298     0.890    
    SLICE_X39Y89         FDCE (Hold_fdce_C_D)         0.075     0.965    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.641     0.977    <hidden>
    SLICE_X33Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.141     1.118 r  <hidden>
                         net (fo=1, routed)           0.056     1.174    <hidden>
    SLICE_X33Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.912     1.278    <hidden>
    SLICE_X33Y100        FDCE                                         r  <hidden>
                         clock pessimism             -0.301     0.977    
    SLICE_X33Y100        FDCE (Hold_fdce_C_D)         0.075     1.052    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.559     0.895    <hidden>
    SLICE_X35Y97         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  <hidden>
                         net (fo=1, routed)           0.056     1.091    <hidden>
    SLICE_X35Y97         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.826     1.192    <hidden>
    SLICE_X35Y97         FDCE                                         r  <hidden>
                         clock pessimism             -0.297     0.895    
    SLICE_X35Y97         FDCE (Hold_fdce_C_D)         0.075     0.970    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    <hidden>
    SLICE_X37Y101        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  <hidden>
                         net (fo=1, routed)           0.056     1.172    <hidden>
    SLICE_X37Y101        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.911     1.277    <hidden>
    SLICE_X37Y101        FDCE                                         r  <hidden>
                         clock pessimism             -0.302     0.975    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.075     1.050    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    <hidden>
    SLICE_X37Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  <hidden>
                         net (fo=1, routed)           0.056     1.172    <hidden>
    SLICE_X37Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.911     1.277    <hidden>
    SLICE_X37Y100        FDCE                                         r  <hidden>
                         clock pessimism             -0.302     0.975    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.075     1.050    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.553     0.889    <hidden>
    SLICE_X39Y87         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  <hidden>
                         net (fo=1, routed)           0.056     1.085    <hidden>
    SLICE_X39Y87         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.820     1.186    <hidden>
    SLICE_X39Y87         FDCE                                         r  <hidden>
                         clock pessimism             -0.297     0.889    
    SLICE_X39Y87         FDCE (Hold_fdce_C_D)         0.075     0.964    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.553     0.889    <hidden>
    SLICE_X37Y87         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  <hidden>
                         net (fo=1, routed)           0.056     1.085    <hidden>
    SLICE_X37Y87         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.820     1.186    <hidden>
    SLICE_X37Y87         FDCE                                         r  <hidden>
                         clock pessimism             -0.297     0.889    
    SLICE_X37Y87         FDCE (Hold_fdce_C_D)         0.075     0.964    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.453%)  route 0.074ns (28.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.557     0.893    <hidden>
    SLICE_X37Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  <hidden>
                         net (fo=3, routed)           0.074     1.108    <hidden>
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.153 r  <hidden>
                         net (fo=1, routed)           0.000     1.153    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.825     1.191    <hidden>
    SLICE_X36Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.285     0.906    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.121     1.027    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X35Y84    top_i/Spindle_0/U0/clk_div_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X34Y80    top_i/Spindle_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X34Y82    top_i/Spindle_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X34Y82    top_i/Spindle_0/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X34Y83    top_i/Spindle_0/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X34Y83    top_i/Spindle_0/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X34Y83    top_i/Spindle_0/U0/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X34Y83    top_i/Spindle_0/U0/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X34Y84    top_i/Spindle_0/U0/counter_reg[16]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y102   top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y102   top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y102   top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y102   top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X35Y84    top_i/Spindle_0/U0/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X35Y84    top_i/Spindle_0/U0/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X34Y80    top_i/Spindle_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X34Y80    top_i/Spindle_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X34Y82    top_i/Spindle_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X34Y82    top_i/Spindle_0/U0/counter_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y102   top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y102   top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y102   top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y102   top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X35Y84    top_i/Spindle_0/U0/clk_div_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X35Y84    top_i/Spindle_0/U0/clk_div_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X34Y80    top_i/Spindle_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X34Y80    top_i/Spindle_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X34Y82    top_i/Spindle_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X34Y82    top_i/Spindle_0/U0/counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.004ns  (logic 0.124ns (6.187%)  route 1.880ns (93.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.880     1.880    top_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X36Y105        LUT1 (Prop_lut1_I0_O)        0.124     2.004 r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     2.004    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X36Y105        FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.653     2.832    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X36Y105        FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.045ns (5.568%)  route 0.763ns (94.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.763     0.763    top_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X36Y105        LUT1 (Prop_lut1_I0_O)        0.045     0.808 r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.808    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X36Y105        FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.910     1.276    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X36Y105        FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.784ns  (logic 0.609ns (21.874%)  route 2.175ns (78.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          1.514     5.109    <hidden>
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.153     5.262 f  <hidden>
                         net (fo=3, routed)           0.661     5.923    <hidden>
    SLICE_X38Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.475     2.654    <hidden>
    SLICE_X38Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.784ns  (logic 0.609ns (21.874%)  route 2.175ns (78.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          1.514     5.109    <hidden>
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.153     5.262 f  <hidden>
                         net (fo=3, routed)           0.661     5.923    <hidden>
    SLICE_X38Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.475     2.654    <hidden>
    SLICE_X38Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.784ns  (logic 0.609ns (21.874%)  route 2.175ns (78.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          1.514     5.109    <hidden>
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.153     5.262 f  <hidden>
                         net (fo=3, routed)           0.661     5.923    <hidden>
    SLICE_X38Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.475     2.654    <hidden>
    SLICE_X38Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.696ns  (logic 0.608ns (22.554%)  route 2.088ns (77.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.844     3.138    top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y103        FDRE                                         r  top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.309     4.903    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X37Y95         LUT1 (Prop_lut1_I0_O)        0.152     5.055 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.779     5.834    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X34Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.655     2.834    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X34Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 0.609ns (22.999%)  route 2.039ns (77.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          1.507     5.102    <hidden>
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.153     5.255 f  <hidden>
                         net (fo=3, routed)           0.532     5.787    <hidden>
    SLICE_X36Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.477     2.656    <hidden>
    SLICE_X36Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 0.609ns (22.999%)  route 2.039ns (77.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          1.507     5.102    <hidden>
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.153     5.255 f  <hidden>
                         net (fo=3, routed)           0.532     5.787    <hidden>
    SLICE_X36Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.477     2.656    <hidden>
    SLICE_X36Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 0.609ns (22.999%)  route 2.039ns (77.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          1.507     5.102    <hidden>
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.153     5.255 f  <hidden>
                         net (fo=3, routed)           0.532     5.787    <hidden>
    SLICE_X36Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.477     2.656    <hidden>
    SLICE_X36Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.615ns  (logic 0.580ns (22.176%)  route 2.035ns (77.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          1.507     5.102    <hidden>
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.226 f  <hidden>
                         net (fo=3, routed)           0.528     5.754    <hidden>
    SLICE_X36Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.476     2.655    <hidden>
    SLICE_X36Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.615ns  (logic 0.580ns (22.176%)  route 2.035ns (77.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          1.507     5.102    <hidden>
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.226 f  <hidden>
                         net (fo=3, routed)           0.528     5.754    <hidden>
    SLICE_X36Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.476     2.655    <hidden>
    SLICE_X36Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.615ns  (logic 0.580ns (22.176%)  route 2.035ns (77.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.845     3.139    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          1.507     5.102    <hidden>
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.226 f  <hidden>
                         net (fo=3, routed)           0.528     5.754    <hidden>
    SLICE_X36Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.476     2.655    <hidden>
    SLICE_X36Y88         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.040%)  route 0.433ns (69.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          0.236     1.352    <hidden>
    SLICE_X36Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.397 f  <hidden>
                         net (fo=3, routed)           0.197     1.594    <hidden>
    SLICE_X35Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.826     1.192    <hidden>
    SLICE_X35Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.040%)  route 0.433ns (69.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          0.236     1.352    <hidden>
    SLICE_X36Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.397 f  <hidden>
                         net (fo=3, routed)           0.197     1.594    <hidden>
    SLICE_X35Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.826     1.192    <hidden>
    SLICE_X35Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.040%)  route 0.433ns (69.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          0.236     1.352    <hidden>
    SLICE_X36Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.397 f  <hidden>
                         net (fo=3, routed)           0.197     1.594    <hidden>
    SLICE_X35Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.826     1.192    <hidden>
    SLICE_X35Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.192ns (29.969%)  route 0.449ns (70.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          0.266     1.382    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.051     1.433 f  <hidden>
                         net (fo=3, routed)           0.183     1.616    <hidden>
    SLICE_X36Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.911     1.277    <hidden>
    SLICE_X36Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.192ns (29.969%)  route 0.449ns (70.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          0.266     1.382    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.051     1.433 f  <hidden>
                         net (fo=3, routed)           0.183     1.616    <hidden>
    SLICE_X36Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.911     1.277    <hidden>
    SLICE_X36Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.192ns (29.969%)  route 0.449ns (70.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          0.266     1.382    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.051     1.433 f  <hidden>
                         net (fo=3, routed)           0.183     1.616    <hidden>
    SLICE_X36Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.911     1.277    <hidden>
    SLICE_X36Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.190ns (29.242%)  route 0.460ns (70.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          0.236     1.352    <hidden>
    SLICE_X36Y97         LUT1 (Prop_lut1_I0_O)        0.049     1.401 f  <hidden>
                         net (fo=3, routed)           0.224     1.625    <hidden>
    SLICE_X38Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.825     1.191    <hidden>
    SLICE_X38Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.190ns (29.242%)  route 0.460ns (70.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          0.236     1.352    <hidden>
    SLICE_X36Y97         LUT1 (Prop_lut1_I0_O)        0.049     1.401 f  <hidden>
                         net (fo=3, routed)           0.224     1.625    <hidden>
    SLICE_X38Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.825     1.191    <hidden>
    SLICE_X38Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.190ns (29.242%)  route 0.460ns (70.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          0.236     1.352    <hidden>
    SLICE_X36Y97         LUT1 (Prop_lut1_I0_O)        0.049     1.401 f  <hidden>
                         net (fo=3, routed)           0.224     1.625    <hidden>
    SLICE_X38Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.825     1.191    <hidden>
    SLICE_X38Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.035%)  route 0.528ns (73.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.639     0.975    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y100        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          0.266     1.382    <hidden>
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.427 f  <hidden>
                         net (fo=3, routed)           0.262     1.689    <hidden>
    SLICE_X37Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.911     1.277    <hidden>
    SLICE_X37Y101        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/stepperDriver_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            phB2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.662ns  (logic 4.170ns (43.161%)  route 5.492ns (56.839%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE                         0.000     0.000 r  top_i/stepperDriver_0/U0/PS_reg[0]/C
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  top_i/stepperDriver_0/U0/PS_reg[0]/Q
                         net (fo=2, routed)           0.880     1.398    top_i/stepperDriver_0/U0/phB1
    SLICE_X36Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.522 r  top_i/stepperDriver_0/U0/phB2_INST_0/O
                         net (fo=1, routed)           4.612     6.134    phB2_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528     9.662 r  phB2_OBUF_inst/O
                         net (fo=0)                   0.000     9.662    phB2
    R17                                                               r  phB2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/stepperDriver_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            phA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.555ns  (logic 4.200ns (43.957%)  route 5.355ns (56.043%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE                         0.000     0.000 r  top_i/stepperDriver_0/U0/PS_reg[1]/C
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  top_i/stepperDriver_0/U0/PS_reg[1]/Q
                         net (fo=2, routed)           0.654     1.172    top_i/stepperDriver_0/U0/phA1
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.296 r  top_i/stepperDriver_0/U0/phA2_INST_0/O
                         net (fo=1, routed)           4.701     5.997    phA2_OBUF
    V18                  OBUF (Prop_obuf_I_O)         3.558     9.555 r  phA2_OBUF_inst/O
                         net (fo=0)                   0.000     9.555    phA2
    V18                                                               r  phA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/INLB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            INLB_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.277ns  (logic 4.081ns (49.304%)  route 4.196ns (50.696%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  top_i/Spindle_0/U0/INLB_reg/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_i/Spindle_0/U0/INLB_reg/Q
                         net (fo=2, routed)           4.196     4.652    INLB_0_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.625     8.277 r  INLB_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.277    INLB_0
    V13                                                               r  INLB_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/stepperDriver_0/U0/PS_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            phA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.084ns (49.591%)  route 4.151ns (50.409%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE                         0.000     0.000 r  top_i/stepperDriver_0/U0/PS_reg[1]_lopt_replica/C
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_i/stepperDriver_0/U0/PS_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.151     4.669    lopt_1
    V17                  OBUF (Prop_obuf_I_O)         3.566     8.235 r  phA1_OBUF_inst/O
                         net (fo=0)                   0.000     8.235    phA1
    V17                                                               r  phA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kill_0
                            (input port)
  Destination:            top_i/Spindle_0/U0/INLB_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 1.790ns (21.975%)  route 6.356ns (78.025%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  kill_0 (IN)
                         net (fo=0)                   0.000     0.000    kill_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  kill_0_IBUF_inst/O
                         net (fo=4, routed)           5.328     6.870    top_i/Spindle_0/U0/kill
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.994 r  top_i/Spindle_0/U0/INLA_i_2/O
                         net (fo=3, routed)           1.028     8.023    top_i/Spindle_0/U0/INLA_i_2_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.147 r  top_i/Spindle_0/U0/INLB_i_1/O
                         net (fo=1, routed)           0.000     8.147    top_i/Spindle_0/U0/INLB_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INLB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/INHB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            INHB_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.146ns  (logic 4.080ns (50.083%)  route 4.066ns (49.917%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  top_i/Spindle_0/U0/INHB_reg/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_i/Spindle_0/U0/INHB_reg/Q
                         net (fo=2, routed)           4.066     4.522    INHB_0_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.624     8.146 r  INHB_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.146    INHB_0
    U13                                                               r  INHB_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/INLA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            INLA_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.137ns  (logic 4.082ns (50.160%)  route 4.056ns (49.840%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  top_i/Spindle_0/U0/INLA_reg/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_i/Spindle_0/U0/INLA_reg/Q
                         net (fo=2, routed)           4.056     4.512    INLA_0_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.626     8.137 r  INLA_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.137    INLA_0
    U12                                                               r  INLA_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/stepperDriver_0/U0/PS_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            phB1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.971ns  (logic 4.103ns (51.472%)  route 3.868ns (48.528%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE                         0.000     0.000 r  top_i/stepperDriver_0/U0/PS_reg[0]_lopt_replica/C
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_i/stepperDriver_0/U0/PS_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.868     4.386    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         3.585     7.971 r  phB1_OBUF_inst/O
                         net (fo=0)                   0.000     7.971    phB1
    T16                                                               r  phB1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kill_0
                            (input port)
  Destination:            top_i/Spindle_0/U0/INHB_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.949ns  (logic 1.790ns (22.523%)  route 6.158ns (77.477%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  kill_0 (IN)
                         net (fo=0)                   0.000     0.000    kill_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  kill_0_IBUF_inst/O
                         net (fo=4, routed)           5.328     6.870    top_i/Spindle_0/U0/kill
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.994 r  top_i/Spindle_0/U0/INLA_i_2/O
                         net (fo=3, routed)           0.830     7.825    top_i/Spindle_0/U0/INLA_i_2_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  top_i/Spindle_0/U0/INHB_i_1/O
                         net (fo=1, routed)           0.000     7.949    top_i/Spindle_0/U0/INHB_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INHB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kill_0
                            (input port)
  Destination:            top_i/Spindle_0/U0/INLA_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.868ns  (logic 1.790ns (22.755%)  route 6.077ns (77.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  kill_0 (IN)
                         net (fo=0)                   0.000     0.000    kill_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  kill_0_IBUF_inst/O
                         net (fo=4, routed)           5.328     6.870    top_i/Spindle_0/U0/kill
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.994 r  top_i/Spindle_0/U0/INLA_i_2/O
                         net (fo=3, routed)           0.749     7.744    top_i/Spindle_0/U0/INLA_i_2_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.868 r  top_i/Spindle_0/U0/INLA_i_1/O
                         net (fo=1, routed)           0.000     7.868    top_i/Spindle_0/U0/INLA_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INLA_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/Spindle_0/U0/step_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_i/Spindle_0/U0/step_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE                         0.000     0.000 r  top_i/Spindle_0/U0/step_reg[1]/C
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_i/Spindle_0/U0/step_reg[1]/Q
                         net (fo=6, routed)           0.168     0.309    top_i/Spindle_0/U0/step_reg_n_0_[1]
    SLICE_X35Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  top_i/Spindle_0/U0/step[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    top_i/Spindle_0/U0/step[1]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  top_i/Spindle_0/U0/step_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/INHB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_i/Spindle_0/U0/INHB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  top_i/Spindle_0/U0/INHB_reg/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_i/Spindle_0/U0/INHB_reg/Q
                         net (fo=2, routed)           0.170     0.311    top_i/Spindle_0/U0/INHB
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  top_i/Spindle_0/U0/INHB_i_1/O
                         net (fo=1, routed)           0.000     0.356    top_i/Spindle_0/U0/INHB_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INHB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/step_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_i/Spindle_0/U0/step_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE                         0.000     0.000 r  top_i/Spindle_0/U0/step_reg[0]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_i/Spindle_0/U0/step_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    top_i/Spindle_0/U0/step_reg_n_0_[0]
    SLICE_X32Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.395 r  top_i/Spindle_0/U0/step[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    top_i/Spindle_0/U0/step[0]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  top_i/Spindle_0/U0/step_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/step_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_i/Spindle_0/U0/step_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE                         0.000     0.000 r  top_i/Spindle_0/U0/step_reg[0]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_i/Spindle_0/U0/step_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    top_i/Spindle_0/U0/step_reg_n_0_[0]
    SLICE_X32Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.395 r  top_i/Spindle_0/U0/step[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    top_i/Spindle_0/U0/step[2]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  top_i/Spindle_0/U0/step_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/INLA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_i/Spindle_0/U0/INLA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.429%)  route 0.233ns (55.571%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  top_i/Spindle_0/U0/INLA_reg/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_i/Spindle_0/U0/INLA_reg/Q
                         net (fo=2, routed)           0.233     0.374    top_i/Spindle_0/U0/INLA
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.419 r  top_i/Spindle_0/U0/INLA_i_1/O
                         net (fo=1, routed)           0.000     0.419    top_i/Spindle_0/U0/INLA_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INLA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/INLB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_i/Spindle_0/U0/INLB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.186ns (44.323%)  route 0.234ns (55.677%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE                         0.000     0.000 r  top_i/Spindle_0/U0/INLB_reg/C
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_i/Spindle_0/U0/INLB_reg/Q
                         net (fo=2, routed)           0.234     0.375    top_i/Spindle_0/U0/INLB
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.420 r  top_i/Spindle_0/U0/INLB_i_1/O
                         net (fo=1, routed)           0.000     0.420    top_i/Spindle_0/U0/INLB_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INLB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/stepperDriver_0/U0/PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_i/stepperDriver_0/U0/NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.209ns (41.832%)  route 0.291ns (58.168%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE                         0.000     0.000 r  top_i/stepperDriver_0/U0/PS_reg[1]/C
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_i/stepperDriver_0/U0/PS_reg[1]/Q
                         net (fo=2, routed)           0.291     0.455    top_i/stepperDriver_0/U0/phA1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.500 r  top_i/stepperDriver_0/U0/NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.500    top_i/stepperDriver_0/U0/NS_reg[0]_i_1_n_0
    SLICE_X33Y91         LDCE                                         r  top_i/stepperDriver_0/U0/NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/stepperDriver_0/U0/NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            top_i/stepperDriver_0/U0/PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.203ns (33.562%)  route 0.402ns (66.438%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         LDCE                         0.000     0.000 r  top_i/stepperDriver_0/U0/NS_reg[0]/G
    SLICE_X33Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/stepperDriver_0/U0/NS_reg[0]/Q
                         net (fo=1, routed)           0.158     0.316    top_i/stepperDriver_0/U0/NS[0]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.045     0.361 r  top_i/stepperDriver_0/U0/PS[0]_i_1/O
                         net (fo=2, routed)           0.244     0.605    top_i/stepperDriver_0/U0/PS[0]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  top_i/stepperDriver_0/U0/PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/stepperDriver_0/U0/NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            top_i/stepperDriver_0/U0/PS_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.203ns (30.520%)  route 0.462ns (69.480%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         LDCE                         0.000     0.000 r  top_i/stepperDriver_0/U0/NS_reg[0]/G
    SLICE_X33Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/stepperDriver_0/U0/NS_reg[0]/Q
                         net (fo=1, routed)           0.158     0.316    top_i/stepperDriver_0/U0/NS[0]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.045     0.361 r  top_i/stepperDriver_0/U0/PS[0]_i_1/O
                         net (fo=2, routed)           0.304     0.665    top_i/stepperDriver_0/U0/PS[0]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  top_i/stepperDriver_0/U0/PS_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/stepperDriver_0/U0/NS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            top_i/stepperDriver_0/U0/PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.201ns (30.143%)  route 0.466ns (69.857%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         LDCE                         0.000     0.000 r  top_i/stepperDriver_0/U0/NS_reg[1]/G
    SLICE_X33Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top_i/stepperDriver_0/U0/NS_reg[1]/Q
                         net (fo=1, routed)           0.219     0.377    top_i/stepperDriver_0/U0/NS[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.043     0.420 r  top_i/stepperDriver_0/U0/PS[1]_i_1/O
                         net (fo=2, routed)           0.247     0.667    top_i/stepperDriver_0/U0/PS[1]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  top_i/stepperDriver_0/U0/PS_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/Spindle_0/U0/pwm_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INHA_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.075ns  (logic 4.101ns (50.789%)  route 3.974ns (49.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.651     2.945    top_i/Spindle_0/U0/clk
    SLICE_X34Y92         FDRE                                         r  top_i/Spindle_0/U0/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  top_i/Spindle_0/U0/pwm_signal_reg/Q
                         net (fo=1, routed)           3.974     7.437    INHA_0_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583    11.020 r  INHA_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.020    INHA_0
    T14                                                               r  INHA_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INHC_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.556ns  (logic 4.224ns (55.898%)  route 3.333ns (44.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.652     2.946    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.333     6.698    lopt
    V15                  OBUF (Prop_obuf_I_O)         3.805    10.502 r  INHC_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.502    INHC_0
    V15                                                               r  INHC_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/Spindle_0/U0/INLB_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.634ns  (logic 0.766ns (29.079%)  route 1.868ns (70.921%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y93         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=8, routed)           0.840     4.351    top_i/Spindle_0/U0/en
    SLICE_X30Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.475 r  top_i/Spindle_0/U0/INLA_i_2/O
                         net (fo=3, routed)           1.028     5.503    top_i/Spindle_0/U0/INLA_i_2_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.627 r  top_i/Spindle_0/U0/INLB_i_1/O
                         net (fo=1, routed)           0.000     5.627    top_i/Spindle_0/U0/INLB_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INLB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/Spindle_0/U0/INHB_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.436ns  (logic 0.766ns (31.442%)  route 1.670ns (68.558%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y93         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=8, routed)           0.840     4.351    top_i/Spindle_0/U0/en
    SLICE_X30Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.475 r  top_i/Spindle_0/U0/INLA_i_2/O
                         net (fo=3, routed)           0.830     5.305    top_i/Spindle_0/U0/INLA_i_2_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.429 r  top_i/Spindle_0/U0/INHB_i_1/O
                         net (fo=1, routed)           0.000     5.429    top_i/Spindle_0/U0/INHB_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INHB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/stepperDriver_0/U0/PS_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.403ns  (logic 0.608ns (25.305%)  route 1.795ns (74.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.652     2.946    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.971     4.373    top_i/stepperDriver_0/U0/reset
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.152     4.525 r  top_i/stepperDriver_0/U0/PS[1]_i_1/O
                         net (fo=2, routed)           0.824     5.349    top_i/stepperDriver_0/U0/PS[1]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  top_i/stepperDriver_0/U0/PS_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/Spindle_0/U0/INLA_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 0.766ns (32.524%)  route 1.589ns (67.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y93         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=8, routed)           0.840     4.351    top_i/Spindle_0/U0/en
    SLICE_X30Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.475 r  top_i/Spindle_0/U0/INLA_i_2/O
                         net (fo=3, routed)           0.749     5.224    top_i/Spindle_0/U0/INLA_i_2_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.348 r  top_i/Spindle_0/U0/INLA_i_1/O
                         net (fo=1, routed)           0.000     5.348    top_i/Spindle_0/U0/INLA_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INLA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/stepperDriver_0/U0/PS_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.380ns  (logic 0.580ns (24.373%)  route 1.800ns (75.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.652     2.946    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.971     4.373    top_i/stepperDriver_0/U0/reset
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.497 r  top_i/stepperDriver_0/U0/PS[0]_i_1/O
                         net (fo=2, routed)           0.829     5.326    top_i/stepperDriver_0/U0/PS[0]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  top_i/stepperDriver_0/U0/PS_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/stepperDriver_0/U0/PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.213ns  (logic 0.608ns (27.469%)  route 1.605ns (72.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.652     2.946    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.971     4.373    top_i/stepperDriver_0/U0/reset
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.152     4.525 r  top_i/stepperDriver_0/U0/PS[1]_i_1/O
                         net (fo=2, routed)           0.635     5.159    top_i/stepperDriver_0/U0/PS[1]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  top_i/stepperDriver_0/U0/PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/stepperDriver_0/U0/PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.580ns (26.479%)  route 1.610ns (73.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.652     2.946    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.971     4.373    top_i/stepperDriver_0/U0/reset
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.497 r  top_i/stepperDriver_0/U0/PS[0]_i_1/O
                         net (fo=2, routed)           0.640     5.136    top_i/stepperDriver_0/U0/PS[0]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  top_i/stepperDriver_0/U0/PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/Spindle_0/U0/step_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.076ns  (logic 0.642ns (30.927%)  route 1.434ns (69.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         1.699     2.993    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y93         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=8, routed)           1.434     4.945    top_i/Spindle_0/U0/en
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.069 r  top_i/Spindle_0/U0/step[1]_i_1/O
                         net (fo=1, routed)           0.000     5.069    top_i/Spindle_0/U0/step[1]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  top_i/Spindle_0/U0/step_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/stepperDriver_0/U0/NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.186ns (39.706%)  route 0.282ns (60.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.558     0.894    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.282     1.317    top_i/stepperDriver_0/U0/dir
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.045     1.362 r  top_i/stepperDriver_0/U0/NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.362    top_i/stepperDriver_0/U0/NS_reg[0]_i_1_n_0
    SLICE_X33Y91         LDCE                                         r  top_i/stepperDriver_0/U0/NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/in_startup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/Spindle_0/U0/step_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.209ns (43.450%)  route 0.272ns (56.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.572     0.908    top_i/Spindle_0/U0/clk
    SLICE_X30Y85         FDRE                                         r  top_i/Spindle_0/U0/in_startup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  top_i/Spindle_0/U0/in_startup_reg/Q
                         net (fo=7, routed)           0.272     1.344    top_i/Spindle_0/U0/in_startup
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.389 r  top_i/Spindle_0/U0/step[0]_i_1/O
                         net (fo=1, routed)           0.000     1.389    top_i/Spindle_0/U0/step[0]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  top_i/Spindle_0/U0/step_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/in_startup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/Spindle_0/U0/step_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.209ns (37.056%)  route 0.355ns (62.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.572     0.908    top_i/Spindle_0/U0/clk
    SLICE_X30Y85         FDRE                                         r  top_i/Spindle_0/U0/in_startup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  top_i/Spindle_0/U0/in_startup_reg/Q
                         net (fo=7, routed)           0.355     1.427    top_i/Spindle_0/U0/in_startup
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.472 r  top_i/Spindle_0/U0/step[2]_i_1/O
                         net (fo=1, routed)           0.000     1.472    top_i/Spindle_0/U0/step[2]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  top_i/Spindle_0/U0/step_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/stepperDriver_0/U0/NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.183ns (31.290%)  route 0.402ns (68.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.558     0.894    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.282     1.317    top_i/stepperDriver_0/U0/dir
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.042     1.359 r  top_i/stepperDriver_0/U0/NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     1.478    top_i/stepperDriver_0/U0/NS_reg[1]_i_1_n_0
    SLICE_X33Y91         LDCE                                         r  top_i/stepperDriver_0/U0/NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/in_startup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/Spindle_0/U0/INLB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.209ns (35.879%)  route 0.374ns (64.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.572     0.908    top_i/Spindle_0/U0/clk
    SLICE_X30Y85         FDRE                                         r  top_i/Spindle_0/U0/in_startup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  top_i/Spindle_0/U0/in_startup_reg/Q
                         net (fo=7, routed)           0.374     1.445    top_i/Spindle_0/U0/in_startup
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.490 r  top_i/Spindle_0/U0/INLB_i_1/O
                         net (fo=1, routed)           0.000     1.490    top_i/Spindle_0/U0/INLB_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INLB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/in_startup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/Spindle_0/U0/INHB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.209ns (34.151%)  route 0.403ns (65.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.572     0.908    top_i/Spindle_0/U0/clk
    SLICE_X30Y85         FDRE                                         r  top_i/Spindle_0/U0/in_startup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  top_i/Spindle_0/U0/in_startup_reg/Q
                         net (fo=7, routed)           0.403     1.475    top_i/Spindle_0/U0/in_startup
    SLICE_X35Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.520 r  top_i/Spindle_0/U0/INHB_i_1/O
                         net (fo=1, routed)           0.000     1.520    top_i/Spindle_0/U0/INHB_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INHB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/in_startup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/Spindle_0/U0/step_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.209ns (30.654%)  route 0.473ns (69.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.572     0.908    top_i/Spindle_0/U0/clk
    SLICE_X30Y85         FDRE                                         r  top_i/Spindle_0/U0/in_startup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  top_i/Spindle_0/U0/in_startup_reg/Q
                         net (fo=7, routed)           0.473     1.544    top_i/Spindle_0/U0/in_startup
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.589 r  top_i/Spindle_0/U0/step[1]_i_1/O
                         net (fo=1, routed)           0.000     1.589    top_i/Spindle_0/U0/step[1]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  top_i/Spindle_0/U0/step_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/Spindle_0/U0/in_startup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/Spindle_0/U0/INLA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.209ns (27.578%)  route 0.549ns (72.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.572     0.908    top_i/Spindle_0/U0/clk
    SLICE_X30Y85         FDRE                                         r  top_i/Spindle_0/U0/in_startup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  top_i/Spindle_0/U0/in_startup_reg/Q
                         net (fo=7, routed)           0.549     1.620    top_i/Spindle_0/U0/in_startup
    SLICE_X35Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.665 r  top_i/Spindle_0/U0/INLA_i_1/O
                         net (fo=1, routed)           0.000     1.665    top_i/Spindle_0/U0/INLA_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  top_i/Spindle_0/U0/INLA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/stepperDriver_0/U0/PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.186ns (23.711%)  route 0.598ns (76.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.558     0.894    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.355     1.389    top_i/stepperDriver_0/U0/reset
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.434 r  top_i/stepperDriver_0/U0/PS[0]_i_1/O
                         net (fo=2, routed)           0.244     1.678    top_i/stepperDriver_0/U0/PS[0]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  top_i/stepperDriver_0/U0/PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/stepperDriver_0/U0/PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.186ns (23.622%)  route 0.601ns (76.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=790, routed)         0.558     0.894    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  top_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.355     1.389    top_i/stepperDriver_0/U0/reset
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.434 r  top_i/stepperDriver_0/U0/PS[1]_i_1/O
                         net (fo=2, routed)           0.247     1.681    top_i/stepperDriver_0/U0/PS[1]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  top_i/stepperDriver_0/U0/PS_reg[1]/D
  -------------------------------------------------------------------    -------------------





