#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Mon Jan 15 22:55:44 2024
# Process ID: 5360
# Current directory: C:/ALITI/final_project_zynq/final_project_zynq.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/ALITI/final_project_zynq/final_project_zynq.runs/synth_1/top_level.vds
# Journal file: C:/ALITI/final_project_zynq/final_project_zynq.runs/synth_1\vivado.jou
# Running On: ALKAN, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 16831 MB
#-----------------------------------------------------------
source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 456.371 ; gain = 160.344
Command: read_checkpoint -auto_incremental -incremental C:/ALITI/final_project_zynq/final_project_zynq.srcs/utils_1/imports/synth_1/top_level.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/ALITI/final_project_zynq/final_project_zynq.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15540
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1309.430 ; gain = 410.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/top_level.vhd:30]
INFO: [Synth 8-3491] module 'clocking' declared at 'C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/clocking.vhd:10' bound to instance 'your_instance_name' of component 'clocking' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/top_level.vhd:159]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/clocking.vhd:20]
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/clocking.vhd:54]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/clocking.vhd:65]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/clocking.vhd:128]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/clocking.vhd:134]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFG' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/clocking.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'clocking' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/clocking.vhd:20]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/vga.vhd:8' bound to instance 'Inst_VGA' of component 'VGA' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/top_level.vhd:169]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/vga.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'VGA' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/vga.vhd:19]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/debounce.vhd:5' bound to instance 'Inst_debounce' of component 'debounce' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/top_level.vhd:181]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/debounce.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/debounce.vhd:11]
INFO: [Synth 8-3491] module 'ov7670_controller' declared at 'C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd:5' bound to instance 'Inst_ov7670_controller' of component 'ov7670_controller' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/top_level.vhd:187]
INFO: [Synth 8-638] synthesizing module 'ov7670_controller' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd:17]
INFO: [Synth 8-3491] module 'i2c_sender' declared at 'C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd:5' bound to instance 'Inst_i2c_sender' of component 'i2c_sender' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd:52]
INFO: [Synth 8-638] synthesizing module 'i2c_sender' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd:16]
INFO: [Synth 8-3491] module 'ov7670_registers' declared at 'C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd:5' bound to instance 'Inst_ov7670_registers' of component 'ov7670_registers' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ov7670_registers' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ov7670_registers' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ov7670_controller' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd:17]
INFO: [Synth 8-3491] module 'frame_buffer' declared at 'C:/ALITI/final_project_zynq/final_project_zynq.runs/synth_1/.Xil/Vivado-5360-ALKAN/realtime/frame_buffer_stub.v:6' bound to instance 'Inst_frame_buffer' of component 'frame_buffer' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/top_level.vhd:209]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/ALITI/final_project_zynq/final_project_zynq.runs/synth_1/.Xil/Vivado-5360-ALKAN/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.runs/synth_1/.Xil/Vivado-5360-ALKAN/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-3491] module 'ov7670_capture' declared at 'C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd:5' bound to instance 'Inst_ov7670_capture' of component 'ov7670_capture' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/top_level.vhd:220]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd:17]
INFO: [Synth 8-3491] module 'RGB' declared at 'C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/RGB.vhd:7' bound to instance 'Inst_RGB' of component 'RGB' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/top_level.vhd:232]
INFO: [Synth 8-638] synthesizing module 'RGB' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/RGB.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'RGB' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/RGB.vhd:14]
INFO: [Synth 8-3491] module 'Address_Generator' declared at 'C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd:6' bound to instance 'Inst_Address_Generator' of component 'Address_Generator' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/top_level.vhd:240]
INFO: [Synth 8-638] synthesizing module 'Address_Generator' [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Address_Generator' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [C:/ALITI/final_project_zynq/final_project_zynq.srcs/sources_1/imports/ov7670_fr/top_level.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1405.703 ; gain = 506.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1405.703 ; gain = 506.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1405.703 ; gain = 506.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1411.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'your_instance_name/clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ALITI/final_project_zynq/final_project_zynq.runs/synth_1/.Xil/Vivado-5360-ALKAN/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'Inst_frame_buffer'
Finished Parsing XDC File [C:/ALITI/final_project_zynq/final_project_zynq.runs/synth_1/.Xil/Vivado-5360-ALKAN/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'Inst_frame_buffer'
Parsing XDC File [C:/ALITI/final_project_zynq/final_project_zynq.srcs/constrs_1/new/zynq_xdc.xdc]
WARNING: [Vivado 12-507] No nets matched 'ov7670_pclk_IBUF'. [C:/ALITI/final_project_zynq/final_project_zynq.srcs/constrs_1/new/zynq_xdc.xdc:101]
Finished Parsing XDC File [C:/ALITI/final_project_zynq/final_project_zynq.srcs/constrs_1/new/zynq_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/ALITI/final_project_zynq/final_project_zynq.srcs/constrs_1/new/zynq_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ALITI/final_project_zynq/final_project_zynq.srcs/constrs_1/new/zynq_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1518.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1518.367 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Inst_frame_buffer. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-802] inferred FSM for state register 'line_reg' in module 'ov7670_capture'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'line_reg' using encoding 'one-hot' in module 'ov7670_capture'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   17 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6040] Register Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3917] design top_level has port ov7670_pwdn driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ov7670_reset driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                            | Depth x Width | Implemented As | 
+------------+-------------------------------------------------------+---------------+----------------+
|top_level   | Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg | 256x16        | Block RAM      | 
+------------+-------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |frame_buffer  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |frame_buffer |     1|
|2     |BUFG         |     4|
|3     |CARRY4       |    21|
|4     |LUT1         |    17|
|5     |LUT2         |    36|
|6     |LUT3         |    62|
|7     |LUT4         |    52|
|8     |LUT5         |    14|
|9     |LUT6         |    34|
|10    |MMCME2_ADV   |     1|
|11    |RAMB18E1     |     1|
|12    |FDRE         |   204|
|13    |FDSE         |     2|
|14    |IBUF         |    14|
|15    |IBUFG        |     1|
|16    |OBUF         |    19|
|17    |OBUFT        |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1518.367 ; gain = 619.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1518.367 ; gain = 506.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1518.367 ; gain = 619.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1518.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'your_instance_name/clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1518.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instance 

Synth Design complete | Checksum: cebdd42b
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:57 . Memory (MB): peak = 1518.367 ; gain = 1027.680
INFO: [Common 17-1381] The checkpoint 'C:/ALITI/final_project_zynq/final_project_zynq.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 22:56:50 2024...
