/** Realtek SD6 SoC Team SPI NOR driver
  */
#ifdef __LUNA_KERNEL__
#include <kernel_soc.h>
/* #define VER_STR "$Revision: 1824 $" */
#define FLASH_INIT_PROMPT_STRING "$Revision: 1824 $"
#else
#define FLASH_INIT_PROMPT_STRING "II: NOR SPI Flash... "
#include <preloader.h>
#include <plr_spare.h>
#endif

s32_t flash_unit_erase(const u32_t, u32_t);
s32_t flash_unit_write(const u32_t, u32_t, const u32_t, const void*);
s32_t flash_read(const u32_t, u32_t, const u32_t, void*);

typedef u32_t sffunc_ptr(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf);
static sffunc_ptr sffunc_wren_wrdi_eqcmd, sffunc_rdid, sffunc_sfdp_cmd, sffunc_en4b_ex4b, sffunc_wrsr, sffunc_rdsr_rdsr2;
static sffunc_ptr sffunc_rdevcr, sffunc_wrevcr;
static sffunc_ptr sffunc_erase, sffunc_write, sffunc_read;

static sffunc_ptr *sffunc_rdbusy;
static sffunc_ptr sffunc_rdbusy_dummy, sffunc_rdbusy_cmd;

#define SPIF_BASE 0xb8001200
#define SFCR  (*((volatile u32_t *)(SPIF_BASE + 0x0 )))
    #define SFCR_EnableRBO (1<<28)
    #define SFCR_EnableWBO (1<<27)
    #define SFCR_SPI_TCS   (0x1F<<22)
#define SFCR2 (*((volatile u32_t *)(SPIF_BASE + 0x4 )))
    #define SFCR2_SFCMD(v)        ((v)<<24)
    #define SFCR2_SIZE(v)         ((v)<<21)
//  #define SFCR2_RDOPT           (1<<20)
    #define SFCR2_CMDIO(v)        ((v)<<18)
    #define SFCR2_ADDRIO(v)       ((v)<<16)
    #define SFCR2_DUMMYCYCLE(v)   ((v)<<13)
    #define SFCR2_DATAIO(v)       ((v)<<11)
//  #define SFCR2_HOLD_TILL_SFDR2 (1<<10)
#define SFCSR (*((volatile u32_t *)(SPIF_BASE + 0x8 )))
    #define SFCSR_SPI_CSB0 (1<<31)
    #define SFCSR_SPI_CSB1 (1<<30)
    #define SFCSR_LEN(val) ((val-1)<<28)
    #define SFCSR_SPI_RDY  (1<<27)
    #define SFCSR_IOW(val) (val << 25)
//  #define SFCSR_CHIP_SEL (1<<24)
    #define SFCSR_SPI_CSB2 (1<<15)
    #define SFCSR_SPI_CSB3 (1<<14)
#define SFDR  (*((volatile u32_t *)(SPIF_BASE + 0xC )))
//#define SFDR2 (*((volatile u32_t *)(SPIF_BASE + 0x10)))

#define SF_DEACT_ALL (SFCSR_SPI_CSB0 | SFCSR_SPI_CSB1 | SFCSR_SPI_CSB2 | SFCSR_SPI_CSB3)
#define SF_CS_INIT   ((SF_DEACT_ALL) | SFCSR_LEN(1) | SFCSR_SPI_RDY)

/* 1. The dumb 100-poll is to avoid a potential SPI-F CTRL bug.
   2. Experiment showed that CHECK_CTRL_READY() function call
      conducts smaller code size than macro. */
static inline void CHECK_CTRL_READY(void) {
    u32_t i = 0, err = 0;
    for (i=0; i<100; i++) {
        while ((SFCSR & SFCSR_SPI_RDY) == 0) {
            i = 0;
            if ((err++) > 1000000) {
                pblr_puts("EE: NOR SPI flash controller does not respond.\n");
                while (1);
            }
        };
    }
    return;
}

#define CHECK_WRITE_READY(cid) do { \
        while (SPI_CMD_SIMPLE(cid, SFCMD_PARA_RDBUSY) & (0x1 << para_flash_info.rdbusy_loc)) { \
            udelay(1 << para_flash_info.rdbusy_polling_period); \
        } \
    } while(0)

#define SPI_CMD_SIMPLE(cid, cmd) spi_cmd(cid, cmd, 0, 0, NULL)

#define SFCMD_WRDI_OP (0x04)
#define SFCMD_WREN_OP (0x06)
#define SFCMD_RDID_OP (0x9F)
#define SFCMD_SFDP_CMD_OP (0x5A)
#define SFCMD_EN4B_OP (0xB7)
#define SFCMD_EX4B_OP (0xE9)
#define SFCMD_RDEVCR_OP (0x65)
#define SFCMD_WREVCR_OP (0x61)
#define SFCMD_FAST_READ_EN4B_OP  (0x0B)
#define SFCMD_FAST_READ_4BCMD_OP (0x0C)
#define SFCMD_PARA_READ_OP   (para_flash_info.prefer_rd_cmd)
#define SFCMD_PARA_WRITE_OP  (para_flash_info.wr_cmd)
#define SFCMD_PARA_ERASE_OP  (para_flash_info.erase_cmd)
#define SFCMD_PARA_RDSR_OP   (para_flash_info.pm_rdsr_cmd)
#define SFCMD_PARA_RDSR2_OP  (para_flash_info.pm_rdsr2_cmd)
#define SFCMD_PARA_WRSR_OP   (para_flash_info.pm_wrsr_cmd)
#define SFCMD_PARA_EQCMD_OP  (para_flash_info.pm_enable_cmd)
#define SFCMD_PARA_RDBUSY_OP (para_flash_info.rdbusy_cmd)

#define SFCMD_WRDI_FUNC (sffunc_wren_wrdi_eqcmd)
#define SFCMD_WREN_FUNC (sffunc_wren_wrdi_eqcmd)
#define SFCMD_RDID_FUNC (sffunc_rdid)
#define SFCMD_SFDP_CMD_FUNC (sffunc_sfdp_cmd)
#define SFCMD_EN4B_FUNC (sffunc_en4b_ex4b)
#define SFCMD_EX4B_FUNC (sffunc_en4b_ex4b)
#define SFCMD_RDEVCR_FUNC   (sffunc_rdevcr)
#define SFCMD_WREVCR_FUNC   (sffunc_wrevcr)
#define SFCMD_PARA_READ_FUNC   (sffunc_read)
#define SFCMD_PARA_WRITE_FUNC  (sffunc_write)
#define SFCMD_PARA_ERASE_FUNC  (sffunc_erase)
#define SFCMD_PARA_RDSR_FUNC   (sffunc_rdsr_rdsr2)
#define SFCMD_PARA_RDSR2_FUNC  (sffunc_rdsr_rdsr2)
#define SFCMD_PARA_WRSR_FUNC   (sffunc_wrsr)
#define SFCMD_PARA_EQCMD_FUNC  (sffunc_wren_wrdi_eqcmd)
#define SFCMD_PARA_RDBUSY_FUNC (sffunc_rdbusy)

static u32_t wr_dummy_byte = 0, rd_dummy_byte = 0;
static u8_t sr_len_offset = 0, rdbusy_len_offset = 0;
u32_t wr_boundary = 0, erase_unit = 0;
static u32_t addr_modifier = 0;

#define spi_cmd(cid, cmd, data, wr_leng, wr_buf) \
    _spi_cmd(cid, (cmd##_OP << 24), cmd##_FUNC, data, wr_leng, wr_buf)

static u32_t _spi_cmd(const u8_t cid, const u32_t opcode, sffunc_ptr sffunc,
                      const u32_t data, u32_t wr_leng, void *wr_buf) {
    const u32_t sfcsr_act_cs[4] = {0x7FFFFFFF, 0xBFFFFFFF, 0xFFFF7FFF, 0xFFFFBFFF};
    u32_t sfcsr_val, ret = 0;

    CHECK_CTRL_READY();
    SFCSR = SF_CS_INIT; /* deactivate CS0 and CS1 */
    CHECK_CTRL_READY();
    SFCSR = 0;          /* activate CS0 and CS1 */
    udelay(3);
    SFCSR = SF_CS_INIT; /* deactivate CS0 and CS1 */

    sfcsr_val = (SFCSR & sfcsr_act_cs[cid]);

    CHECK_CTRL_READY();

    ret = sffunc(cid, sfcsr_val, opcode, data, wr_leng, wr_buf);

    CHECK_CTRL_READY();
    SFCSR = SF_CS_INIT; /* deactivate CS0 and CS1 */
    CHECK_CTRL_READY();
    SFCSR = 0;          /* activate CS0 and CS1 */
    udelay(3);
    SFCSR = SF_CS_INIT; /* deactivate CS0 and CS1 */
    CHECK_CTRL_READY();

    return ret;
}

enum pm_method_list {
    PM_NONE=0,
    PM_RWSR=1,
    PM_CMD=2,
    PM_R2W1SR=3,
    PM_EN0=4,
    PM_RWSR_4BCMDSET=11,        /* Using 4Byte Command Set */
    PM_CMD_4BCMDSET=12,         /* Using 4Byte Command Set */
    PM_R2W1SR_4BCMDSET=13,      /* Using 4Byte Command Set */
    PM_EN0_4BCMDSET=14,         /* Using 4Byte Command Set */
};

#define GENERIC_FLASH_ID (0xFFFFFF)
#define MXIC_32MB_ID    (0xC22019)
u32_t probe_mxic_id(void)
{
    u32_t addr32=0x00003200; //For differ "256" or "257" 
    u32_t addr40=0x00004000; //For differ "E" or "F"
    u8_t data32=0x00; //"256": 0xF3, "257":0xF5
    u8_t data40=0x00; //    "E": 0xEE, "F": 0xFE
    u32_t type=0;

    data32 = spi_cmd(0,SFCMD_SFDP_CMD,addr32,0,NULL)>>24;
    data40 = spi_cmd(0,SFCMD_SFDP_CMD,addr40,0,NULL)>>24;

    if(data32==0xF3){
        type |= 0x256<<12;
    }else if(data32==0xF5){
        type |= 0x257<<12;
    }
    
    if(data40==0xEE){
        type |= 0x35E;
    }else if(data40==0xFE){
        type |= 0x35F;
    }
    return type;
}

void flash_init(void) {
    /* SFSIZE of 3B-addr mode starts from 2^17;
       SFSIZE of 4B-addr mode starts from 2^19.
       Use sf_size_mod[4 - addr_mode] to get sf_size_mode[]. */
    const u8_t sf_size_mod[] = {19, 17};
    const s8_t *res_strings[] = {"Failed\n", "OK\n"};
    const s8_t *cur_res = res_strings[0];
    u32_t i, tmp;
//  soc_t *rw_soc = parameter_soc_rwp;

    pblr_puts(FLASH_INIT_PROMPT_STRING);

/* CONFIG_USE_PRELOADER_PARAMETERS is only valid inside kernel 
 * At preloader, !CONFIG_USE_PRELOADER_PARAMETERS is always true. 
 */
#if defined(SOC_NUM_FLASH_SPARE) && !defined(CONFIG_USE_PRELOADER_PARAMETERS) && !defined(DISABLE_FLASH_SPARE)
    u32_t fi_num;
    plr_flash_info_t *fi, *fi_end;
    plr_flash_info_t *fi_generic = NULL;
    u32_t flash_id;

    pblr_puts("searching flash parameters... ");
    flash_id = SPI_CMD_SIMPLE(0, SFCMD_RDID) >> 8;

    fi = get_flash_spare(&fi_num);
    fi_end = fi + fi_num;

    pblr_puts("supported flash ID: ");
    printf("[%06x]", para_flash_info.id);
    for (; fi<fi_end; fi++) {   
        if((flash_id == MXIC_32MB_ID)&&(flash_id == fi->id)&&(para_flash_info.pm_method != fi->pm_method)) {/*MXIC 25635E/25635F*/
            u32_t mxic_type = probe_mxic_id();
            if((0x25635F == mxic_type) && (PM_RWSR_4BCMDSET == fi->pm_method)) { /* 25635F */
                memcpy((void *)&para_flash_info, (void *)fi, sizeof(plr_flash_info_t));
            }else if((0x25635E == mxic_type) && (PM_RWSR == fi->pm_method)){/* 25635E */
                memcpy((void *)&para_flash_info, (void *)fi, sizeof(plr_flash_info_t));
            }else if(PM_NONE == fi->pm_method){/* 25735E or 25735F */
                memcpy((void *)&para_flash_info, (void *)fi, sizeof(plr_flash_info_t));
            }
            printf("[%06x] MXIC25L%6X",fi->id,mxic_type);
        }else{  
            printf("[%06x]", fi->id);
            if ((flash_id == fi->id) && (para_flash_info.id != fi->id)) {
                memcpy((void *)&para_flash_info, (void *)fi, sizeof(plr_flash_info_t));
            } else if((fi_generic == NULL) && (GENERIC_FLASH_ID == fi->id)) {
                /* Record the location of common setting */
                fi_generic = fi;
            }
        }
    }

    if (para_flash_info.id == flash_id) {
        printf("... detected flash ID: [%06x]... ", para_flash_info.id);
    } else {
        printf("\nWARNING: flash ID [%06x] is not supported, please check your setting\n", flash_id);
        if ((fi_generic != NULL) && (GENERIC_FLASH_ID == fi_generic->id)) {
            printf("A common setting found in the database is used but not recommended\n");
            memcpy((void *)&para_flash_info, (void *)fi_generic, sizeof(plr_flash_info_t));
        }
    }
#endif
    if (para_flash_info.rdbusy_cmd == 0x0) {
        sffunc_rdbusy = sffunc_rdbusy_dummy;
    } else {
        sffunc_rdbusy = sffunc_rdbusy_cmd;
    }
    
    /* data_io = 0 = SIO: each cycle consumes 1 bit;
       data_io = 1 = DIO: each cycle consumes 2 bits;
       data_io = 2 = QIO: each cycle consumes 4 bits; */
    wr_dummy_byte = para_flash_info.wr_dummy_c        * (1 << para_flash_info.wr_data_io)        / 8;
    rd_dummy_byte = para_flash_info.prefer_rd_dummy_c * (1 << para_flash_info.prefer_rd_data_io) / 8;

    wr_boundary = (para_flash_info.wr_boundary == 0 ? 0xFFFFFFFF : (0x1UL << para_flash_info.wr_boundary));
    erase_unit = 1 << para_flash_info.erase_unit;

    /* offset to shift data when read/write status and read busy bit. */
    sr_len_offset = (32 - (para_flash_info.pm_status_len * 8));
    rdbusy_len_offset = (32 - (para_flash_info.rdbusy_len * 8));

    SFCR = (((para_flash_info.prefer_divisor / 2 - 1) << 29) |
            SFCR_EnableWBO | SFCR_EnableRBO | SFCR_SPI_TCS);

    /* Set Prefer Mode */
    for (i=0; i<para_flash_info.num_chips; i++) {
        SPI_CMD_SIMPLE(i, SFCMD_WRDI);
        tmp = SPI_CMD_SIMPLE(i, SFCMD_RDID) >> 8;
        if ((para_flash_info.id != GENERIC_FLASH_ID) && (tmp != para_flash_info.id)) {
            printf("\nEE: Unsupported chip on CS%d: ID: 0x%x",
                   i, tmp);
            parameters.flash_init_result = INI_RES_UNKNOWN_MODEL;
        };

        switch (para_flash_info.pm_method) {
        case PM_RWSR:
            /* For MXIC, ... */
            if(4 == para_flash_info.addr_mode) {
                 /* Addr mode: Using Enter 4Byte Command */
                SPI_CMD_SIMPLE(i, SFCMD_EN4B);                
            }
        case PM_RWSR_4BCMDSET:  /* Addr mode: Using 4Byte Command Set */
            if(NSPI_IO_QIO == para_flash_info.prefer_rd_data_io) {
                /* Quad mode */
                SPI_CMD_SIMPLE(i, SFCMD_WREN);
                tmp = SPI_CMD_SIMPLE(i, SFCMD_PARA_RDSR);
                tmp |= para_flash_info.pm_enable_bits;
                spi_cmd(i, SFCMD_PARA_WRSR, tmp, 0, NULL);
                SPI_CMD_SIMPLE(i, SFCMD_WRDI);
            }            
            break;            
        case PM_CMD:    
            /* For EON, ... */
            if(4 == para_flash_info.addr_mode) {
                /* Addr mode: Using Enter 4Byte Command */
                SPI_CMD_SIMPLE(i, SFCMD_EN4B);                
            }
        case PM_CMD_4BCMDSET:   /* Addr mode: Using 4Byte Command Set */
            if(NSPI_IO_QIO == para_flash_info.prefer_rd_data_io) {
                /* Quad mode */
                SPI_CMD_SIMPLE(i, SFCMD_PARA_EQCMD);
            }
            break;            
        case PM_R2W1SR: 
            /* For Winbond, ... */
            if(4 == para_flash_info.addr_mode) {
                /* Addr mode: Using Enter 4Byte Command */
                SPI_CMD_SIMPLE(i, SFCMD_EN4B);                
            }
        case PM_R2W1SR_4BCMDSET:    /* Addr mode: Using 4Byte Command Set */
            if(NSPI_IO_QIO == para_flash_info.prefer_rd_data_io) {
                /* Quad mode */
                SPI_CMD_SIMPLE(i, SFCMD_WREN);
                tmp  = SPI_CMD_SIMPLE(i, SFCMD_PARA_RDSR) << 8;
                tmp |= SPI_CMD_SIMPLE(i, SFCMD_PARA_RDSR2);
                tmp |= para_flash_info.pm_enable_bits;
                spi_cmd(i, SFCMD_PARA_WRSR, tmp, 0, NULL);
                SPI_CMD_SIMPLE(i, SFCMD_WRDI);
            }
            break;            
        case PM_EN0:    
            /* For Micron, ... */
            if(4 == para_flash_info.addr_mode) {
                /* Addr mode: Using Enter 4Byte Command */
                SPI_CMD_SIMPLE(i, SFCMD_WREN);
                SPI_CMD_SIMPLE(i, SFCMD_EN4B);                
                SPI_CMD_SIMPLE(i, SFCMD_WRDI);
            }
        case PM_EN0_4BCMDSET:   /* Addr mode: Using 4Byte Command Set */

            /* Quad mode: nothing to do here */
            
            /* Disable Hold */
            tmp = SPI_CMD_SIMPLE(i, SFCMD_RDEVCR);
            tmp &= ~(1<<4);
            SPI_CMD_SIMPLE(i, SFCMD_WREN);
            spi_cmd(i, SFCMD_WREVCR, tmp, 0, NULL);
            SPI_CMD_SIMPLE(i, SFCMD_WRDI);
            break;
            
        case PM_NONE:
            break;
        default:
            pblr_puts("\nEE: Unsupported prefer mode");
            parameters.flash_init_result = INI_RES_UNKNOWN_MODE;
        }
    }

    /* OTTO_FALSH_ADDR_MODE() is defined in arch.h and returns 3 or 4. */
    if ((para_flash_info.addr_mode != OTTO_FLASH_ADDR_MODE())
        && (4 == para_flash_info.addr_mode)) {
        OTTO_FLASH_ENABLE_4BYTE_ADDR_MODE();
    }
    //rw_soc->flash_info.addr_mode = OTTO_FLASH_ADDR_MODE();    

    /* for 4B addr mode, address of read/write/erase requires 32-bit and needs no shift.
       for 3B mode, address needs to shift 8 bits left to make a 24-bit address. */
    addr_modifier = (4 - para_flash_info.addr_mode) * 8;

    /* Set NOR SPI flash CTRL with parameters in flash_info. */
    SFCR2 = (SFCR2_SFCMD(para_flash_info.prefer_rd_cmd)     |
             SFCR2_SIZE((para_flash_info.size_per_chip - sf_size_mod[4-para_flash_info.addr_mode])) |
             SFCR2_ADDRIO(para_flash_info.prefer_rd_addr_io)|
             SFCR2_DATAIO(para_flash_info.prefer_rd_data_io)|
             SFCR2_CMDIO(para_flash_info.prefer_rd_cmd_io)  |
             SFCR2_DUMMYCYCLE((para_flash_info.prefer_rd_dummy_c >> 1)));

    parameters._nor_spi_erase = flash_unit_erase;
    parameters._nor_spi_read  = flash_read;
    parameters._nor_spi_write = flash_unit_write;

    if(parameters.flash_init_result == INI_RES_UNINIT) {
        parameters.flash_init_result = INI_RES_OK;
        cur_res = res_strings[1];
    }
    pblr_puts(cur_res);

    return;
}

s32_t flash_unit_erase(const u32_t cid, const u32_t offset) {
    SPI_CMD_SIMPLE(cid, SFCMD_WREN);
    spi_cmd(cid, SFCMD_PARA_ERASE, offset, 0, NULL);
    SPI_CMD_SIMPLE(cid, SFCMD_WRDI);
    return 0;
}

s32_t flash_unit_write(const u32_t cid, u32_t offset, u32_t leng, const void *buf) {
    SPI_CMD_SIMPLE(cid, SFCMD_WREN);
    spi_cmd(cid, SFCMD_PARA_WRITE, offset, leng, (void *)buf);
    SPI_CMD_SIMPLE(cid, SFCMD_WRDI);
    return 0;
}

s32_t flash_read(const u32_t cid, u32_t offset, const u32_t leng, void *buf) {
    spi_cmd(cid, SFCMD_PARA_READ, offset, leng, buf);
    return 0;
}

static u32_t sffunc_wren_wrdi_eqcmd(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    SFCSR = sfcsr_val;
    CHECK_CTRL_READY();
    SFDR = opcode;
    return 0;
}

static u32_t sffunc_rdid(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    SFCSR = sfcsr_val;
    CHECK_CTRL_READY();
    SFDR = opcode;
    CHECK_CTRL_READY();
    SFCSR = sfcsr_val | SFCSR_LEN(3);
    CHECK_CTRL_READY();
    return SFDR;
}

static u32_t sffunc_sfdp_cmd(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    SFCSR = sfcsr_val | SFCSR_LEN(1);
    CHECK_CTRL_READY();
    SFDR = opcode;
    CHECK_CTRL_READY();

    /* 3-Byte Address + 1-Byte Dummy*/
    SFCSR = sfcsr_val | SFCSR_LEN(4);
    CHECK_CTRL_READY();
    SFDR = data;
    CHECK_CTRL_READY();

    /* Read SFDP Data */
    SFCSR = sfcsr_val | SFCSR_LEN(1);
    CHECK_CTRL_READY();
    return SFDR;
}

static u32_t sffunc_en4b_ex4b(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    SFCSR = sfcsr_val | SFCSR_LEN(1);
    CHECK_CTRL_READY();
    SFDR = opcode;
    return 0;
}

static u32_t sffunc_rdevcr(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    /* command */
    SFCSR = sfcsr_val;
    CHECK_CTRL_READY();
    SFDR = opcode;
    /* data */
    CHECK_CTRL_READY();
    SFCSR = sfcsr_val | SFCSR_LEN(1);
    CHECK_CTRL_READY();
    return SFDR >> 24;
}

static u32_t sffunc_wrevcr(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    /* command */
    SFCSR = sfcsr_val;
    CHECK_CTRL_READY();
    SFDR = opcode;
    /* data */
    CHECK_CTRL_READY();
    SFCSR = sfcsr_val | SFCSR_LEN(1);
    CHECK_CTRL_READY();
    SFDR = data << 24;
    CHECK_WRITE_READY(cid);
    return 0;
}

static u32_t sffunc_wrsr(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    /* command */
    SFCSR = sfcsr_val;
    CHECK_CTRL_READY();
    SFDR = opcode;
    /* data */
    CHECK_CTRL_READY();
    SFCSR = sfcsr_val | SFCSR_LEN(para_flash_info.pm_status_len);
    CHECK_CTRL_READY();
    SFDR = data << sr_len_offset;
    CHECK_WRITE_READY(cid);
    return 0;
}

static u32_t sffunc_rdsr_rdsr2(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    /* command */
    SFCSR = sfcsr_val;
    CHECK_CTRL_READY();
    SFDR = opcode;
    /* data */
    CHECK_CTRL_READY();
    SFCSR = sfcsr_val | SFCSR_LEN(para_flash_info.pm_status_len);
    CHECK_CTRL_READY();
    return SFDR >> sr_len_offset;
}

static u32_t sffunc_rdbusy_dummy(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    return 0;
}

static u32_t sffunc_rdbusy_cmd(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    /* command */
    SFCSR = sfcsr_val;
    CHECK_CTRL_READY();
    SFDR = opcode;
    /* data */
    CHECK_CTRL_READY();
    SFCSR = sfcsr_val | SFCSR_LEN(para_flash_info.rdbusy_len);
    CHECK_CTRL_READY();
    return (SFDR >> rdbusy_len_offset);
}

static u32_t sffunc_erase(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    /* command */
    SFCSR = sfcsr_val;
    CHECK_CTRL_READY();
    SFDR = opcode;
    /* address */
    CHECK_CTRL_READY();
    SFCSR = sfcsr_val | SFCSR_LEN(para_flash_info.addr_mode);
    CHECK_CTRL_READY();
    SFDR = data << addr_modifier;
    CHECK_WRITE_READY(cid);
    return 0;
}

static u32_t sffunc_write(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    u32_t i;
    u8_t tmp[4];

    /* command */
    SFCSR = sfcsr_val | SFCSR_IOW(para_flash_info.wr_cmd_io);
    CHECK_CTRL_READY();
    SFDR = opcode;
    /* address */
    CHECK_CTRL_READY();
    SFCSR = sfcsr_val | SFCSR_LEN(para_flash_info.addr_mode) | SFCSR_IOW(para_flash_info.wr_addr_io);
    CHECK_CTRL_READY();
    SFDR = data << addr_modifier;
    /* data */
    CHECK_CTRL_READY();
    sfcsr_val |= SFCSR_IOW(para_flash_info.wr_data_io);

    /* Walk though dummy cycles */
    if (wr_dummy_byte > 0) {
        SFCSR = sfcsr_val;
        for (i=0; i<wr_dummy_byte; i++) {
            CHECK_CTRL_READY();
            SFDR = 0;
        }
    }

    while (wr_leng > 0) {
        CHECK_CTRL_READY();
        if (wr_leng < 4) {
            SFCSR = sfcsr_val | SFCSR_LEN(wr_leng);
            wr_leng = 0;
        } else {
            SFCSR = sfcsr_val | SFCSR_LEN(4);
            wr_leng -= 4;
        }
        /* The last few bytes may be garbage but won't be written
           to flash, since its length is explicitly given */
        tmp[0] = *((u8_t *)wr_buf++);
        tmp[1] = *((u8_t *)wr_buf++);
        tmp[2] = *((u8_t *)wr_buf++);
        tmp[3] = *((u8_t *)wr_buf++);
        CHECK_CTRL_READY();
        SFDR = *((u32_t *)tmp);
    }

    CHECK_WRITE_READY(cid);
    return 0;
}

static u32_t sffunc_read(u8_t cid, u32_t sfcsr_val, u32_t opcode, const u32_t data, u32_t wr_leng, void *wr_buf) {
    u32_t wr_bound, i;
    u8_t tmp[4];

    /* command */
    SFCSR = sfcsr_val | SFCSR_IOW(para_flash_info.prefer_rd_cmd_io);
    CHECK_CTRL_READY();
    SFDR = opcode;
    /* address */
    CHECK_CTRL_READY();
    SFCSR = sfcsr_val | SFCSR_LEN(para_flash_info.addr_mode) | SFCSR_IOW(para_flash_info.prefer_rd_addr_io);
    CHECK_CTRL_READY();
    SFDR = data << addr_modifier;
    /* data */
    CHECK_CTRL_READY();
    wr_bound = (u32_t)wr_buf + wr_leng;
    sfcsr_val |= SFCSR_IOW(para_flash_info.prefer_rd_data_io);

    /* Walk though dummy cycles */
    if (rd_dummy_byte > 0) {
        SFCSR = sfcsr_val;
        for (i=0; i<rd_dummy_byte; i++) {
            CHECK_CTRL_READY();
            SFDR = 0;
        }
    }

    if (wr_leng >= 4) {
        CHECK_CTRL_READY();
        SFCSR = sfcsr_val | SFCSR_LEN(4);
        while ((u32_t)wr_buf < (wr_bound & 0xFFFFFFFC)) {
            CHECK_CTRL_READY();
            *((u32_t *)tmp) = SFDR;
            *((u8_t *)wr_buf++) = tmp[0];
            *((u8_t *)wr_buf++) = tmp[1];
            *((u8_t *)wr_buf++) = tmp[2];
            *((u8_t *)wr_buf++) = tmp[3];
        }
    }

    CHECK_CTRL_READY();
    SFCSR = sfcsr_val;
    for (i=0; i<(wr_leng & 0x3); i++) {
        CHECK_CTRL_READY();
        *((u8_t *)wr_buf++) = SFDR >> 24;
    }
    return 0;
}
