{
  "design": {
    "design_info": {
      "boundary_crc": "0x7E08C1027E08C102",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../lab_7.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "xup_and2_0": "",
      "xup_inv_0": "",
      "xup_inv_1": "",
      "xup_or3_0": "",
      "xup_inv_2": "",
      "xup_and2_1": "",
      "xup_or2_0": "",
      "xup_or4_0": ""
    },
    "ports": {
      "D0": {
        "direction": "I"
      },
      "D1": {
        "direction": "I"
      },
      "D2": {
        "direction": "I"
      },
      "D3": {
        "direction": "I"
      },
      "A1": {
        "direction": "O"
      },
      "A0": {
        "direction": "O"
      },
      "V": {
        "direction": "O"
      }
    },
    "components": {
      "xup_and2_0": {
        "vlnv": "xilinx.com:XUP:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_0",
        "xci_path": "ip\\design_1_xup_and2_0_0\\design_1_xup_and2_0_0.xci",
        "inst_hier_path": "xup_and2_0"
      },
      "xup_inv_0": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_0_0",
        "xci_path": "ip\\design_1_xup_inv_0_0\\design_1_xup_inv_0_0.xci",
        "inst_hier_path": "xup_inv_0"
      },
      "xup_inv_1": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_0_1",
        "xci_path": "ip\\design_1_xup_inv_0_1\\design_1_xup_inv_0_1.xci",
        "inst_hier_path": "xup_inv_1"
      },
      "xup_or3_0": {
        "vlnv": "xilinx.com:XUP:xup_or3:1.0",
        "xci_name": "design_1_xup_or3_0_0",
        "xci_path": "ip\\design_1_xup_or3_0_0\\design_1_xup_or3_0_0.xci",
        "inst_hier_path": "xup_or3_0"
      },
      "xup_inv_2": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_2_0",
        "xci_path": "ip\\design_1_xup_inv_2_0\\design_1_xup_inv_2_0.xci",
        "inst_hier_path": "xup_inv_2"
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:XUP:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_1",
        "xci_path": "ip\\design_1_xup_and2_0_1\\design_1_xup_and2_0_1.xci",
        "inst_hier_path": "xup_and2_1"
      },
      "xup_or2_0": {
        "vlnv": "xilinx.com:XUP:xup_or2:1.0",
        "xci_name": "design_1_xup_or2_0_0",
        "xci_path": "ip\\design_1_xup_or2_0_0\\design_1_xup_or2_0_0.xci",
        "inst_hier_path": "xup_or2_0"
      },
      "xup_or4_0": {
        "vlnv": "xilinx.com:XUP:xup_or4:1.0",
        "xci_name": "design_1_xup_or4_0_0",
        "xci_path": "ip\\design_1_xup_or4_0_0\\design_1_xup_or4_0_0.xci",
        "inst_hier_path": "xup_or4_0"
      }
    },
    "nets": {
      "D0_1": {
        "ports": [
          "D0",
          "xup_inv_0/a",
          "xup_or4_0/a"
        ]
      },
      "D1_1": {
        "ports": [
          "D1",
          "xup_inv_1/a",
          "xup_and2_1/b",
          "xup_or4_0/b"
        ]
      },
      "D2_1": {
        "ports": [
          "D2",
          "xup_or3_0/b",
          "xup_inv_2/a",
          "xup_or4_0/c"
        ]
      },
      "D3_1": {
        "ports": [
          "D3",
          "xup_or3_0/c",
          "xup_or2_0/b",
          "xup_or4_0/d"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or3_0/a"
        ]
      },
      "xup_and2_1_y": {
        "ports": [
          "xup_and2_1/y",
          "xup_or2_0/a"
        ]
      },
      "xup_inv_0_y": {
        "ports": [
          "xup_inv_0/y",
          "xup_and2_0/a"
        ]
      },
      "xup_inv_1_y": {
        "ports": [
          "xup_inv_1/y",
          "xup_and2_0/b"
        ]
      },
      "xup_inv_2_y": {
        "ports": [
          "xup_inv_2/y",
          "xup_and2_1/a"
        ]
      },
      "xup_or2_0_y": {
        "ports": [
          "xup_or2_0/y",
          "A0"
        ]
      },
      "xup_or3_0_y": {
        "ports": [
          "xup_or3_0/y",
          "A1"
        ]
      },
      "xup_or4_0_y": {
        "ports": [
          "xup_or4_0/y",
          "V"
        ]
      }
    }
  }
}