Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 33d068aaaee54d60ae9579b3fa223a7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_behav xil_defaultlib.Main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.E_Flag
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Control_Source
Compiling module xil_defaultlib.Common_Bus
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_behav
