Questa Intel FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
Start time: 20:51:41 on Apr 24,2024
vlog -sv -lint -suppress 13314,2643 ./testing/top_tb.sv 
-- Compiling package top_tb_sv_unit
-- Compiling module lfsr_8bit
-- Compiling module sram_64x48_1rw_wsize24
-- Compiling module sram_64x128_1rw_wsize8
-- Compiling module sram_64x128_1rw_wsize64
-- Compiling module cache
-- Compiling module inv
-- Compiling module and8
-- Compiling module and16
-- Compiling module and32
-- Compiling module and_
-- Compiling module unsigned_cmp_
-- Compiling module dec_
-- Compiling module or_
-- Compiling module mux_
-- Compiling module dff_we
-- Compiling module reg_
-- Compiling module adder
-- Compiling module up_counter
-- Compiling module fifo
-- Compiling module sign_extend
-- Compiling module predicted_NPC
-- Compiling module ifu
-- Compiling module onehot_mux_
-- Compiling module ff1
-- Compiling module regfile
-- Compiling module regfile_golden
-- Compiling module fifo_ram
-- Compiling module fifo_ram_golden
-- Compiling module rob_simple
-- Compiling module decode
-- Compiling module dispatch_simple
-- Compiling module up_down_counter
-- Compiling module extend_first1
-- Compiling module shift_queue
-- Compiling module integer_issue
-- Compiling module signed_cmp_
-- Compiling module bitwise_and
-- Compiling module bitwise_or
-- Compiling module xor_
-- Compiling module bitwise_xor
-- Compiling module integer_execute
-- Compiling module lsq_simple
-- Compiling module load_store_simple
-- Compiling module core
-- Compiling module mem_ctrl
-- Compiling module main_mem
-- Compiling module top
-- Compiling module top_tb

Top level modules:
	dff_we
	sign_extend
	regfile
	fifo_ram
	top_tb
End time: 20:51:41 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Warnings: 15
Reading pref.tcl

# 2021.3

# vsim -c -L stdcells -sv_seed 1 -do "run -all; quit" top_tb 
# Start time: 20:51:43 on Apr 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel FPGA Edition-64
# //  Version 2021.3 linux_x86_64 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top_tb_sv_unit(fast)
# Loading work.top_tb(fast)
# Loading stdcells.OR3_X1(fast)
# Loading stdcells.INV_X1(fast)
# Loading stdcells.AND3_X1(fast)
# Loading stdcells.FA_X1(fast)
# Loading stdcells.AND2_X1(fast)
# Loading stdcells.OR2_X1(fast)
# Loading stdcells.AND2_X1(fast__1)
# Loading work.mux_(fast__2)
# Loading work.mux_(fast__3)
# Loading stdcells.AND2_X1(fast__2)
# Loading stdcells.OR2_X1(fast__1)
# Loading work.fifo(fast)
# Loading stdcells.AND4_X1(fast)
# Loading work.regfile_golden(fast)
# Loading work.regfile_golden(fast__1)
# Loading work.fifo_ram_golden(fast)
# Loading work.shift_queue(fast)
# Loading work.load_store_simple(fast)
# Loading work.lsq_simple(fast)
# run -all
# STARTING TESTBENCH time:      0
# ------| Cycle start: 0 |--------------------------------------------
# 
# STARTING TEST SET BEFORE FUNCTION 0
# STARTING TEST SET 0 time:      0
# Filling main_mem with instructions:
#   0 retire: x (dst_v: x (alu_brcast_v: x  (iss_v: x)) is_exec: x not_br_mispred: x)retire_id: x retire_data: 0xxxxxxxxx rob_ent_data: 0xxxxxxxxx (exec_v: x alu_br_v: x alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0xxxxxxxxx is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0xxxxxxxxx)
#         ififo_dispatch_data.instr: 0xxxxxxxxx
#         rs1_retired: x
#         arf_reg_data_src1: 0xxxxxxxxx
#         disp_ready: x disp_valid: x
#         disp_data: '{src1_valid:x, src1_rob_id:x, src1_ready:x, src1_data:x, src2_valid:x, src2_rob_id:x, src2_ready:x, src2_data:x, dst_valid:x, instr_rob_id:x, imm:x, pc:x, funct3:x, is_r_type:x, is_i_type:x, is_u_type:x, is_b_type:x, is_j_type:x, is_sub:x, is_sra_srai:x, is_lui:x, is_jalr:x, br_dir_pred:x, br_target_pred:x}
#         integer_issue.entries_ready: xxxxxxxx
#         integer_issue.scheduled_entry_idx_onehot: xxxxxxxx
#         integer_issue.ld_broadcast_rob_id: xxxx
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: xxxx
#         integer_issue.entries[0].src1_rob_id: xxxx
#         entries_src1_iiq_wakeup_ok: xxxxxxxx
#         entries_src1_alu_capture_ok: xxxxxxxx
#         entries_src1_ld_capture_ok: xxxxxxxx
#         integer_issue.entries_wr_en: xxxxxxxx
#         integer_issue.entries[1]: '{src1_valid:x, src1_rob_id:x, src1_ready:x, src1_data:x, src2_valid:x, src2_rob_id:x, src2_ready:x, src2_data:x, dst_valid:x, instr_rob_id:x, imm:x, pc:x, funct3:x, is_r_type:x, is_i_type:x, is_u_type:x, is_b_type:x, is_j_type:x, is_sub:x, is_sra_srai:x, is_lui:x, is_jalr:x, br_dir_pred:x, br_target_pred:x}
#         integer_issue.entries[0]: '{src1_valid:x, src1_rob_id:x, src1_ready:x, src1_data:x, src2_valid:x, src2_rob_id:x, src2_ready:x, src2_data:x, dst_valid:x, instr_rob_id:x, imm:x, pc:x, funct3:x, is_r_type:x, is_i_type:x, is_u_type:x, is_b_type:x, is_j_type:x, is_sub:x, is_sra_srai:x, is_lui:x, is_jalr:x, br_dir_pred:x, br_target_pred:x}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:x, src1_data:x, src2_data:x, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:x, dst_arf_id:x, pc_npc:x, br_mispred:x, reg_ready:x, is_executed:x, reg_data:x}
# 
#         lsq_entries[0]: '{ld_st:x, base_addr_rob_id:x, base_addr_ready:x, base_addr:x, imm:x, st_data_rob_id:x, st_data_ready:x, st_data:x, instr_rob_id:x, width:BYTE, ld_sign:x}
#         lsu.enq_ctr: xxxx
#         lsu.deq_ctr: xxxx
# 
#         lsu.actual_base_addr: xxxxxxxx
# 
#         lsu.dcache.pipeline_req_valid: x
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: xxxxxxxx
#         lsu.dcache.pipeline_req_wr_data: xxxxxxxx
# 
#         lsu.dcache.mem_ctrl_req_valid: x
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         x
#         lsu.dcache.mem_ctrl_req_block_data: xxxxxxxxxxxxxxxx
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:x, req_type:READ, cache_type:ICACHE, addr:x, data:x}, '{valid:x, req_type:READ, cache_type:ICACHE, addr:x, data:x}, '{valid:x, req_type:READ, cache_type:ICACHE, addr:x, data:x}, '{valid:x, req_type:READ, cache_type:ICACHE, addr:x, data:x}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
# INIT HAPPENING AT TIME     1
#      0 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#      0 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   1 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
# *****| AT     5ns NEGEDGE |*****
# 
# ------| Cycle start:    1 |--------------------------------------------
# 
# *****| AT    10ns POSEDGE |*****
#     10 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#     10 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#  
# *****| AT    15ns NEGEDGE |*****
# 
# ------| Cycle start:    2 |--------------------------------------------
# 
# *****| AT    20ns POSEDGE |*****
#  20 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     20 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#     20 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#  
# *****| AT    25ns NEGEDGE |*****
# 
# ------| Cycle start:    3 |--------------------------------------------
# 
# *****| AT    30ns POSEDGE |*****
#  30 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     30 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#     30 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#  
# *****| AT    35ns NEGEDGE |*****
# 
# ------| Cycle start:    4 |--------------------------------------------
# 
# *****| AT    40ns POSEDGE |*****
#  40 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     40 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#     40 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#  
# *****| AT    45ns NEGEDGE |*****
# 
# ------| Cycle start:    5 |--------------------------------------------
# 
# *****| AT    50ns POSEDGE |*****
#  50 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     50 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#     50 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#  
# *****| AT    55ns NEGEDGE |*****
# 
# ------| Cycle start:    6 |--------------------------------------------
# 
# *****| AT    60ns POSEDGE |*****
#  60 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     60 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#     60 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#  
# *****| AT    65ns NEGEDGE |*****
# 
# ------| Cycle start:    7 |--------------------------------------------
# 
# *****| AT    70ns POSEDGE |*****
#  70 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 1 mem_ctrl_resp_block_data: 00000000100000010010111000100011xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#     70 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#     70 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#  
# *****| AT    75ns NEGEDGE |*****
# 
# ------| Cycle start:    8 |--------------------------------------------
# 
# *****| AT    80ns POSEDGE |*****
#  80 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     80 Writing top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 din0=00812e23xxxxxxxx00812e23xxxxxxxx wmask0=01
#     80 Writing top_tb._top._core._ifu.icache.tag_array addr0=110001 din0: (way1_v:1, way1_tag:00000000000000010000000, way0_v:1, way0_tag:00000000000000010000000  wmask0=01)
#  
# *****| AT    85ns NEGEDGE |*****
# 
# ------| Cycle start:    9 |--------------------------------------------
# 
# *****| AT    90ns POSEDGE |*****
#     90 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:1, way0_tag:00000000000000010000000)
#     90 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=000000000000000000812e23xxxxxxxx
#  
# *****| AT    95ns NEGEDGE |*****
# 
# ------| Cycle start:   10 |--------------------------------------------
# 
# *****| AT   100ns POSEDGE |*****
# 100 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00812e23
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00010188
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:1, src1_rob_id:0, src1_ready:1, src1_data:65928, src2_valid:1, src2_rob_id:0, src2_ready:1, src2_data:65928, dst_valid:0, instr_rob_id:0, imm:28, pc:65932, funct3:2, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:65936}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    100 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
#    100 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
# DISPATCH: IFIFO DISPATCH DATA 0x204b88c0004063000010190
# DISPATCH: IFIFO DISPATCH READY 1
# DISPATCH: Ready ins: (ififo_dis_v: 1 rob_v: 1 (enq_ctr: 000000 deq_ctr: 000000) iiq_ok: 1 lsq_ok: 1)
# DISPATCH: IIQ DISP V: 0
# DECODE INSTR: 00812e23
# DISPATCH: IIQ DISP ENTRY:
#  
# src1_valid: 1
# src1_rob_id: 0
# src1_ready: 1
# src1_data:      65928
# src2_valid: 1
# src2_rob_id: 0
# src2_ready: 1
# src2_data:      65928
# dst_valid: 0
# instr_rob_id: 0
# imm:         28
# pc: 0001018c
# funct3: 010
# is_r_type: 0
# is_i_type: 0
# is_u_type: 0
# is_b_type: 0
# is_j_type: 0
# is_sub: 0
# is_sra_srai: 0
# is_lui: 0
# is_jalr: 0
# br_dir_pred: 0
# br_target_pred: 00010190
#  
# 110 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    110 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#    110 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
# 120 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 1
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 1
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    120 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
#    120 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  120 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    120 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
# 130 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    130 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  130 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    130 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#    130 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
# 140 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    140 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
#    140 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  140 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    140 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
# 150 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    150 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  150 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    150 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#    150 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
# 160 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 1 mem_ctrl_resp_block_data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#    160 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
#    160 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  160 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    160 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
# 170 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:DCACHE, addr:8244, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    170 Writing top_tb._top._core._ifu.icache.tag_array addr0=110010 din0: (way1_v:1, way1_tag:00000000000000010000000, way0_v:1, way0_tag:00000000000000010000000  wmask0=01)
#                  170 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    170 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#    170 Writing top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 din0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx wmask0=01
# 180 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    180 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=0000000000000000xxxxxxxxxxxxxxxx
#    180 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  180 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    180 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:1, way0_tag:00000000000000010000000)
# 190 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0xxxxxxxxx
#         rs1_retired: x
#         arf_reg_data_src1: 0xxxxxxxxx
#         disp_ready: 1 disp_valid: x
#         disp_data: '{src1_valid:x, src1_rob_id:x, src1_ready:x, src1_data:x, src2_valid:x, src2_rob_id:x, src2_ready:x, src2_data:x, dst_valid:x, instr_rob_id:1, imm:x, pc:65936, funct3:x, is_r_type:x, is_i_type:x, is_u_type:x, is_b_type:x, is_j_type:x, is_sub:x, is_sra_srai:x, is_lui:x, is_jalr:x, br_dir_pred:x, br_target_pred:X}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    190 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#                  190 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=110100 din0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx wmask0=xxxx
#    190 Writing top_tb._top._core.lsu.dcache.tag_array addr0=110100 din0: (way1_v:1, way1_tag:00000000000000010000000, way0_v:1, way0_tag:00000000000000010000000  wmask0=01)
#    190 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 200 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    200 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    200 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:1, way0_tag:00000000000000010000000)
#                  200 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    200 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
# 205 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: WRITE
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
# 210 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 1
#         lsu.dcache.mem_ctrl_req_type: WRITE
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 1
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    210 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#                  210 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxfx
#    210 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:1, way0_tag:00000000000000010000000)
#    210 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 220 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    220 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    220 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
# 230 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    230 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    230 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 240 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    240 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    240 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
# 250 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    250 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    250 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 260 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8244, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    260 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    260 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
# 270 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    270 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    270 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    280 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    280 Writing top_tb._top._core.lsu.dcache.tag_array addr0=000000 din0: (way1_v:1, way1_tag:00000000000000000000000, way0_v:1, way0_tag:00000000000000000000000  wmask0=10)
#                  280 Writing top_tb._top._core.lsu.dcache.genblk1.dcache_data_array addr0=000000 din0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx wmask0=xxxx
#    280 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    290 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    290 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    300 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    300 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    310 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    310 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    320 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    320 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    330 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    330 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    340 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    340 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    350 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    350 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    360 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    360 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    370 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    370 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ALL 0 DIRECTED TESTS PASSED
# ARF OUT AT CYCLE    10 AT TIME   381===================
# ARF[0]: 0x00000000
# ARF[1]: 0x00000000
# ARF[2]: 0x00010188
# ARF[3]: 0x00000000
# ARF[4]: 0x00000000
# ARF[5]: 0x00000000
# ARF[6]: 0x00000000
# ARF[7]: 0x00000000
# ARF[8]: 0x00010188
# ARF[9]: 0x00000000
# ARF[10]: 0x00000000
# ARF[11]: 0x00000000
# ARF[12]: 0x00000000
# ARF[13]: 0x00000000
# ARF[14]: 0x00000000
# ARF[15]: 0x00000000
# ARF[16]: 0x00000000
# ARF[17]: 0x00000000
# ARF[18]: 0x00000000
# ARF[19]: 0x00000000
# ARF[20]: 0x00000000
# ARF[21]: 0x00000000
# ARF[22]: 0x00000000
# ARF[23]: 0x00000000
# ARF[24]: 0x00000000
# ARF[25]: 0x00000000
# ARF[26]: 0x00000000
# ARF[27]: 0x00000000
# ARF[28]: 0x00000000
# ARF[29]: 0x00000000
# ARF[30]: 0x00000000
# ARF[31]: 0x00000000
# END ARF OUT =======================================
#  
# MAIN MEM OUT AT CYCLE    10 AT TIME   381===================
# MAIN_MEM[0x203400000004]: 0x00000000
# END MAIN MEM OUT =======================================
#  
# ** Note: $finish    : ./testing/top_tb.sv(548)
#    Time: 381 ns  Iteration: 0  Instance: /top_tb
# End time: 20:51:46 on Apr 24,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0, Suppressed Warnings: 9
Questa Intel FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
Start time: 21:13:41 on Apr 24,2024
vlog -sv -lint -suppress 13314,2643 ./testing/top_tb.sv 
-- Compiling package top_tb_sv_unit
-- Compiling module lfsr_8bit
-- Compiling module sram_64x48_1rw_wsize24
-- Compiling module sram_64x128_1rw_wsize8
-- Compiling module sram_64x128_1rw_wsize64
-- Compiling module cache
-- Compiling module inv
-- Compiling module and8
-- Compiling module and16
-- Compiling module and32
-- Compiling module and_
-- Compiling module unsigned_cmp_
-- Compiling module dec_
-- Compiling module or_
-- Compiling module mux_
-- Compiling module dff_we
-- Compiling module reg_
-- Compiling module adder
-- Compiling module up_counter
-- Compiling module fifo
-- Compiling module sign_extend
-- Compiling module predicted_NPC
-- Compiling module ifu
-- Compiling module onehot_mux_
-- Compiling module ff1
-- Compiling module regfile
-- Compiling module regfile_golden
-- Compiling module fifo_ram
-- Compiling module fifo_ram_golden
-- Compiling module rob_simple
-- Compiling module decode
-- Compiling module dispatch_simple
-- Compiling module up_down_counter
-- Compiling module extend_first1
-- Compiling module shift_queue
-- Compiling module integer_issue
-- Compiling module signed_cmp_
-- Compiling module bitwise_and
-- Compiling module bitwise_or
-- Compiling module xor_
-- Compiling module bitwise_xor
-- Compiling module integer_execute
-- Compiling module lsq_simple
-- Compiling module load_store_simple
-- Compiling module core
-- Compiling module mem_ctrl
-- Compiling module main_mem
-- Compiling module top
-- Compiling module top_tb

Top level modules:
	dff_we
	sign_extend
	regfile
	fifo_ram
	top_tb
End time: 21:13:41 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Warnings: 15
Reading pref.tcl

# 2021.3

# vsim -c -L stdcells -sv_seed 1 -do "run -all; quit" top_tb 
# Start time: 21:13:42 on Apr 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): ./testing/top_tb.sv(703): (vopt-7063) Failed to find 'csb0_reg' in hierarchical name '_top._core.lsu.dcache.dcache_data_array.csb0_reg'.
#         Region: top_tb
# ** Error (suppressible): ./testing/top_tb.sv(704): (vopt-7063) Failed to find 'web0_reg' in hierarchical name '_top._core.lsu.dcache.dcache_data_array.web0_reg'.
#         Region: top_tb
# ** Error (suppressible): ./testing/top_tb.sv(705): (vopt-7063) Failed to find 'wmask_reg' in hierarchical name '_top._core.lsu.dcache.dcache_data_array.wmask_reg'.
#         Region: top_tb
# ** Error (suppressible): ./testing/top_tb.sv(706): (vopt-7063) Failed to find 'addr_reg' in hierarchical name '_top._core.lsu.dcache.dcache_data_array.addr_reg'.
#         Region: top_tb
# ** Error (suppressible): ./testing/top_tb.sv(707): (vopt-7063) Failed to find 'din_reg' in hierarchical name '_top._core.lsu.dcache.dcache_data_array.din_reg'.
#         Region: top_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=0.
# Error loading design
# End time: 21:13:43 on Apr 24,2024, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
Questa Intel FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
Start time: 21:14:30 on Apr 24,2024
vlog -sv -lint -suppress 13314,2643 ./testing/top_tb.sv 
-- Compiling package top_tb_sv_unit
-- Compiling module lfsr_8bit
-- Compiling module sram_64x48_1rw_wsize24
-- Compiling module sram_64x128_1rw_wsize8
-- Compiling module sram_64x128_1rw_wsize64
-- Compiling module cache
-- Compiling module inv
-- Compiling module and8
-- Compiling module and16
-- Compiling module and32
-- Compiling module and_
-- Compiling module unsigned_cmp_
-- Compiling module dec_
-- Compiling module or_
-- Compiling module mux_
-- Compiling module dff_we
-- Compiling module reg_
-- Compiling module adder
-- Compiling module up_counter
-- Compiling module fifo
-- Compiling module sign_extend
-- Compiling module predicted_NPC
-- Compiling module ifu
-- Compiling module onehot_mux_
-- Compiling module ff1
-- Compiling module regfile
-- Compiling module regfile_golden
-- Compiling module fifo_ram
-- Compiling module fifo_ram_golden
-- Compiling module rob_simple
-- Compiling module decode
-- Compiling module dispatch_simple
-- Compiling module up_down_counter
-- Compiling module extend_first1
-- Compiling module shift_queue
-- Compiling module integer_issue
-- Compiling module signed_cmp_
-- Compiling module bitwise_and
-- Compiling module bitwise_or
-- Compiling module xor_
-- Compiling module bitwise_xor
-- Compiling module integer_execute
-- Compiling module lsq_simple
-- Compiling module load_store_simple
-- Compiling module core
-- Compiling module mem_ctrl
-- Compiling module main_mem
-- Compiling module top
-- Compiling module top_tb

Top level modules:
	dff_we
	sign_extend
	regfile
	fifo_ram
	top_tb
End time: 21:14:31 on Apr 24,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0, Suppressed Warnings: 15
Reading pref.tcl

# 2021.3

# vsim -c -L stdcells -sv_seed 1 -do "run -all; quit" top_tb 
# Start time: 21:14:32 on Apr 24,2024
# Break key hit
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): ./testing/top_tb.sv(705): (vopt-7063) Failed to find 'wmask_reg' in hierarchical name '_top._core.lsu.dcache.dcache_data_array.dcache_data_array.wmask_reg'.
#         Region: top_tb
# ** Error (suppressible): ./testing/top_tb.sv(706): (vopt-7063) Failed to find 'addr_reg' in hierarchical name '_top._core.lsu.dcache.dcache_data_array.dcache_data_array.addr_reg'.
#         Region: top_tb
# ** Error (suppressible): ./testing/top_tb.sv(707): (vopt-7063) Failed to find 'din_reg' in hierarchical name '_top._core.lsu.dcache.dcache_data_array.dcache_data_array.din_reg'.
#         Region: top_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 21:14:32 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
Questa Intel FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
Start time: 21:15:12 on Apr 24,2024
vlog -sv -lint -suppress 13314,2643 ./testing/top_tb.sv 
-- Compiling package top_tb_sv_unit
-- Compiling module lfsr_8bit
-- Compiling module sram_64x48_1rw_wsize24
-- Compiling module sram_64x128_1rw_wsize8
-- Compiling module sram_64x128_1rw_wsize64
-- Compiling module cache
-- Compiling module inv
-- Compiling module and8
-- Compiling module and16
-- Compiling module and32
-- Compiling module and_
-- Compiling module unsigned_cmp_
-- Compiling module dec_
-- Compiling module or_
-- Compiling module mux_
-- Compiling module dff_we
-- Compiling module reg_
-- Compiling module adder
-- Compiling module up_counter
-- Compiling module fifo
-- Compiling module sign_extend
-- Compiling module predicted_NPC
-- Compiling module ifu
-- Compiling module onehot_mux_
-- Compiling module ff1
-- Compiling module regfile
-- Compiling module regfile_golden
-- Compiling module fifo_ram
-- Compiling module fifo_ram_golden
-- Compiling module rob_simple
-- Compiling module decode
-- Compiling module dispatch_simple
-- Compiling module up_down_counter
-- Compiling module extend_first1
-- Compiling module shift_queue
-- Compiling module integer_issue
-- Compiling module signed_cmp_
-- Compiling module bitwise_and
-- Compiling module bitwise_or
-- Compiling module xor_
-- Compiling module bitwise_xor
-- Compiling module integer_execute
-- Compiling module lsq_simple
-- Compiling module load_store_simple
-- Compiling module core
-- Compiling module mem_ctrl
-- Compiling module main_mem
-- Compiling module top
-- Compiling module top_tb

Top level modules:
	dff_we
	sign_extend
	regfile
	fifo_ram
	top_tb
End time: 21:15:12 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Warnings: 15
Reading pref.tcl

# 2021.3

# vsim -c -L stdcells -sv_seed 1 -do "run -all; quit" top_tb 
# Start time: 21:15:14 on Apr 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel FPGA Edition-64
# //  Version 2021.3 linux_x86_64 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top_tb_sv_unit(fast)
# Loading work.top_tb(fast)
# Loading stdcells.OR3_X1(fast)
# Loading stdcells.INV_X1(fast)
# Loading stdcells.AND3_X1(fast)
# Loading stdcells.FA_X1(fast)
# Loading stdcells.AND2_X1(fast)
# Loading stdcells.OR2_X1(fast)
# Loading stdcells.AND2_X1(fast__1)
# Loading work.mux_(fast__2)
# Loading work.mux_(fast__3)
# Loading stdcells.AND2_X1(fast__2)
# Loading stdcells.OR2_X1(fast__1)
# Loading work.fifo(fast)
# Loading stdcells.AND4_X1(fast)
# Loading work.regfile_golden(fast)
# Loading work.regfile_golden(fast__1)
# Loading work.fifo_ram_golden(fast)
# Loading work.shift_queue(fast)
# Loading work.load_store_simple(fast)
# Loading work.lsq_simple(fast)
# run -all
# STARTING TESTBENCH time:      0
# ------| Cycle start: 0 |--------------------------------------------
# 
# STARTING TEST SET BEFORE FUNCTION 0
# STARTING TEST SET 0 time:      0
# Filling main_mem with instructions:
#   0 retire: x (dst_v: x (alu_brcast_v: x  (iss_v: x)) is_exec: x not_br_mispred: x)retire_id: x retire_data: 0xxxxxxxxx rob_ent_data: 0xxxxxxxxx (exec_v: x alu_br_v: x alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0xxxxxxxxx is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0xxxxxxxxx)
#         ififo_dispatch_data.instr: 0xxxxxxxxx
#         rs1_retired: x
#         arf_reg_data_src1: 0xxxxxxxxx
#         disp_ready: x disp_valid: x
#         disp_data: '{src1_valid:x, src1_rob_id:x, src1_ready:x, src1_data:x, src2_valid:x, src2_rob_id:x, src2_ready:x, src2_data:x, dst_valid:x, instr_rob_id:x, imm:x, pc:x, funct3:x, is_r_type:x, is_i_type:x, is_u_type:x, is_b_type:x, is_j_type:x, is_sub:x, is_sra_srai:x, is_lui:x, is_jalr:x, br_dir_pred:x, br_target_pred:x}
#         integer_issue.entries_ready: xxxxxxxx
#         integer_issue.scheduled_entry_idx_onehot: xxxxxxxx
#         integer_issue.ld_broadcast_rob_id: xxxx
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: xxxx
#         integer_issue.entries[0].src1_rob_id: xxxx
#         entries_src1_iiq_wakeup_ok: xxxxxxxx
#         entries_src1_alu_capture_ok: xxxxxxxx
#         entries_src1_ld_capture_ok: xxxxxxxx
#         integer_issue.entries_wr_en: xxxxxxxx
#         integer_issue.entries[1]: '{src1_valid:x, src1_rob_id:x, src1_ready:x, src1_data:x, src2_valid:x, src2_rob_id:x, src2_ready:x, src2_data:x, dst_valid:x, instr_rob_id:x, imm:x, pc:x, funct3:x, is_r_type:x, is_i_type:x, is_u_type:x, is_b_type:x, is_j_type:x, is_sub:x, is_sra_srai:x, is_lui:x, is_jalr:x, br_dir_pred:x, br_target_pred:x}
#         integer_issue.entries[0]: '{src1_valid:x, src1_rob_id:x, src1_ready:x, src1_data:x, src2_valid:x, src2_rob_id:x, src2_ready:x, src2_data:x, dst_valid:x, instr_rob_id:x, imm:x, pc:x, funct3:x, is_r_type:x, is_i_type:x, is_u_type:x, is_b_type:x, is_j_type:x, is_sub:x, is_sra_srai:x, is_lui:x, is_jalr:x, br_dir_pred:x, br_target_pred:x}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:x, src1_data:x, src2_data:x, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:x, dst_arf_id:x, pc_npc:x, br_mispred:x, reg_ready:x, is_executed:x, reg_data:x}
# 
#         lsq_entries[0]: '{ld_st:x, base_addr_rob_id:x, base_addr_ready:x, base_addr:x, imm:x, st_data_rob_id:x, st_data_ready:x, st_data:x, instr_rob_id:x, width:BYTE, ld_sign:x}
#         lsu.enq_ctr: xxxx
#         lsu.deq_ctr: xxxx
# 
#         lsu.actual_base_addr: xxxxxxxx
# 
#         lsu.dcache.pipeline_req_valid: x
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: xxxxxxxx
#         lsu.dcache.pipeline_req_wr_data: xxxxxxxx
# 
#         lsu.dcache.dcache_data_array.csb0_reg: x
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: xx
#         lsu.dcache.dcache_data_array.din_reg: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#         lsu.dcache.mem_ctrl_req_valid: x
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         x
#         lsu.dcache.mem_ctrl_req_block_data: xxxxxxxxxxxxxxxx
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:x, req_type:READ, cache_type:ICACHE, addr:x, data:x}, '{valid:x, req_type:READ, cache_type:ICACHE, addr:x, data:x}, '{valid:x, req_type:READ, cache_type:ICACHE, addr:x, data:x}, '{valid:x, req_type:READ, cache_type:ICACHE, addr:x, data:x}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
# INIT HAPPENING AT TIME     1
#      0 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#      0 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   1 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: 0000000000000001
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
# *****| AT     5ns NEGEDGE |*****
# 
# ------| Cycle start:    1 |--------------------------------------------
# 
# *****| AT    10ns POSEDGE |*****
#  10 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     10 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#     10 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#  
# *****| AT    15ns NEGEDGE |*****
# 
# ------| Cycle start:    2 |--------------------------------------------
# 
# *****| AT    20ns POSEDGE |*****
#  20 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     20 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#     20 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#  
# *****| AT    25ns NEGEDGE |*****
# 
# ------| Cycle start:    3 |--------------------------------------------
# 
# *****| AT    30ns POSEDGE |*****
#  30 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     30 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#     30 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#  
# *****| AT    35ns NEGEDGE |*****
# 
# ------| Cycle start:    4 |--------------------------------------------
# 
# *****| AT    40ns POSEDGE |*****
#  40 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     40 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#     40 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#  
# *****| AT    45ns NEGEDGE |*****
# 
# ------| Cycle start:    5 |--------------------------------------------
# 
# *****| AT    50ns POSEDGE |*****
#  50 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     50 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#     50 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#  
# *****| AT    55ns NEGEDGE |*****
# 
# ------| Cycle start:    6 |--------------------------------------------
# 
# *****| AT    60ns POSEDGE |*****
#  60 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8241, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     60 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#     60 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#  
# *****| AT    65ns NEGEDGE |*****
# 
# ------| Cycle start:    7 |--------------------------------------------
# 
# *****| AT    70ns POSEDGE |*****
#  70 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 1 mem_ctrl_resp_block_data: 00000000100000010010111000100011xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#     70 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#     70 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=00000000000000000000000000000000
#  
# *****| AT    75ns NEGEDGE |*****
# 
# ------| Cycle start:    8 |--------------------------------------------
# 
# *****| AT    80ns POSEDGE |*****
#  80 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#     80 Writing top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 din0=00812e23xxxxxxxx00812e23xxxxxxxx wmask0=01
#     80 Writing top_tb._top._core._ifu.icache.tag_array addr0=110001 din0: (way1_v:1, way1_tag:00000000000000010000000, way0_v:1, way0_tag:00000000000000010000000  wmask0=01)
#  
# *****| AT    85ns NEGEDGE |*****
# 
# ------| Cycle start:    9 |--------------------------------------------
# 
# *****| AT    90ns POSEDGE |*****
#     90 Reading top_tb._top._core._ifu.icache.tag_array addr0=110001 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:1, way0_tag:00000000000000010000000)
#     90 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110001 dout0=000000000000000000812e23xxxxxxxx
#  
# *****| AT    95ns NEGEDGE |*****
# 
# ------| Cycle start:   10 |--------------------------------------------
# 
# *****| AT   100ns POSEDGE |*****
# 100 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 0 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00812e23
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00010188
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:1, src1_rob_id:0, src1_ready:1, src1_data:65928, src2_valid:1, src2_rob_id:0, src2_ready:1, src2_data:65928, dst_valid:0, instr_rob_id:0, imm:28, pc:65932, funct3:2, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:65936}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:0, pc_npc:0, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:0, base_addr_rob_id:0, base_addr_ready:0, base_addr:0, imm:0, st_data_rob_id:0, st_data_ready:0, st_data:0, instr_rob_id:0, width:BYTE, ld_sign:0}
#         lsu.enq_ctr: 0000
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    100 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
#    100 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
# DISPATCH: IFIFO DISPATCH DATA 0x204b88c0004063000010190
# DISPATCH: IFIFO DISPATCH READY 1
# DISPATCH: Ready ins: (ififo_dis_v: 1 rob_v: 1 (enq_ctr: 000000 deq_ctr: 000000) iiq_ok: 1 lsq_ok: 1)
# DISPATCH: IIQ DISP V: 0
# DECODE INSTR: 00812e23
# DISPATCH: IIQ DISP ENTRY:
#  
# src1_valid: 1
# src1_rob_id: 0
# src1_ready: 1
# src1_data:      65928
# src2_valid: 1
# src2_rob_id: 0
# src2_ready: 1
# src2_data:      65928
# dst_valid: 0
# instr_rob_id: 0
# imm:         28
# pc: 0001018c
# funct3: 010
# is_r_type: 0
# is_i_type: 0
# is_u_type: 0
# is_b_type: 0
# is_j_type: 0
# is_sub: 0
# is_sra_srai: 0
# is_lui: 0
# is_jalr: 0
# br_dir_pred: 0
# br_target_pred: 00010190
#  
# 110 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    110 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#    110 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
# 120 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: 00010188000101880001018800010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 1
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 1
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    120 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
#    120 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  120 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    120 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
# 130 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: 00010188000101880001018800010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:1, req_type:READ, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    130 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  130 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    130 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#    130 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
# 140 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: 00010188000101880001018800010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    140 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
#    140 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  140 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    140 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
# 150 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: 00010188000101880001018800010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:ICACHE, addr:8242, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    150 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  150 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    150 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#    150 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
# 160 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: 00010188000101880001018800010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 1 mem_ctrl_resp_block_data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#    160 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=00000000000000000000000000000000
#    160 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  160 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    160 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
# 170 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: 00010188000101880001018800010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:READ, cache_type:DCACHE, addr:8244, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    170 Writing top_tb._top._core._ifu.icache.tag_array addr0=110010 din0: (way1_v:1, way1_tag:00000000000000010000000, way0_v:1, way0_tag:00000000000000010000000  wmask0=01)
#                  170 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    170 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#    170 Writing top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 din0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx wmask0=01
# 180 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:1, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: 00010188000101880001018800010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    180 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=110010 dout0=0000000000000000xxxxxxxxxxxxxxxx
#    180 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:0, way0_tag:00000000000000000000000)
#                  180 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    180 Reading top_tb._top._core._ifu.icache.tag_array addr0=110010 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:1, way0_tag:00000000000000010000000)
# 190 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0xxxxxxxxx
#         rs1_retired: x
#         arf_reg_data_src1: 0xxxxxxxxx
#         disp_ready: 1 disp_valid: x
#         disp_data: '{src1_valid:x, src1_rob_id:x, src1_ready:x, src1_data:x, src2_valid:x, src2_rob_id:x, src2_ready:x, src2_data:x, dst_valid:x, instr_rob_id:1, imm:x, pc:65936, funct3:x, is_r_type:x, is_i_type:x, is_u_type:x, is_b_type:x, is_j_type:x, is_sub:x, is_sra_srai:x, is_lui:x, is_jalr:x, br_dir_pred:x, br_target_pred:X}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    190 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#                  190 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=110100 din0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx wmask0=xxxx
#    190 Writing top_tb._top._core.lsu.dcache.tag_array addr0=110100 din0: (way1_v:1, way1_tag:00000000000000010000000, way0_v:1, way0_tag:00000000000000010000000  wmask0=01)
#    190 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 200 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: 00010188000101880001018800010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    200 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    200 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:1, way0_tag:00000000000000010000000)
#                  200 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxxx
#    200 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
# 205 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0000
# 
#         lsu.actual_base_addr: 00010188
# 
#         lsu.dcache.pipeline_req_valid: 1
#         lsu.dcache.pipeline_req_type: WRITE
#         lsu.dcache.pipeline_req_width: WORD
#         lsu.dcache.pipeline_req_addr: 000101a4
#         lsu.dcache.pipeline_req_wr_data: 00010188
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: 00010188000101880001018800010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: WRITE
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
# 210 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxx1111xxxx
#         lsu.dcache.dcache_data_array.addr_reg: 34
#         lsu.dcache.dcache_data_array.din_reg: 00010188000101880001018800010188
# 
#         lsu.dcache.mem_ctrl_req_valid: 1
#         lsu.dcache.mem_ctrl_req_type: WRITE
#         lsu.dcache.mem_ctrl_req_block_addr:      8244
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 1
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    210 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#                  210 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=110100 din0=00000000000000010000000110001000000000000000000100000001100010000000000000000001000000011000100000000000000000010000000110001000 wmask0=xxfx
#    210 Reading top_tb._top._core.lsu.dcache.tag_array addr0=110100 dout0: (way1_v:0, way1_tag:00000000000000000000000, way0_v:1, way0_tag:00000000000000010000000)
#    210 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 220 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxx1
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    220 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    220 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
# 230 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    230 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    230 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 240 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    240 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    240 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
# 250 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8244, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    250 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    250 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 260 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:1, req_type:WRITE, cache_type:DCACHE, addr:8244, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    260 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    260 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
# 270 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    270 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    270 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 280 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 0
#         lsu.dcache.dcache_data_array.web0_reg: 0
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    280 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    280 Writing top_tb._top._core.lsu.dcache.tag_array addr0=000000 din0: (way1_v:1, way1_tag:00000000000000000000000, way0_v:1, way0_tag:00000000000000000000000  wmask0=10)
#                  280 Writing top_tb._top._core.lsu.dcache.dcache_data_array.dcache_data_array addr0=000000 din0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx wmask0=xxxx
#    280 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
# 290 retire: 0 (dst_v: 0 (alu_brcast_v: 0  (iss_v: 0)) is_exec: 0 not_br_mispred: 1)retire_id: 28 retire_data: 0x00000000 rob_ent_data: 0x00000000 (exec_v: 0 alu_br_v: 0 alu_out: 0x00000000)
#         sel_main_adder_sum: 1 main_adder_sum: 0x00000000 main_adder_op1: 0x00000000 (is_r:0 is_i:0 src1:0x00000000 is_lui:0 ) main_adder_op2: 0x00000000 (imm: 0x00000000 is_sub:0 src2: 0x00000000)
#         ififo_dispatch_data.instr: 0x00000000
#         rs1_retired: 1
#         arf_reg_data_src1: 0x00000000
#         disp_ready: 1 disp_valid: 0
#         disp_data: '{src1_valid:0, src1_rob_id:0, src1_ready:1, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:1, src2_data:0, dst_valid:0, instr_rob_id:2, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries_ready: 00000000
#         integer_issue.scheduled_entry_idx_onehot: 00000000
#         integer_issue.ld_broadcast_rob_id: 0000
#         integer_issue.alu_broadcast_rob_id: 0000
#         integer_issue.scheduled_entry.src1_rob_id: 0000
#         integer_issue.entries[1].src1_rob_id: 0000
#         integer_issue.entries[0].src1_rob_id: 0000
#         entries_src1_iiq_wakeup_ok: 00000000
#         entries_src1_alu_capture_ok: 00000000
#         entries_src1_ld_capture_ok: 00000000
#         integer_issue.entries_wr_en: 00000000
#         integer_issue.entries[1]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         integer_issue.entries[0]: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         scheduled_entry: '{src1_valid:0, src1_rob_id:0, src1_ready:0, src1_data:0, src2_valid:0, src2_rob_id:0, src2_ready:0, src2_data:0, dst_valid:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0, br_target_pred:0}
#         iibuff_din: '{entry_valid:0, src1_data:0, src2_data:0, instr_rob_id:0, imm:0, pc:0, funct3:0, is_r_type:0, is_i_type:0, is_u_type:0, is_b_type:0, is_j_type:0, is_sub:0, is_sra_srai:0, is_lui:0, is_jalr:0, br_dir_pred:0}
#         sel_sll_out: 0
#         sel_srl_out: 0
#         sel_sra_out: 0
#         sel_unsigned_cmp_lt: 0
#         sel_signed_cmp_lt: 0
#         sel_and_out: 0
#         sel_or_out: 0
#         sel_xor_out: 0
#         sel_pc_plus_4: 0
#         _rob.alu_wb_reg_data: 0x00000000
#         _rob.rob_mem.fifo_r[0].reg_data: '{dst_valid:0, dst_arf_id:28, pc_npc:65932, br_mispred:0, reg_ready:0, is_executed:0, reg_data:0}
# 
#         lsq_entries[0]: '{ld_st:1, base_addr_rob_id:0, base_addr_ready:1, base_addr:65928, imm:28, st_data_rob_id:0, st_data_ready:1, st_data:65928, instr_rob_id:0, width:WORD, ld_sign:0}
#         lsu.enq_ctr: 0001
#         lsu.deq_ctr: 0001
# 
#         lsu.actual_base_addr: 00000000
# 
#         lsu.dcache.pipeline_req_valid: 0
#         lsu.dcache.pipeline_req_type: READ
#         lsu.dcache.pipeline_req_width: BYTE
#         lsu.dcache.pipeline_req_addr: 00000000
#         lsu.dcache.pipeline_req_wr_data: 00000000
# 
#         lsu.dcache.dcache_data_array.csb0_reg: 1
#         lsu.dcache.dcache_data_array.web0_reg: 1
#         lsu.dcache.dcache_data_array.wmask_reg: xxxxxxxxxxxxxxxx
#         lsu.dcache.dcache_data_array.addr_reg: 00
#         lsu.dcache.dcache_data_array.din_reg: 00000000000000000000000000000000
# 
#         lsu.dcache.mem_ctrl_req_valid: 0
#         lsu.dcache.mem_ctrl_req_type: READ
#         lsu.dcache.mem_ctrl_req_block_addr:         0
#         lsu.dcache.mem_ctrl_req_block_data: 0000000000000000
#         lsu.dcache.mem_ctrl_req_ready: 0
# 
#         _main_mem.req_pipeline: '{'{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}, '{valid:0, req_type:READ, cache_type:ICACHE, addr:0, data:0}}
# 
#         
# mem_ctrl_resp_valid: 0 mem_ctrl_resp_block_data: 0000000000000000000000000000000000000000000000000000000000000000
# 
#    290 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    290 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    300 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    300 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    310 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    310 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    320 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    320 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    330 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    330 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    340 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    340 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    350 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    350 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    360 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#    360 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    370 Reading top_tb._top._core._ifu.icache.tag_array addr0=xxxxxx dout0: (way1_v:x, way1_tag:xxxxxxxxxxxxxxxxxxxxxxx, way0_v:x, way0_tag:xxxxxxxxxxxxxxxxxxxxxxx)
#    370 Reading top_tb._top._core._ifu.icache.icache_data_array.icache_data_array addr0=xxxxxx dout0=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ALL 0 DIRECTED TESTS PASSED
# ARF OUT AT CYCLE    10 AT TIME   381===================
# ARF[0]: 0x00000000
# ARF[1]: 0x00000000
# ARF[2]: 0x00010188
# ARF[3]: 0x00000000
# ARF[4]: 0x00000000
# ARF[5]: 0x00000000
# ARF[6]: 0x00000000
# ARF[7]: 0x00000000
# ARF[8]: 0x00010188
# ARF[9]: 0x00000000
# ARF[10]: 0x00000000
# ARF[11]: 0x00000000
# ARF[12]: 0x00000000
# ARF[13]: 0x00000000
# ARF[14]: 0x00000000
# ARF[15]: 0x00000000
# ARF[16]: 0x00000000
# ARF[17]: 0x00000000
# ARF[18]: 0x00000000
# ARF[19]: 0x00000000
# ARF[20]: 0x00000000
# ARF[21]: 0x00000000
# ARF[22]: 0x00000000
# ARF[23]: 0x00000000
# ARF[24]: 0x00000000
# ARF[25]: 0x00000000
# ARF[26]: 0x00000000
# ARF[27]: 0x00000000
# ARF[28]: 0x00000000
# ARF[29]: 0x00000000
# ARF[30]: 0x00000000
# ARF[31]: 0x00000000
# END ARF OUT =======================================
#  
# MAIN MEM OUT AT CYCLE    10 AT TIME   381===================
# MAIN_MEM[0x203400000004]: 0x00000000
# END MAIN MEM OUT =======================================
#  
# ** Note: $finish    : ./testing/top_tb.sv(548)
#    Time: 381 ns  Iteration: 0  Instance: /top_tb
# End time: 21:15:18 on Apr 24,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0, Suppressed Warnings: 9
