{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626443018969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626443018969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 15:43:38 2021 " "Processing started: Fri Jul 16 15:43:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626443018969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443018969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instruction_fetch_unit -c instruction_fetch_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off instruction_fetch_unit -c instruction_fetch_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443018970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626443019164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626443019164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER32-BHV " "Found design unit 1: REGISTER32-BHV" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443027343 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32 " "Found entity 1: REGISTER32" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443027343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443027343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER_32_BIT-BHV " "Found design unit 1: PROGRAM_COUNTER_32_BIT-BHV" {  } { { "../04-program_counter/program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443027344 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_32_BIT " "Found entity 1: PROGRAM_COUNTER_32_BIT" {  } { { "../04-program_counter/program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443027344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443027344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-BHV " "Found design unit 1: RAM-BHV" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443027345 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443027345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443027345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch_unit_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instruction_fetch_unit_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_FETCH_UNIT_TB-BHV " "Found design unit 1: INSTRUCTION_FETCH_UNIT_TB-BHV" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443027346 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_FETCH_UNIT_TB " "Found entity 1: INSTRUCTION_FETCH_UNIT_TB" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443027346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443027346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_fetch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_FETCH_UNIT-BHV " "Found design unit 1: INSTRUCTION_FETCH_UNIT-BHV" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443027346 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_FETCH_UNIT " "Found entity 1: INSTRUCTION_FETCH_UNIT" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443027346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443027346 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "ram_din instruction_fetch_unit_tb.vhdl(78) " "VHDL Association List error at instruction_fetch_unit_tb.vhdl(78): formal \"ram_din\" does not exist" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 78 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ir_en instruction_fetch_unit_tb.vhdl(70) " "VHDL error at instruction_fetch_unit_tb.vhdl(70): formal port or parameter \"ir_en\" must have actual or default value" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 70 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ir_en instruction_fetch_unit_tb.vhdl(53) " "HDL error at instruction_fetch_unit_tb.vhdl(53): see declaration for object \"ir_en\"" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 53 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "wr_en_ir instruction_fetch_unit_tb.vhdl(70) " "VHDL error at instruction_fetch_unit_tb.vhdl(70): formal port or parameter \"wr_en_ir\" must have actual or default value" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 70 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "wr_en_ir instruction_fetch_unit_tb.vhdl(54) " "HDL error at instruction_fetch_unit_tb.vhdl(54): see declaration for object \"wr_en_ir\"" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 54 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rst instruction_fetch_unit_tb.vhdl(70) " "VHDL error at instruction_fetch_unit_tb.vhdl(70): formal port or parameter \"rst\" must have actual or default value" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 70 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rst instruction_fetch_unit_tb.vhdl(56) " "HDL error at instruction_fetch_unit_tb.vhdl(56): see declaration for object \"rst\"" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 56 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clk instruction_fetch_unit_tb.vhdl(70) " "VHDL error at instruction_fetch_unit_tb.vhdl(70): formal port or parameter \"clk\" must have actual or default value" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 70 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clk instruction_fetch_unit_tb.vhdl(57) " "HDL error at instruction_fetch_unit_tb.vhdl(57): see declaration for object \"clk\"" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 57 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "jmp_addr instruction_fetch_unit_tb.vhdl(70) " "VHDL error at instruction_fetch_unit_tb.vhdl(70): formal port or parameter \"jmp_addr\" must have actual or default value" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 70 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "jmp_addr instruction_fetch_unit_tb.vhdl(58) " "HDL error at instruction_fetch_unit_tb.vhdl(58): see declaration for object \"jmp_addr\"" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 58 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626443027347 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626443027425 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 16 15:43:47 2021 " "Processing ended: Fri Jul 16 15:43:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626443027425 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626443027425 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626443027425 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443027425 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443027559 ""}
