<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="led_dis.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/leds.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="seg7.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="seg7.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="seg7.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="seg7.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="seg7.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="seg7.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seg7.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="seg7.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="seg7.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="seg7.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="seg7.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="seg7.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="seg7.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seg7.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="seg7.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="seg7.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="seg7.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="seg7.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="seg7.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="seg7.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="seg7.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="seg7.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="seg7.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seg7_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="seg7_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="seg7_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seg7_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seg7_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seg7_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="seg7_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seg7_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seg7_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="seg7_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="seg7_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seg7_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seg7_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="seg7_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="seg7_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seg7_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1638943739" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1638943739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640780997" xil_pn:in_ck="5971891579463039326" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1640780997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="seg7.v"/>
      <outfile xil_pn:name="test.v"/>
    </transform>
    <transform xil_pn:end_ts="1640780774" xil_pn:in_ck="2640052978716701589" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4846834790194202313" xil_pn:start_ts="1640780774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640780774" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3018501396463262397" xil_pn:start_ts="1640780774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638943739" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7499900998898245487" xil_pn:start_ts="1638943739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640780997" xil_pn:in_ck="5971891579463039326" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1640780997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="seg7.v"/>
      <outfile xil_pn:name="test.v"/>
    </transform>
    <transform xil_pn:end_ts="1640780999" xil_pn:in_ck="5971891579463039326" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1388892639783171604" xil_pn:start_ts="1640780997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_beh.prj"/>
      <outfile xil_pn:name="test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1640780999" xil_pn:in_ck="7023448389889290772" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2128651253447792791" xil_pn:start_ts="1640780999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1638925753" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1638925753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638925753" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4765343080762261785" xil_pn:start_ts="1638925753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638925753" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7499900998898245487" xil_pn:start_ts="1638925753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638925753" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1638925753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638925753" xil_pn:in_ck="2640052978716701589" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1536484866789341171" xil_pn:start_ts="1638925753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638925753" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6699568006657236515" xil_pn:start_ts="1638925753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638925753" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6693860095737860261" xil_pn:start_ts="1638925753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640780446" xil_pn:in_ck="4624111258" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="7088157956719311607" xil_pn:start_ts="1640780436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="seg7.lso"/>
      <outfile xil_pn:name="seg7.ngc"/>
      <outfile xil_pn:name="seg7.ngr"/>
      <outfile xil_pn:name="seg7.prj"/>
      <outfile xil_pn:name="seg7.stx"/>
      <outfile xil_pn:name="seg7.syr"/>
      <outfile xil_pn:name="seg7.xst"/>
      <outfile xil_pn:name="seg7_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1640780446" xil_pn:in_ck="4367021857311" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027436147512" xil_pn:start_ts="1640780446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640780453" xil_pn:in_ck="-7816423476870030885" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2751182568416247975" xil_pn:start_ts="1640780446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="seg7.bld"/>
      <outfile xil_pn:name="seg7.ngd"/>
      <outfile xil_pn:name="seg7_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1640780460" xil_pn:in_ck="-7816423476870030884" xil_pn:name="TRANEXT_map_virtex4" xil_pn:prop_ck="2686894131859668733" xil_pn:start_ts="1640780453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="seg7.pcf"/>
      <outfile xil_pn:name="seg7_map.map"/>
      <outfile xil_pn:name="seg7_map.mrp"/>
      <outfile xil_pn:name="seg7_map.ncd"/>
      <outfile xil_pn:name="seg7_map.ngm"/>
      <outfile xil_pn:name="seg7_map.xrpt"/>
      <outfile xil_pn:name="seg7_summary.xml"/>
      <outfile xil_pn:name="seg7_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1640780483" xil_pn:in_ck="-5828375384029546763" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5562158075230022850" xil_pn:start_ts="1640780460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="seg7.ncd"/>
      <outfile xil_pn:name="seg7.pad"/>
      <outfile xil_pn:name="seg7.par"/>
      <outfile xil_pn:name="seg7.ptwx"/>
      <outfile xil_pn:name="seg7.unroutes"/>
      <outfile xil_pn:name="seg7.xpi"/>
      <outfile xil_pn:name="seg7_pad.csv"/>
      <outfile xil_pn:name="seg7_pad.txt"/>
      <outfile xil_pn:name="seg7_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1638946951" xil_pn:in_ck="5035657154617" xil_pn:name="TRANEXT_bitFile_virtex4" xil_pn:prop_ck="-8625718291409007940" xil_pn:start_ts="1638946939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="seg7.bgn"/>
      <outfile xil_pn:name="seg7.bit"/>
      <outfile xil_pn:name="seg7.drc"/>
      <outfile xil_pn:name="seg7.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1638946966" xil_pn:in_ck="5035657141763" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2738769183435493801" xil_pn:start_ts="1638946965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1640780483" xil_pn:in_ck="-7816423476870031016" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817529" xil_pn:start_ts="1640780477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="seg7.twr"/>
      <outfile xil_pn:name="seg7.twx"/>
    </transform>
  </transforms>

</generated_project>
