#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 18 11:40:25 2020
# Process ID: 20640
# Current directory: C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1
# Command line: vivado.exe -log system_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top.vdi
# Journal file: C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/github/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 487.430 ; gain = 126.023
Command: link_design -top system_top -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr/xvr.dcp' for cell 'u2/u13/u4'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr_refclk_out/xvr_refclk_out.dcp' for cell 'u2/u15/u1'
INFO: [Netlist 29-17] Analyzing 2365 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Illegal to place instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg on site BITSLICE_RX_TX_X0Y0. The location site type (BITSLICE_RX_TX) and bel type (IPFF_S) do not match the cell type (FDRE)..
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Illegal to place instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg on site BITSLICE_RX_TX_X0Y0. The location site type (BITSLICE_RX_TX) and bel type (IPFF_S) do not match the cell type (FDRE)..
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr/synth/xvr.xdc] for cell 'u2/u13/u4/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr/synth/xvr.xdc] for cell 'u2/u13/u4/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr_refclk_out/synth/xvr_refclk_out.xdc] for cell 'u2/u15/u1/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr_refclk_out/synth/xvr_refclk_out.xdc] for cell 'u2/u15/u1/inst'
Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/common/xilinx/adi_fir_filter_constr.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/common/xilinx/adi_fir_filter_constr.xdc]
Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc]
Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/common/zcu102/zcu102_system_constr.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/common/zcu102/zcu102_system_constr.xdc]
Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
INFO: [Timing 38-2] Deriving generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
get_clocks: Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2994.129 ; gain = 548.504
Finished Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc]
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u9'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u9'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u6'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u6'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u7'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u7'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u8'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u8'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u17/u2'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u17/u2'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u19/u1'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u19/u1'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u19/u2'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u19/u2'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u18/u1'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u18/u1'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u18/u2'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u18/u2'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u17/u1'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u17/u1'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u20/u1'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u20/u1'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u20/u2'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u20/u2'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2994.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 680 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 128 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 28 instances
  OBUFDS => OBUFDS: 3 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 194 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 254 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 9 instances

14 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:27 . Memory (MB): peak = 2994.129 ; gain = 2500.859
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2994.129 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Ending Cache Timing Information Task | Checksum: 9819403e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2994.129 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3030.594 ; gain = 13.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 3030.594 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: e7d3456b

Time (s): cpu = 00:00:46 ; elapsed = 00:01:50 . Memory (MB): peak = 3030.594 ; gain = 25.813

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 197 inverter(s) to 13025 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 13ee5990b

Time (s): cpu = 00:01:03 ; elapsed = 00:02:03 . Memory (MB): peak = 3071.004 ; gain = 66.223
INFO: [Opt 31-389] Phase Retarget created 861 cells and removed 5885 cells
INFO: [Opt 31-1021] In phase Retarget, 346 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 3 Constant propagation | Checksum: 68c336f0

Time (s): cpu = 00:01:07 ; elapsed = 00:02:07 . Memory (MB): peak = 3071.004 ; gain = 66.223
INFO: [Opt 31-389] Phase Constant propagation created 3879 cells and removed 5559 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1002 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 95d66ac8

Time (s): cpu = 00:01:23 ; elapsed = 00:02:22 . Memory (MB): peak = 3071.004 ; gain = 66.223
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7383 cells
INFO: [Opt 31-1021] In phase Sweep, 1869 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFG_inst to drive 0 load(s) on clock net i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFG_inst to drive 0 load(s) on clock net i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFG_inst to drive 0 load(s) on clock net i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s_BUFGCE
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 84652685

Time (s): cpu = 00:01:27 ; elapsed = 00:02:27 . Memory (MB): peak = 3071.004 ; gain = 66.223
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1210f57a4

Time (s): cpu = 00:01:41 ; elapsed = 00:02:41 . Memory (MB): peak = 3071.004 ; gain = 66.223
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: d15bc79b

Time (s): cpu = 00:01:43 ; elapsed = 00:02:43 . Memory (MB): peak = 3071.004 ; gain = 66.223
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 170 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             861  |            5885  |                                            346  |
|  Constant propagation         |            3879  |            5559  |                                           1002  |
|  Sweep                        |               0  |            7383  |                                           1869  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            170  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.208 . Memory (MB): peak = 3071.004 ; gain = 0.000
Ending Logic Optimization Task | Checksum: aec9b918

Time (s): cpu = 00:01:44 ; elapsed = 00:02:43 . Memory (MB): peak = 3071.004 ; gain = 66.223

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.752 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 783 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 456 WE to EN ports
Number of BRAM Ports augmented: 618 newly gated: 462 Total Ports: 1566
Ending PowerOpt Patch Enables Task | Checksum: 1098abfb5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5953.273 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1098abfb5

Time (s): cpu = 00:02:55 ; elapsed = 00:01:49 . Memory (MB): peak = 5953.273 ; gain = 2882.270

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Logic Optimization Task | Checksum: 1ed2bb3a1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 5953.273 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1ed2bb3a1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 5953.273 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5953.273 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ed2bb3a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:22 ; elapsed = 00:05:39 . Memory (MB): peak = 5953.273 ; gain = 2959.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 5953.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/system_jtag_axi_0_0_impl.xdc] from IP C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/system_jtag_axi_0_0.xci
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/system_jtag_axi_0_0_impl.xdc] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/system_jtag_axi_0_0_impl.xdc:69]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/system_jtag_axi_0_0_impl.xdc:69]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/system_jtag_axi_0_0_impl.xdc:69]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/system_jtag_axi_0_0_impl.xdc:69]
all_fanout: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 5953.273 ; gain = 0.000
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/system_jtag_axi_0_0_impl.xdc] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10549449b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 5953.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff4345dd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11349a2c6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11349a2c6

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11349a2c6

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11ff2abaf

Time (s): cpu = 00:02:56 ; elapsed = 00:02:05 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45_i_1_n_0 could not be optimized because driver i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45_i_1 could not be replicated
INFO: [Physopt 32-117] Net i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_45_i_1_n_0 could not be optimized because driver i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_45_i_1 could not be replicated
INFO: [Physopt 32-117] Net i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_50_i_3_n_0 could not be optimized because driver i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_50_i_3 could not be replicated
INFO: [Physopt 32-117] Net i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_50_i_3_n_0 could not be optimized because driver i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_50_i_3 could not be replicated
INFO: [Physopt 32-117] Net i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_53_i_1_n_0 could not be optimized because driver i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_53_i_1 could not be replicated
INFO: [Physopt 32-117] Net i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_40_i_3_n_0 could not be optimized because driver i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_40_i_3 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 5953.273 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c8f8fe47

Time (s): cpu = 00:05:26 ; elapsed = 00:04:12 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10c9b927e

Time (s): cpu = 00:05:47 ; elapsed = 00:04:31 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10c9b927e

Time (s): cpu = 00:05:48 ; elapsed = 00:04:31 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17099f4c2

Time (s): cpu = 00:06:06 ; elapsed = 00:04:45 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bf6f46ad

Time (s): cpu = 00:06:07 ; elapsed = 00:04:46 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1bf6f46ad

Time (s): cpu = 00:06:08 ; elapsed = 00:04:47 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14c9e2a9d

Time (s): cpu = 00:06:22 ; elapsed = 00:04:56 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1d6d6cf31

Time (s): cpu = 00:06:28 ; elapsed = 00:05:01 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1c6480b5c

Time (s): cpu = 00:06:30 ; elapsed = 00:05:02 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1e7a482de

Time (s): cpu = 00:06:38 ; elapsed = 00:05:09 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1eac724fd

Time (s): cpu = 00:06:53 ; elapsed = 00:05:18 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 152b3338f

Time (s): cpu = 00:07:00 ; elapsed = 00:05:26 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1dd3de431

Time (s): cpu = 00:07:00 ; elapsed = 00:05:27 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1dd3de431

Time (s): cpu = 00:07:01 ; elapsed = 00:05:27 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22a3d2afb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0], inserted BUFG to drive 9730 loads.
INFO: [Place 46-45] Replicated bufg driver i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a692c2de

Time (s): cpu = 00:08:34 ; elapsed = 00:06:32 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.568. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 23dfe4c91

Time (s): cpu = 00:08:45 ; elapsed = 00:06:43 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 23dfe4c91

Time (s): cpu = 00:08:45 ; elapsed = 00:06:44 . Memory (MB): peak = 5953.273 ; gain = 0.000
Post Placement Optimization Initialization | Checksum: 205ddd8cc
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.568. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29af74678

Time (s): cpu = 00:09:50 ; elapsed = 00:07:22 . Memory (MB): peak = 5953.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2a260681e

Time (s): cpu = 00:10:02 ; elapsed = 00:07:33 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2766339ef

Time (s): cpu = 00:10:02 ; elapsed = 00:07:34 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2766339ef

Time (s): cpu = 00:10:03 ; elapsed = 00:07:34 . Memory (MB): peak = 5953.273 ; gain = 0.000
Ending Placer Task | Checksum: 1b2b38c63

Time (s): cpu = 00:10:03 ; elapsed = 00:07:35 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:52 ; elapsed = 00:08:05 . Memory (MB): peak = 5953.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 5953.273 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.327 . Memory (MB): peak = 5953.273 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 5953.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 5953.273 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 5953.273 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e039b1ea ConstDB: 0 ShapeSum: cb10b8d3 RouteDB: 76921a6

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 134b26cf9

Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 5953.273 ; gain = 0.000
Post Restoration Checksum: NetGraph: c5b799c5 NumContArr: 3f0861b2 Constraints: 997037dd Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19e303354

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19e303354

Time (s): cpu = 00:01:35 ; elapsed = 00:00:50 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19e303354

Time (s): cpu = 00:01:35 ; elapsed = 00:00:50 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 19041d2e8

Time (s): cpu = 00:01:44 ; elapsed = 00:01:00 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 189d3a81a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:33 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.776  | TNS=0.000  | WHS=-0.137 | THS=-49.935|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1cb9876ad

Time (s): cpu = 00:04:04 ; elapsed = 00:02:18 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.776  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1e9885180

Time (s): cpu = 00:04:04 ; elapsed = 00:02:18 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1970c3083

Time (s): cpu = 00:04:05 ; elapsed = 00:02:19 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2018ad7ce

Time (s): cpu = 00:04:44 ; elapsed = 00:02:43 . Memory (MB): peak = 5953.273 ; gain = 0.000

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.17|   16x16|      1.13|     2x2|      0.05|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     2x2|      0.35|     1x1|      0.01|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.07|     8x8|      0.13|     2x2|      0.04|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     2x2|      0.03|     2x2|      0.07|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X24Y116->INT_X27Y175 (PSS_ALTO_X0Y0->DSP_X27Y175)
	INT_X24Y180->INT_X27Y183 (CLEM_X24Y180->DSP_X27Y180)
	INT_X24Y172->INT_X27Y175 (PSS_ALTO_X0Y0->DSP_X27Y175)
	INT_X24Y168->INT_X27Y171 (PSS_ALTO_X0Y0->DSP_X27Y170)
	INT_X24Y164->INT_X27Y167 (PSS_ALTO_X0Y0->DSP_X27Y165)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9700
 Number of Nodes with overlaps = 595
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.559  | TNS=0.000  | WHS=-0.037 | THS=-0.259 |

Phase 4.1 Global Iteration 0 | Checksum: 311ccb1d1

Time (s): cpu = 00:06:53 ; elapsed = 00:04:08 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 321ba6eef

Time (s): cpu = 00:06:53 ; elapsed = 00:04:08 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 321ba6eef

Time (s): cpu = 00:06:54 ; elapsed = 00:04:08 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 280470c4a

Time (s): cpu = 00:07:21 ; elapsed = 00:04:24 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.559  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 360f48084

Time (s): cpu = 00:07:21 ; elapsed = 00:04:24 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 360f48084

Time (s): cpu = 00:07:22 ; elapsed = 00:04:25 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 360f48084

Time (s): cpu = 00:07:22 ; elapsed = 00:04:25 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28c2f92a9

Time (s): cpu = 00:07:45 ; elapsed = 00:04:38 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.559  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 361f2100d

Time (s): cpu = 00:07:46 ; elapsed = 00:04:39 . Memory (MB): peak = 5953.273 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 361f2100d

Time (s): cpu = 00:07:46 ; elapsed = 00:04:39 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.61344 %
  Global Horizontal Routing Utilization  = 6.02466 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2a2b338bc

Time (s): cpu = 00:07:48 ; elapsed = 00:04:40 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a2b338bc

Time (s): cpu = 00:07:48 ; elapsed = 00:04:40 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y13/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y14/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y12/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y15/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/i_gthe4_common/GTREFCLK00 to physical pin GTHE4_COMMON_X0Y3/COM0_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/i_gthe4_common/GTREFCLK01 to physical pin GTHE4_COMMON_X0Y3/COM2_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin u2/u15/u2/I to physical pin GTHE4_COMMON_X0Y2/RXRECCLK0
INFO: [Route 35-467] Router swapped GT pin u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTHE4_COMMON_X0Y1/COM0_REFCLKOUT5
Phase 9 Depositing Routes | Checksum: 2a2b338bc

Time (s): cpu = 00:07:55 ; elapsed = 00:04:50 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 2a2b338bc

Time (s): cpu = 00:07:56 ; elapsed = 00:04:50 . Memory (MB): peak = 5953.273 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.560  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 306d2d4b7

Time (s): cpu = 00:08:58 ; elapsed = 00:05:24 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:58 ; elapsed = 00:05:24 . Memory (MB): peak = 5953.273 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:11 ; elapsed = 00:05:32 . Memory (MB): peak = 5953.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 5953.273 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:25 ; elapsed = 00:00:50 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
150 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_10 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_100 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_105 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_110 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_115 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_120 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_125 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_15 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_20 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_25 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_30 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_35 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_40 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_45 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_5 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_50 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_55 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_60 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_65 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_70 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_75 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_80 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_85 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_90 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_95 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_10 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_100 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_105 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_110 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_115 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_120 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_125 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_15 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_20 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_25 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_30 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_35 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_40 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_5 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_50 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_55 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_60 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_65 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_70 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_75 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_80 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_85 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_90 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_95 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_10 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_100 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_105 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_110 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_115 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_120 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_125 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_15 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_20 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_25 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_30 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_35 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_40 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_45 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_5 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_50 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_55 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_60 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_65 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_70 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_75 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_80 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_85 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_90 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_95 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_10 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_100 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_105 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_110 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_115 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_120 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_125 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_15 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_20 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_25 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_30 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_35 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_40 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_45 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_5 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_50 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_55 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_60 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_65 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_70 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_75 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
INFO: [Common 17-14] Message 'DRC REQP-1773' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]... and (the first 15 of 35 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1681] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e2.i_dsp48e2: To save power with this DSP48E2 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 105 Warnings, 65 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
263 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:00 ; elapsed = 00:01:23 . Memory (MB): peak = 5953.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 18 12:07:19 2020...
