
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002725    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000147    0.000076   18.070076 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008679    0.039283    0.066215   18.136292 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.039332    0.001005   18.137297 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004789    0.023715    0.037671   18.174969 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.023716    0.000139   18.175106 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.175106   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.084876    0.012687   29.839470 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054536    0.055837    0.112713   29.952185 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.056157    0.002892   29.955076 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.855078   clock uncertainty
                                  0.000000   29.855078   clock reconvergence pessimism
                                  0.148775   30.003851   library recovery time
                                             30.003851   data required time
---------------------------------------------------------------------------------------------
                                             30.003851   data required time
                                            -18.175106   data arrival time
---------------------------------------------------------------------------------------------
                                             11.828745   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003561    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840169    0.000089   10.180089 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002552    0.035820    0.408732   10.588820 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.035820    0.000127   10.588948 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005372    0.054625    0.405897   10.994844 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.054625    0.000417   10.995261 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016940    0.043006    0.091575   11.086836 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.043177    0.002076   11.088911 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084376    0.628087    0.815226   11.904138 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.629396    0.024776   11.928913 ^ SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             11.928913   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.761149   29.131914   library setup time
                                             29.131914   data required time
---------------------------------------------------------------------------------------------
                                             29.131914   data required time
                                            -11.928913   data arrival time
---------------------------------------------------------------------------------------------
                                             17.203001   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003776    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840181    0.000095   10.180096 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002671    0.036493    0.409521   10.589617 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.036493    0.000179   10.589796 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002647    0.036357    0.389496   10.979293 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.036357    0.000128   10.979421 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.021079    0.050458    0.092341   11.071761 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.050720    0.003017   11.074779 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084785    0.630987    0.817407   11.892186 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.632566    0.027237   11.919423 ^ SRAM_0/DI[0] (EF_SRAM_1024x32)
                                             11.919423   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.761896   29.131168   library setup time
                                             29.131168   data required time
---------------------------------------------------------------------------------------------
                                             29.131168   data required time
                                            -11.919423   data arrival time
---------------------------------------------------------------------------------------------
                                             17.211744   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004320    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840219    0.000115   10.180115 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002727    0.036838    0.409893   10.590008 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.036838    0.000184   10.590191 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002924    0.038077    0.391402   10.981593 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.038540    0.000224   10.981816 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.020968    0.050267    0.093014   11.074831 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.050497    0.002820   11.077651 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080110    0.596715    0.792874   11.870525 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.598314    0.026628   11.897153 ^ SRAM_0/DI[2] (EF_SRAM_1024x32)
                                             11.897153   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.753826   29.139238   library setup time
                                             29.139238   data required time
---------------------------------------------------------------------------------------------
                                             29.139238   data required time
                                            -11.897153   data arrival time
---------------------------------------------------------------------------------------------
                                             17.242085   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084529    0.056986    2.468472    8.417645 ^ SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.079302    0.030814    8.448458 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191248    0.167561    0.179216    8.627674 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.168293    0.009501    8.637175 ^ wbs_dat_o[30] (out)
                                              8.637175   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.637175   data arrival time
---------------------------------------------------------------------------------------------
                                             17.292824   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.081266    0.056153    2.468175    8.417347 ^ SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.076065    0.029616    8.446963 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.167350    0.178491    8.625454 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.168054    0.009317    8.634771 ^ wbs_dat_o[31] (out)
                                              8.634771   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.634771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.295227   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.082256    0.062692    2.470196    8.419369 ^ SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.076744    0.027023    8.446391 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190901    0.167193    0.178764    8.625155 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.167855    0.009033    8.634188 ^ wbs_dat_o[2] (out)
                                              8.634188   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.634188   data arrival time
---------------------------------------------------------------------------------------------
                                             17.295811   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074359    0.057653    2.467812    8.416985 ^ SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.068327    0.025977    8.442962 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191310    0.167545    0.176585    8.619546 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.168307    0.009689    8.629235 ^ wbs_dat_o[28] (out)
                                              8.629235   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.629235   data arrival time
---------------------------------------------------------------------------------------------
                                             17.300764   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075682    0.060382    2.468432    8.417604 ^ SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.069140    0.023138    8.440742 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.167279    0.177116    8.617859 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.167942    0.009040    8.626899 ^ wbs_dat_o[22] (out)
                                              8.626899   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.626899   data arrival time
---------------------------------------------------------------------------------------------
                                             17.303101   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.077243    0.061545    2.470123    8.419295 ^ SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.069958    0.021189    8.440485 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.167383    0.177376    8.617862 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.168046    0.009043    8.626904 ^ wbs_dat_o[3] (out)
                                              8.626904   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.626904   data arrival time
---------------------------------------------------------------------------------------------
                                             17.303095   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003912    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840174    0.000091   10.180092 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003537    0.042063    0.415328   10.595420 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.042573    0.000219   10.595639 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002986    0.038474    0.393125   10.988764 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.038946    0.000207   10.988971 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020174    0.054128    0.110644   11.099615 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.054323    0.002678   11.102293 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.068003    0.507678    0.734907   11.837200 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.508630    0.019001   11.856201 ^ SRAM_0/DI[3] (EF_SRAM_1024x32)
                                             11.856201   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.732697   29.160366   library setup time
                                             29.160366   data required time
---------------------------------------------------------------------------------------------
                                             29.160366   data required time
                                            -11.856201   data arrival time
---------------------------------------------------------------------------------------------
                                             17.304163   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070496    0.059046    2.467852    8.417025 ^ SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.065263    0.021570    8.438595 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.167048    0.176286    8.614881 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.167674    0.008786    8.623667 ^ wbs_dat_o[19] (out)
                                              8.623667   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.623667   data arrival time
---------------------------------------------------------------------------------------------
                                             17.306332   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071525    0.059199    2.468047    8.417219 ^ SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.066780    0.020109    8.437328 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191066    0.167246    0.176562    8.613891 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.167908    0.009040    8.622931 ^ wbs_dat_o[18] (out)
                                              8.622931   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.622931   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307068   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.072687    0.059820    2.468771    8.417944 ^ SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.066579    0.018938    8.436882 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.167285    0.176542    8.613424 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.167948    0.009043    8.622466 ^ wbs_dat_o[16] (out)
                                              8.622466   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.622466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307531   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.088873    0.064365    2.477798    8.426970 ^ SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.068890    0.008681    8.435652 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.166711    0.177249    8.612901 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.167271    0.008305    8.621206 ^ wbs_dat_o[1] (out)
                                              8.621206   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.621206   data arrival time
---------------------------------------------------------------------------------------------
                                             17.308794   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084887    0.062616    2.476550    8.425722 ^ SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.067145    0.008667    8.434389 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.167644    0.176462    8.610851 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.168393    0.009609    8.620461 ^ wbs_dat_o[0] (out)
                                              8.620461   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.620461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309540   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064781    0.056966    2.466623    8.415795 ^ SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.062426    0.018670    8.434464 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192384    0.168477    0.175304    8.609769 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.169361    0.010451    8.620220 ^ wbs_dat_o[24] (out)
                                              8.620220   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.620220   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309776   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066887    0.057972    2.468190    8.417362 ^ SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.061890    0.014588    8.431951 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.171247    0.179572    8.611523 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.171800    0.008312    8.619835 ^ wbs_dat_o[7] (out)
                                              8.619835   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.619835   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310165   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068589    0.058648    2.468732    8.417905 ^ SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.063165    0.016630    8.434535 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191218    0.167341    0.175814    8.610349 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.168004    0.009048    8.619397 ^ wbs_dat_o[4] (out)
                                              8.619397   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.619397   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310602   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067335    0.057991    2.467534    8.416707 ^ SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.063282    0.018300    8.435007 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.166749    0.175939    8.610946 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.167322    0.008402    8.619349 ^ wbs_dat_o[5] (out)
                                              8.619349   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.619349   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310652   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062812    0.056233    2.466051    8.415223 ^ SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.061153    0.018226    8.433450 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191354    0.167477    0.175198    8.608647 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.168190    0.009374    8.618021 ^ wbs_dat_o[17] (out)
                                              8.618021   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.618021   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311975   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059391    0.054959    2.465968    8.415141 ^ SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.057485    0.017533    8.432673 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191174    0.167294    0.174270    8.606944 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.168000    0.009327    8.616271 ^ wbs_dat_o[29] (out)
                                              8.616271   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.616271   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313728   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060175    0.055283    2.465634    8.414806 ^ SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.057946    0.016597    8.431402 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191181    0.167303    0.174389    8.605791 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.168009    0.009322    8.615113 ^ wbs_dat_o[25] (out)
                                              8.615113   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.615113   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314886   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.077992    0.059654    2.474124    8.423296 ^ SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.059682    0.008084    8.431380 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.166727    0.175119    8.606500 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.167300    0.008400    8.614901 ^ wbs_dat_o[23] (out)
                                              8.614901   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.614901   data arrival time
---------------------------------------------------------------------------------------------
                                             17.315100   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062282    0.056274    2.466916    8.416088 ^ SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.059161    0.014472    8.430560 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191355    0.167458    0.174755    8.605316 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.168165    0.009338    8.614655 ^ wbs_dat_o[6] (out)
                                              8.614655   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.614655   data arrival time
---------------------------------------------------------------------------------------------
                                             17.315344   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075282    0.058034    2.473207    8.422379 ^ SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.058048    0.008081    8.430460 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.167203    0.174464    8.604924 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.167885    0.009167    8.614091 ^ wbs_dat_o[27] (out)
                                              8.614091   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.614091   data arrival time
---------------------------------------------------------------------------------------------
                                             17.315907   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060926    0.055813    2.466636    8.415809 ^ SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.058153    0.014269    8.430078 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190761    0.166866    0.174712    8.604789 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.167466    0.008597    8.613386 ^ wbs_dat_o[8] (out)
                                              8.613386   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.613386   data arrival time
---------------------------------------------------------------------------------------------
                                             17.316612   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056942    0.054043    2.464671    8.413843 ^ SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.057117    0.015850    8.429692 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.167162    0.174333    8.604025 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.167825    0.009040    8.613065 ^ wbs_dat_o[20] (out)
                                              8.613065   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.613065   data arrival time
---------------------------------------------------------------------------------------------
                                             17.316933   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071624    0.057124    2.472293    8.421466 ^ SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.057124    0.007091    8.428556 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191476    0.167604    0.174012    8.602569 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.168386    0.009817    8.612386 ^ wbs_dat_o[26] (out)
                                              8.612386   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.612386   data arrival time
---------------------------------------------------------------------------------------------
                                             17.317614   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058864    0.055166    2.466409    8.415582 ^ SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.056744    0.013358    8.428940 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.167278    0.174320    8.603260 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.167942    0.009051    8.612311 ^ wbs_dat_o[10] (out)
                                              8.612311   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.612311   data arrival time
---------------------------------------------------------------------------------------------
                                             17.317688   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.072299    0.057457    2.472340    8.421513 ^ SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.057457    0.007148    8.428660 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.166831    0.174538    8.603198 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.167430    0.008591    8.611790 ^ wbs_dat_o[21] (out)
                                              8.611790   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.611790   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318209   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054142    0.053301    2.464939    8.414111 ^ SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.054362    0.012061    8.426172 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191959    0.168019    0.173424    8.599596 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.168854    0.010150    8.609746 ^ wbs_dat_o[9] (out)
                                              8.609746   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.609746   data arrival time
---------------------------------------------------------------------------------------------
                                             17.320251   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053945    0.053291    2.465118    8.414290 ^ SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.054240    0.011707    8.425998 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191372    0.167418    0.173705    8.599703 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.168110    0.009242    8.608945 ^ wbs_dat_o[11] (out)
                                              8.608945   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.608945   data arrival time
---------------------------------------------------------------------------------------------
                                             17.321054   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051034    0.052095    2.464055    8.413228 ^ SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.053021    0.011608    8.424835 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.166631    0.173555    8.598390 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.167204    0.008399    8.606789 ^ wbs_dat_o[12] (out)
                                              8.606789   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.606789   data arrival time
---------------------------------------------------------------------------------------------
                                             17.323210   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.042822    0.041240    2.461740    8.410913 ^ SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.049337    0.009173    8.420085 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.167502    0.172558    8.592644 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.168214    0.009374    8.602017 ^ wbs_dat_o[13] (out)
                                              8.602017   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.602017   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327982   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.032257    0.042878    2.458509    8.407681 ^ SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.042878    0.006477    8.414160 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.167052    0.171058    8.585217 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.167715    0.009040    8.594257 ^ wbs_dat_o[14] (out)
                                              8.594257   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.594257   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335741   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.030077    0.043511    2.458025    8.407197 ^ SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.043511    0.004479    8.411676 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191180    0.167161    0.171172    8.582848 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.167844    0.009170    8.592017 ^ wbs_dat_o[15] (out)
                                              8.592017   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.592017   data arrival time
---------------------------------------------------------------------------------------------
                                             17.337982   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003659    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840216    0.000114   10.180114 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002085    0.033210    0.405598   10.585712 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.033210    0.000157   10.585870 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002797    0.037267    0.389749   10.975618 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.037267    0.000200   10.975818 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019905    0.053550    0.109638   11.085456 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.053754    0.002729   11.088185 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062478    0.467389    0.706563   11.794747 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.468102    0.015800   11.810548 ^ SRAM_0/DI[4] (EF_SRAM_1024x32)
                                             11.810548   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.719084   29.173977   library setup time
                                             29.173977   data required time
---------------------------------------------------------------------------------------------
                                             29.173977   data required time
                                            -11.810548   data arrival time
---------------------------------------------------------------------------------------------
                                             17.363430   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003159    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840179    0.000094   10.180095 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003331    0.040589    0.623709   10.803803 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.040589    0.000201   10.804005 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003880    0.042650    0.388199   11.192203 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.042650    0.000245   11.192449 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041148    0.066898    0.136875   11.329324 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.068661    0.009044   11.338367 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051812    0.187377    0.541236   11.879603 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.188147    0.010851   11.890454 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                             11.890454   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.621315   29.271748   library setup time
                                             29.271748   data required time
---------------------------------------------------------------------------------------------
                                             29.271748   data required time
                                            -11.890454   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381294   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004137    0.840000    0.000000   10.180000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840201    0.000106   10.180106 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.035471    0.408328   10.588433 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.035471    0.000190   10.588624 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002690    0.036588    0.389533   10.978156 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.036588    0.000199   10.978355 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016938    0.048135    0.104475   11.082830 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.048302    0.002167   11.084997 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060950    0.453722    0.698290   11.783288 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.454487    0.014248   11.797536 ^ SRAM_0/DI[9] (EF_SRAM_1024x32)
                                             11.797536   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.714142   29.178921   library setup time
                                             29.178921   data required time
---------------------------------------------------------------------------------------------
                                             29.178921   data required time
                                            -11.797536   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381386   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003139    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840178    0.000093   10.180094 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003608    0.042070    0.625446   10.805540 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.042070    0.000218   10.805758 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003892    0.042652    0.388845   11.194603 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.042652    0.000245   11.194848 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041627    0.067466    0.137498   11.332346 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.069169    0.008935   11.341281 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048751    0.177785    0.534272   11.875553 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.178439    0.009770   11.885324 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                             11.885324   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.617683   29.275379   library setup time
                                             29.275379   data required time
---------------------------------------------------------------------------------------------
                                             29.275379   data required time
                                            -11.885324   data arrival time
---------------------------------------------------------------------------------------------
                                             17.390057   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004687    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840209    0.000109   10.180109 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003306    0.040463    0.623555   10.803665 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.040463    0.000203   10.803867 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006177    0.049805    0.398646   11.202513 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.049805    0.000343   11.202856 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035441    0.059448    0.134694   11.337550 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.060706    0.007199   11.344748 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048063    0.175579    0.529005   11.873754 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.176296    0.010176   11.883930 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                             11.883930   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.616881   29.276182   library setup time
                                             29.276182   data required time
---------------------------------------------------------------------------------------------
                                             29.276182   data required time
                                            -11.883930   data arrival time
---------------------------------------------------------------------------------------------
                                             17.392254   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002856    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840147    0.000077   10.180078 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004080    0.043400    0.627742   10.807819 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.043400    0.000250   10.808070 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003585    0.041601    0.387735   11.195806 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.041601    0.000282   11.196088 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042486    0.068543    0.138044   11.334132 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.070285    0.009116   11.343248 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046678    0.171073    0.530472   11.873720 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.171550    0.008248   11.881968 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                             11.881968   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.615106   29.277956   library setup time
                                             29.277956   data required time
---------------------------------------------------------------------------------------------
                                             29.277956   data required time
                                            -11.881968   data arrival time
---------------------------------------------------------------------------------------------
                                             17.395988   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003216    0.840000    0.000000   10.180000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840181    0.000095   10.180096 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002328    0.034538    0.407225   10.587320 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.034538    0.000167   10.587487 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003544    0.042628    0.395066   10.982553 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.042628    0.000240   10.982794 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016191    0.046581    0.105035   11.087829 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.046753    0.002163   11.089992 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058395    0.435211    0.684985   11.774976 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.435903    0.013152   11.788128 ^ SRAM_0/DI[6] (EF_SRAM_1024x32)
                                             11.788128   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.707397   29.185667   library setup time
                                             29.185667   data required time
---------------------------------------------------------------------------------------------
                                             29.185667   data required time
                                            -11.788128   data arrival time
---------------------------------------------------------------------------------------------
                                             17.397537   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003724    0.840000    0.000000   10.180000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840177    0.000093   10.180094 ^ hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003301    0.040521    0.413730   10.593823 ^ hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.041012    0.000232   10.594055 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004380    0.048051    0.401444   10.995499 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.048051    0.000284   10.995783 ^ input34/A (sky130_fd_sc_hd__buf_4)
     1    0.032774    0.073948    0.110714   11.106498 ^ input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.074874    0.006905   11.113402 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054779    0.411017    0.670440   11.783842 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.411727    0.013026   11.796867 ^ SRAM_0/DI[29] (EF_SRAM_1024x32)
                                             11.796867   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.698621   29.194443   library setup time
                                             29.194443   data required time
---------------------------------------------------------------------------------------------
                                             29.194443   data required time
                                            -11.796867   data arrival time
---------------------------------------------------------------------------------------------
                                             17.397575   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003491    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840157    0.000083   10.180083 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003106    0.039477    0.622277   10.802361 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.039477    0.000211   10.802571 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002254    0.036283    0.377820   11.180392 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.036283    0.000109   11.180501 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042294    0.068191    0.135830   11.316331 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.069738    0.008587   11.324918 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049440    0.179604    0.536934   11.861853 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.180223    0.009591   11.871444 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                             11.871444   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.618350   29.274714   library setup time
                                             29.274714   data required time
---------------------------------------------------------------------------------------------
                                             29.274714   data required time
                                            -11.871444   data arrival time
---------------------------------------------------------------------------------------------
                                             17.403271   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002683    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840142    0.000075   10.180075 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002659    0.037490    0.619465   10.799540 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.037490    0.000175   10.799714 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002558    0.037173    0.378926   11.178640 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.037173    0.000182   11.178823 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038191    0.063029    0.131759   11.310581 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.064588    0.008247   11.318828 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050885    0.184482    0.537217   11.856046 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.185267    0.010876   11.866921 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                             11.866921   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.620237   29.272825   library setup time
                                             29.272825   data required time
---------------------------------------------------------------------------------------------
                                             29.272825   data required time
                                            -11.866921   data arrival time
---------------------------------------------------------------------------------------------
                                             17.405903   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003483    0.840000    0.000000   10.180000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840165    0.000086   10.180086 ^ hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.033152    0.405527   10.585613 ^ hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.033152    0.000155   10.585769 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002745    0.036935    0.389376   10.975144 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.036935    0.000213   10.975358 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017511    0.049237    0.105508   11.080866 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.049423    0.002320   11.083185 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057512    0.431034    0.679408   11.762593 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.431894    0.014929   11.777521 ^ SRAM_0/DI[5] (EF_SRAM_1024x32)
                                             11.777521   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.705941   29.187122   library setup time
                                             29.187122   data required time
---------------------------------------------------------------------------------------------
                                             29.187122   data required time
                                            -11.777521   data arrival time
---------------------------------------------------------------------------------------------
                                             17.409601   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003129    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840168    0.000088   10.180088 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001769    0.034369    0.613879   10.793967 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.034369    0.000085   10.794052 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002729    0.037733    0.378745   11.172797 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.037733    0.000210   11.173008 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039351    0.064102    0.134231   11.307239 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.065282    0.007277   11.314516 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050088    0.182004    0.535634   11.850150 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.182722    0.010340   11.860490 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                             11.860490   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.619285   29.273777   library setup time
                                             29.273777   data required time
---------------------------------------------------------------------------------------------
                                             29.273777   data required time
                                            -11.860490   data arrival time
---------------------------------------------------------------------------------------------
                                             17.413288   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004479    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840217    0.000114   10.180114 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003215    0.040002    0.622963   10.803077 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.040002    0.000234   10.803310 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002259    0.036302    0.378060   11.181371 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036302    0.000110   11.181481 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037719    0.062057    0.131916   11.313396 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.063166    0.006938   11.320334 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048561    0.176911    0.531890   11.852224 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.177489    0.009206   11.861430 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                             11.861430   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.617328   29.275734   library setup time
                                             29.275734   data required time
---------------------------------------------------------------------------------------------
                                             29.275734   data required time
                                            -11.861430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.414305   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004886    0.840000    0.000000   10.180000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840238    0.000125   10.180125 ^ hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001964    0.032595    0.404799   10.584925 ^ hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.032595    0.000096   10.585020 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003309    0.041067    0.393037   10.978057 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.041067    0.000243   10.978300 ^ input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014201    0.042249    0.101412   11.079713 ^ input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.042297    0.001327   11.081039 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057033    0.425466    0.678188   11.759228 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.425987    0.010934   11.770162 ^ SRAM_0/DI[10] (EF_SRAM_1024x32)
                                             11.770162   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.703797   29.189266   library setup time
                                             29.189266   data required time
---------------------------------------------------------------------------------------------
                                             29.189266   data required time
                                            -11.770162   data arrival time
---------------------------------------------------------------------------------------------
                                             17.419106   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003245    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840178    0.000093   10.180094 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002780    0.037977    0.620231   10.800324 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.037977    0.000192   10.800516 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002170    0.035972    0.376692   11.177208 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.035972    0.000105   11.177313 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041424    0.067127    0.134596   11.311909 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.068769    0.008757   11.320666 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046177    0.169751    0.527998   11.848664 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.170329    0.008995   11.857660 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                             11.857660   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.614649   29.278416   library setup time
                                             29.278416   data required time
---------------------------------------------------------------------------------------------
                                             29.278416   data required time
                                            -11.857660   data arrival time
---------------------------------------------------------------------------------------------
                                             17.420755   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003513    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840190    0.000099   10.180099 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002357    0.036583    0.617570   10.797669 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.036583    0.000171   10.797841 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002456    0.036884    0.377924   11.175766 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036884    0.000177   11.175942 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039784    0.064981    0.133384   11.309326 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.066601    0.008543   11.317869 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046076    0.169635    0.526239   11.844108 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.170404    0.010307   11.854415 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                             11.854415   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.614677   29.278387   library setup time
                                             29.278387   data required time
---------------------------------------------------------------------------------------------
                                             29.278387   data required time
                                            -11.854415   data arrival time
---------------------------------------------------------------------------------------------
                                             17.423971   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003921    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840188    0.000099   10.180099 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002235    0.036159    0.616800   10.796899 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.036159    0.000165   10.797064 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002528    0.037104    0.378217   11.175281 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.037104    0.000124   11.175405 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.033155    0.043271    0.115138   11.290543 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.045116    0.007240   11.297783 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053484    0.192902    0.534521   11.832303 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.193977    0.012935   11.845239 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                             11.845239   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.623496   29.269567   library setup time
                                             29.269567   data required time
---------------------------------------------------------------------------------------------
                                             29.269567   data required time
                                            -11.845239   data arrival time
---------------------------------------------------------------------------------------------
                                             17.424328   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003788    0.840000    0.000000   10.180000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840188    0.000099   10.180099 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001943    0.032465    0.404659   10.584758 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.032465    0.000095   10.584853 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002459    0.035271    0.387329   10.972182 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.035271    0.000120   10.972302 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016807    0.047830    0.103968   11.076270 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.047977    0.002007   11.078278 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056220    0.419381    0.673683   11.751961 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.420186    0.014101   11.766062 ^ SRAM_0/DI[8] (EF_SRAM_1024x32)
                                             11.766062   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.701691   29.191372   library setup time
                                             29.191372   data required time
---------------------------------------------------------------------------------------------
                                             29.191372   data required time
                                            -11.766062   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425312   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003543    0.840000    0.000000   10.180000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840166    0.000087   10.180087 ^ hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002102    0.033298    0.405710   10.585797 ^ hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.033298    0.000157   10.585955 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002750    0.036965    0.389439   10.975393 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.036965    0.000214   10.975608 ^ input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018622    0.050854    0.107666   11.083273 ^ input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.051041    0.002289   11.085562 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055375    0.413278    0.670191   11.755754 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.413907    0.012252   11.768004 ^ SRAM_0/DI[7] (EF_SRAM_1024x32)
                                             11.768004   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.699412   29.193651   library setup time
                                             29.193651   data required time
---------------------------------------------------------------------------------------------
                                             29.193651   data required time
                                            -11.768004   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425646   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002523    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840135    0.000071   10.180071 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002287    0.036358    0.617113   10.797185 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.036358    0.000172   10.797358 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002980    0.038814    0.381127   11.178484 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.038814    0.000211   11.178696 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.038274    0.047796    0.118932   11.297627 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.049908    0.008191   11.305818 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049834    0.181258    0.528272   11.834089 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.182136    0.011394   11.845483 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                             11.845483   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.619066   29.273998   library setup time
                                             29.273998   data required time
---------------------------------------------------------------------------------------------
                                             29.273998   data required time
                                            -11.845483   data arrival time
---------------------------------------------------------------------------------------------
                                             17.428514   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003672    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840176    0.000092   10.180093 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002254    0.036233    0.616919   10.797011 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.036233    0.000165   10.797176 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002382    0.036697    0.377328   11.174504 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.036697    0.000116   11.174621 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.035484    0.045303    0.116464   11.291085 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.047082    0.007312   11.298397 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051109    0.185102    0.530553   11.828951 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.185992    0.011606   11.840556 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                             11.840556   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.620509   29.272552   library setup time
                                             29.272552   data required time
---------------------------------------------------------------------------------------------
                                             29.272552   data required time
                                            -11.840556   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431997   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003017    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840160    0.000084   10.180084 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002246    0.036196    0.616886   10.796970 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.036196    0.000099   10.797070 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003278    0.040183    0.382933   11.180002 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.040183    0.000243   11.180245 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.040787    0.050052    0.120783   11.301028 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.052717    0.009389   11.310417 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046120    0.169503    0.520821   11.831238 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.170313    0.010634   11.841872 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                             11.841872   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.614643   29.278421   library setup time
                                             29.278421   data required time
---------------------------------------------------------------------------------------------
                                             29.278421   data required time
                                            -11.841872   data arrival time
---------------------------------------------------------------------------------------------
                                             17.436548   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004179    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840195    0.000102   10.180102 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002315    0.036467    0.617305   10.797408 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.036467    0.000171   10.797579 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002913    0.038522    0.380751   11.178329 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.038522    0.000213   11.178543 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038482    0.047913    0.119108   11.297651 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.049911    0.007987   11.305637 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047011    0.171917    0.523012   11.828650 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.172478    0.008924   11.837574 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                             11.837574   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.615453   29.277611   library setup time
                                             29.277611   data required time
---------------------------------------------------------------------------------------------
                                             29.277611   data required time
                                            -11.837574   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440037   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002506    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840130    0.000068   10.180069 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003292    0.040385    0.623439   10.803508 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.040385    0.000222   10.803730 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003004    0.038896    0.382898   11.186628 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.038896    0.000205   11.186833 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013637    0.032550    0.107444   11.294277 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.032597    0.001149   11.295426 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046879    0.171833    0.515516   11.810942 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.172355    0.008606   11.819549 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                             11.819549   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.615407   29.277657   library setup time
                                             29.277657   data required time
---------------------------------------------------------------------------------------------
                                             29.277657   data required time
                                            -11.819549   data arrival time
---------------------------------------------------------------------------------------------
                                             17.458109   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003169    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840172    0.000091   10.180091 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003802    0.042773    0.626486   10.806578 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.042773    0.000250   10.806828 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004406    0.043858    0.391466   11.198294 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.043858    0.000294   11.198587 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.012600    0.032380    0.098839   11.297426 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.032424    0.001120   11.298547 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044145    0.163384    0.508877   11.807423 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.163825    0.007746   11.815168 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                             11.815168   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.612215   29.280848   library setup time
                                             29.280848   data required time
---------------------------------------------------------------------------------------------
                                             29.280848   data required time
                                            -11.815168   data arrival time
---------------------------------------------------------------------------------------------
                                             17.465677   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003211    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840176    0.000092   10.180093 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002419    0.036765    0.617966   10.798059 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036765    0.000161   10.798220 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002925    0.038576    0.380958   11.179178 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.038576    0.000187   11.179365 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013799    0.033782    0.098695   11.278061 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.033829    0.001177   11.279238 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043799    0.162481    0.508103   11.787340 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.163035    0.008622   11.795962 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                             11.795962   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.611920   29.281143   library setup time
                                             29.281143   data required time
---------------------------------------------------------------------------------------------
                                             29.281143   data required time
                                            -11.795962   data arrival time
---------------------------------------------------------------------------------------------
                                             17.485182   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003260    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840192    0.000100   10.180100 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.035818    0.616247   10.796348 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035818    0.000151   10.796498 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002176    0.035988    0.375869   11.172367 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.035988    0.000107   11.172474 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012540    0.032263    0.095498   11.267972 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.032298    0.000991   11.268963 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038538    0.145240    0.495742   11.764705 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.145498    0.005683   11.770388 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                             11.770388   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.605359   29.287704   library setup time
                                             29.287704   data required time
---------------------------------------------------------------------------------------------
                                             29.287704   data required time
                                            -11.770388   data arrival time
---------------------------------------------------------------------------------------------
                                             17.517317   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003703    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840176    0.000092   10.180093 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.035763    0.616148   10.796241 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035763    0.000156   10.796397 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001846    0.034767    0.373766   11.170163 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.034767    0.000090   11.170253 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.012367    0.032046    0.094731   11.264984 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.032077    0.000953   11.265937 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.034489    0.133830    0.485247   11.751184 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.134045    0.004970   11.756155 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                             11.756155   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.601073   29.291990   library setup time
                                             29.291990   data required time
---------------------------------------------------------------------------------------------
                                             29.291990   data required time
                                            -11.756155   data arrival time
---------------------------------------------------------------------------------------------
                                             17.535837   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004738    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920241    0.000127    9.460127 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006185    0.060145    0.427377    9.887505 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.060145    0.000439    9.887943 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004584    0.049378    0.406460   10.294403 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.049378    0.000359   10.294762 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.019128    0.046776    0.093251   10.388013 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.047014    0.002765   10.390778 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.086658    0.645292    0.824174   11.214952 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.647069    0.029226   11.244177 ^ SRAM_0/AD[0] (EF_SRAM_1024x32)
                                             11.244177   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.538302   29.354761   library setup time
                                             29.354761   data required time
---------------------------------------------------------------------------------------------
                                             29.354761   data required time
                                            -11.244177   data arrival time
---------------------------------------------------------------------------------------------
                                             18.110584   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.003159    0.920000    0.000000    9.460000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920172    0.000091    9.460091 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002070    0.033119    0.402321    9.862411 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.033119    0.000156    9.862568 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003679    0.043519    0.395628   10.258197 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.043519    0.000276   10.258472 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019394    0.047231    0.092218   10.350691 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.047409    0.002393   10.353083 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.077409    0.576758    0.779707   11.132791 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.578028    0.023374   11.156164 ^ SRAM_0/AD[3] (EF_SRAM_1024x32)
                                             11.156164   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.535894   29.357170   library setup time
                                             29.357170   data required time
---------------------------------------------------------------------------------------------
                                             29.357170   data required time
                                            -11.156164   data arrival time
---------------------------------------------------------------------------------------------
                                             18.201006   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004612    0.920000    0.000000    9.460000 ^ wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920237    0.000124    9.460125 ^ hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002801    0.037289    0.407194    9.867319 ^ hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.037289    0.000215    9.867534 ^ hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003683    0.043546    0.396596   10.264130 ^ hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.043546    0.000271   10.264400 ^ input3/A (sky130_fd_sc_hd__buf_4)
     1    0.066267    0.140211    0.158677   10.423077 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.140637    0.006613   10.429690 ^ hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048008    0.359805    0.646788   11.076479 ^ hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.360000    0.008103   11.084581 ^ SRAM_0/AD[1] (EF_SRAM_1024x32)
                                             11.084581   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.521272   29.371792   library setup time
                                             29.371792   data required time
---------------------------------------------------------------------------------------------
                                             29.371792   data required time
                                            -11.084581   data arrival time
---------------------------------------------------------------------------------------------
                                             18.287210   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004937    0.920000    0.000000    9.460000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920220    0.000115    9.460115 ^ hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003852    0.044603    0.414106    9.874222 ^ hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.044603    0.000251    9.874473 ^ hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003231    0.040551    0.395214   10.269687 ^ hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.040551    0.000235   10.269922 ^ input7/A (sky130_fd_sc_hd__buf_4)
     1    0.058603    0.125893    0.142517   10.412439 ^ input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.128223    0.014339   10.426778 ^ hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047876    0.358846    0.645317   11.072095 ^ hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.359033    0.007941   11.080036 ^ SRAM_0/AD[5] (EF_SRAM_1024x32)
                                             11.080036   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.521190   29.371872   library setup time
                                             29.371872   data required time
---------------------------------------------------------------------------------------------
                                             29.371872   data required time
                                            -11.080036   data arrival time
---------------------------------------------------------------------------------------------
                                             18.291836   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003475    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920165    0.000087    9.460087 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003009    0.039021    0.638509   10.098596 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.039021    0.000188   10.098784 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003043    0.039076    0.382592   10.481376 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.039076    0.000217   10.481593 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.064184    0.069768    0.135391   10.616984 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.073512    0.013235   10.630219 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044243    0.163526    0.526008   11.156226 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.163937    0.007501   11.163727 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                             11.163727   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.421389   29.471674   library setup time
                                             29.471674   data required time
---------------------------------------------------------------------------------------------
                                             29.471674   data required time
                                            -11.163727   data arrival time
---------------------------------------------------------------------------------------------
                                             18.307947   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004009    0.920000    0.000000    9.460000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920195    0.000102    9.460102 ^ hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002125    0.033412    0.402684    9.862786 ^ hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.033412    0.000159    9.862946 ^ hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003450    0.042000    0.394171   10.257116 ^ hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.042000    0.000247   10.257363 ^ input8/A (sky130_fd_sc_hd__buf_4)
     1    0.053544    0.115760    0.136160   10.393523 ^ input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.117778    0.012803   10.406326 ^ hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048529    0.363581    0.647467   11.053794 ^ hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.363811    0.008782   11.062576 ^ SRAM_0/AD[6] (EF_SRAM_1024x32)
                                             11.062576   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.521596   29.371466   library setup time
                                             29.371466   data required time
---------------------------------------------------------------------------------------------
                                             29.371466   data required time
                                            -11.062576   data arrival time
---------------------------------------------------------------------------------------------
                                             18.308889   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003090    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920162    0.000085    9.460086 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002933    0.038670    0.638025   10.098110 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.038670    0.000190   10.098300 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003008    0.038927    0.382231   10.480532 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.038927    0.000215   10.480746 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.049333    0.057824    0.125247   10.605993 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.061426    0.011759   10.617753 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046748    0.171100    0.527262   11.145015 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.171509    0.007653   11.152668 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                             11.152668   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.424462   29.468601   library setup time
                                             29.468601   data required time
---------------------------------------------------------------------------------------------
                                             29.468601   data required time
                                            -11.152668   data arrival time
---------------------------------------------------------------------------------------------
                                             18.315933   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003853    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920174    0.000091    9.460092 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.034944    0.631604   10.091696 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.034944    0.000143   10.091839 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003410    0.040839    0.383262   10.475101 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.040839    0.000253   10.475354 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.049497    0.057504    0.127283   10.602637 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.060208    0.010231   10.612868 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047519    0.173908    0.527474   11.140343 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.174633    0.010141   11.150483 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                             11.150483   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.425730   29.467333   library setup time
                                             29.467333   data required time
---------------------------------------------------------------------------------------------
                                             29.467333   data required time
                                            -11.150483   data arrival time
---------------------------------------------------------------------------------------------
                                             18.316849   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003285    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920191    0.000100    9.460100 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002059    0.035503    0.632529   10.092629 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035503    0.000151   10.092780 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002730    0.037735    0.379211   10.471992 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.037735    0.000202   10.472193 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046885    0.054781    0.125170   10.597363 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.057250    0.009575   10.606937 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046416    0.170067    0.524634   11.131572 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.170487    0.007737   11.139309 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                             11.139309   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.424048   29.469015   library setup time
                                             29.469015   data required time
---------------------------------------------------------------------------------------------
                                             29.469015   data required time
                                            -11.139309   data arrival time
---------------------------------------------------------------------------------------------
                                             18.329706   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003848    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920186    0.000098    9.460098 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001958    0.035115    0.631892   10.091990 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.035115    0.000143   10.092133 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002704    0.037627    0.378891   10.471024 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.037627    0.000205   10.471229 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.044246    0.053118    0.121962   10.593190 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.056122    0.010314   10.603505 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045941    0.168590    0.523011   11.126516 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.168994    0.007550   11.134067 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                             11.134067   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.423441   29.469622   library setup time
                                             29.469622   data required time
---------------------------------------------------------------------------------------------
                                             29.469622   data required time
                                            -11.134067   data arrival time
---------------------------------------------------------------------------------------------
                                             18.335556   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003439    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180162    0.000085    8.740086 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002487    0.035350    0.407699    9.147784 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035350    0.000175    9.147959 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012080    0.100928    0.443036    9.590995 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100937    0.001071    9.592066 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073880    0.070795    0.103497    9.695563 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082719    0.023041    9.718604 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.173226    0.156660    9.875263 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.191676    0.045182    9.920445 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              9.920445   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.621588   29.271475   library setup time
                                             29.271475   data required time
---------------------------------------------------------------------------------------------
                                             29.271475   data required time
                                             -9.920445   data arrival time
---------------------------------------------------------------------------------------------
                                             19.351030   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003670    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180175    0.000092    8.740092 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144797 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144952 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011779    0.098754    0.440920    9.585872 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098762    0.001015    9.586887 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075077    0.071868    0.104751    9.691638 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083035    0.022559    9.714197 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.172507    0.150107    9.864304 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.198356    0.053362    9.917665 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              9.917665   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.624133   29.268929   library setup time
                                             29.268929   data required time
---------------------------------------------------------------------------------------------
                                             29.268929   data required time
                                             -9.917665   data arrival time
---------------------------------------------------------------------------------------------
                                             19.351265   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003439    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180162    0.000085    8.740086 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002487    0.035350    0.407699    9.147784 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035350    0.000175    9.147959 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012080    0.100928    0.443036    9.590995 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100937    0.001071    9.592066 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073880    0.070795    0.103497    9.695563 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082719    0.023041    9.718604 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.173226    0.156660    9.875263 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.191487    0.044945    9.920209 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              9.920209   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.621516   29.271545   library setup time
                                             29.271545   data required time
---------------------------------------------------------------------------------------------
                                             29.271545   data required time
                                             -9.920209   data arrival time
---------------------------------------------------------------------------------------------
                                             19.351337   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003670    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180175    0.000092    8.740092 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144797 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144952 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011779    0.098754    0.440920    9.585872 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098762    0.001015    9.586887 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075077    0.071868    0.104751    9.691638 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083035    0.022559    9.714197 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.172507    0.150107    9.864304 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.198142    0.053121    9.917424 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              9.917424   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.624052   29.269011   library setup time
                                             29.269011   data required time
---------------------------------------------------------------------------------------------
                                             29.269011   data required time
                                             -9.917424   data arrival time
---------------------------------------------------------------------------------------------
                                             19.351585   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003439    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180162    0.000085    8.740086 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002487    0.035350    0.407699    9.147784 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035350    0.000175    9.147959 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012080    0.100928    0.443036    9.590995 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100937    0.001071    9.592066 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073880    0.070795    0.103497    9.695563 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082719    0.023041    9.718604 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.173226    0.156660    9.875263 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.191117    0.044482    9.919745 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              9.919745   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.621375   29.271688   library setup time
                                             29.271688   data required time
---------------------------------------------------------------------------------------------
                                             29.271688   data required time
                                             -9.919745   data arrival time
---------------------------------------------------------------------------------------------
                                             19.351942   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003670    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180175    0.000092    8.740092 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144797 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144952 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011779    0.098754    0.440920    9.585872 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098762    0.001015    9.586887 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075077    0.071868    0.104751    9.691638 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083035    0.022559    9.714197 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.172507    0.150107    9.864304 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.197747    0.052675    9.916979 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              9.916979   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.623901   29.269161   library setup time
                                             29.269161   data required time
---------------------------------------------------------------------------------------------
                                             29.269161   data required time
                                             -9.916979   data arrival time
---------------------------------------------------------------------------------------------
                                             19.352182   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003439    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180162    0.000085    8.740086 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002487    0.035350    0.407699    9.147784 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035350    0.000175    9.147959 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012080    0.100928    0.443036    9.590995 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100937    0.001071    9.592066 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073880    0.070795    0.103497    9.695563 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082719    0.023041    9.718604 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.173226    0.156660    9.875263 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.190625    0.043861    9.919125 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              9.919125   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.621188   29.271875   library setup time
                                             29.271875   data required time
---------------------------------------------------------------------------------------------
                                             29.271875   data required time
                                             -9.919125   data arrival time
---------------------------------------------------------------------------------------------
                                             19.352751   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003670    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180175    0.000092    8.740092 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144797 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144952 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011779    0.098754    0.440920    9.585872 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098762    0.001015    9.586887 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075077    0.071868    0.104751    9.691638 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083035    0.022559    9.714197 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.172507    0.150107    9.864304 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.197121    0.051966    9.916269 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              9.916269   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.623663   29.269400   library setup time
                                             29.269400   data required time
---------------------------------------------------------------------------------------------
                                             29.269400   data required time
                                             -9.916269   data arrival time
---------------------------------------------------------------------------------------------
                                             19.353130   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003439    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180162    0.000085    8.740086 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002487    0.035350    0.407699    9.147784 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035350    0.000175    9.147959 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012080    0.100928    0.443036    9.590995 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100937    0.001071    9.592066 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073880    0.070795    0.103497    9.695563 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082719    0.023041    9.718604 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.173226    0.156660    9.875263 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.189876    0.042908    9.918172 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              9.918172   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.620903   29.272161   library setup time
                                             29.272161   data required time
---------------------------------------------------------------------------------------------
                                             29.272161   data required time
                                             -9.918172   data arrival time
---------------------------------------------------------------------------------------------
                                             19.353989   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003670    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180175    0.000092    8.740092 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144797 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144952 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011779    0.098754    0.440920    9.585872 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098762    0.001015    9.586887 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075077    0.071868    0.104751    9.691638 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083035    0.022559    9.714197 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.172507    0.150107    9.864304 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.196198    0.050910    9.915213 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              9.915213   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.623311   29.269753   library setup time
                                             29.269753   data required time
---------------------------------------------------------------------------------------------
                                             29.269753   data required time
                                             -9.915213   data arrival time
---------------------------------------------------------------------------------------------
                                             19.354538   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003439    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180162    0.000085    8.740086 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002487    0.035350    0.407699    9.147784 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035350    0.000175    9.147959 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012080    0.100928    0.443036    9.590995 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100937    0.001071    9.592066 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073880    0.070795    0.103497    9.695563 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082719    0.023041    9.718604 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.173226    0.156660    9.875263 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.188886    0.041630    9.916893 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              9.916893   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.620525   29.272537   library setup time
                                             29.272537   data required time
---------------------------------------------------------------------------------------------
                                             29.272537   data required time
                                             -9.916893   data arrival time
---------------------------------------------------------------------------------------------
                                             19.355642   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003670    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180175    0.000092    8.740092 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144797 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144952 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011779    0.098754    0.440920    9.585872 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098762    0.001015    9.586887 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075077    0.071868    0.104751    9.691638 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083035    0.022559    9.714197 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.172507    0.150107    9.864304 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.195246    0.049809    9.914112 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              9.914112   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.622949   29.270115   library setup time
                                             29.270115   data required time
---------------------------------------------------------------------------------------------
                                             29.270115   data required time
                                             -9.914112   data arrival time
---------------------------------------------------------------------------------------------
                                             19.356001   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024828    0.032932    0.082525    9.672077 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.033630    0.003810    9.675887 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.190418    0.134825    9.810713 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.244895    0.083757    9.894469 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              9.894469   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.641867   29.251196   library setup time
                                             29.251196   data required time
---------------------------------------------------------------------------------------------
                                             29.251196   data required time
                                             -9.894469   data arrival time
---------------------------------------------------------------------------------------------
                                             19.356726   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024828    0.032932    0.082525    9.672077 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.033630    0.003810    9.675887 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.190418    0.134825    9.810713 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.244619    0.083499    9.894211 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              9.894211   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.641761   29.251301   library setup time
                                             29.251301   data required time
---------------------------------------------------------------------------------------------
                                             29.251301   data required time
                                             -9.894211   data arrival time
---------------------------------------------------------------------------------------------
                                             19.357088   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003439    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180162    0.000085    8.740086 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002487    0.035350    0.407699    9.147784 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035350    0.000175    9.147959 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012080    0.100928    0.443036    9.590995 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100937    0.001071    9.592066 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073880    0.070795    0.103497    9.695563 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082719    0.023041    9.718604 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.173226    0.156660    9.875263 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.187879    0.040310    9.915573 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              9.915573   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.620142   29.272921   library setup time
                                             29.272921   data required time
---------------------------------------------------------------------------------------------
                                             29.272921   data required time
                                             -9.915573   data arrival time
---------------------------------------------------------------------------------------------
                                             19.357347   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003670    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180175    0.000092    8.740092 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144797 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144952 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011779    0.098754    0.440920    9.585872 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098762    0.001015    9.586887 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075077    0.071868    0.104751    9.691638 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083035    0.022559    9.714197 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.172507    0.150107    9.864304 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.194063    0.048424    9.912727 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              9.912727   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.622498   29.270565   library setup time
                                             29.270565   data required time
---------------------------------------------------------------------------------------------
                                             29.270565   data required time
                                             -9.912727   data arrival time
---------------------------------------------------------------------------------------------
                                             19.357838   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024828    0.032932    0.082525    9.672077 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.033630    0.003810    9.675887 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.190418    0.134825    9.810713 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.244032    0.082950    9.893662 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              9.893662   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.641538   29.251524   library setup time
                                             29.251524   data required time
---------------------------------------------------------------------------------------------
                                             29.251524   data required time
                                             -9.893662   data arrival time
---------------------------------------------------------------------------------------------
                                             19.357862   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024828    0.032932    0.082525    9.672077 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.033630    0.003810    9.675887 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.190418    0.134825    9.810713 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.243229    0.082186    9.892899 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              9.892899   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.641232   29.251831   library setup time
                                             29.251831   data required time
---------------------------------------------------------------------------------------------
                                             29.251831   data required time
                                             -9.892899   data arrival time
---------------------------------------------------------------------------------------------
                                             19.358932   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024828    0.032932    0.082525    9.672077 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.033630    0.003810    9.675887 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.190418    0.134825    9.810713 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.242256    0.081275    9.891987 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              9.891987   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.640861   29.252201   library setup time
                                             29.252201   data required time
---------------------------------------------------------------------------------------------
                                             29.252201   data required time
                                             -9.891987   data arrival time
---------------------------------------------------------------------------------------------
                                             19.360216   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024828    0.032932    0.082525    9.672077 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.033630    0.003810    9.675887 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.190418    0.134825    9.810713 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.240915    0.080009    9.890721 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              9.890721   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.640350   29.252712   library setup time
                                             29.252712   data required time
---------------------------------------------------------------------------------------------
                                             29.252712   data required time
                                             -9.890721   data arrival time
---------------------------------------------------------------------------------------------
                                             19.361992   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003439    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180162    0.000085    8.740086 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002487    0.035350    0.407699    9.147784 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035350    0.000175    9.147959 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012080    0.100928    0.443036    9.590995 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100937    0.001071    9.592066 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073880    0.070795    0.103497    9.695563 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082719    0.023041    9.718604 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.173226    0.156660    9.875263 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.184999    0.036380    9.911643 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              9.911643   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.619044   29.274019   library setup time
                                             29.274019   data required time
---------------------------------------------------------------------------------------------
                                             29.274019   data required time
                                             -9.911643   data arrival time
---------------------------------------------------------------------------------------------
                                             19.362375   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003670    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180175    0.000092    8.740092 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144797 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144952 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011779    0.098754    0.440920    9.585872 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098762    0.001015    9.586887 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075077    0.071868    0.104751    9.691638 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083035    0.022559    9.714197 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.172507    0.150107    9.864304 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.190672    0.044339    9.908642 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              9.908642   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.621206   29.271856   library setup time
                                             29.271856   data required time
---------------------------------------------------------------------------------------------
                                             29.271856   data required time
                                             -9.908642   data arrival time
---------------------------------------------------------------------------------------------
                                             19.363214   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024828    0.032932    0.082525    9.672077 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.033630    0.003810    9.675887 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.190418    0.134825    9.810713 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.239139    0.078319    9.889031 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              9.889031   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.639673   29.253389   library setup time
                                             29.253389   data required time
---------------------------------------------------------------------------------------------
                                             29.253389   data required time
                                             -9.889031   data arrival time
---------------------------------------------------------------------------------------------
                                             19.364357   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024828    0.032932    0.082525    9.672077 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.033630    0.003810    9.675887 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.190418    0.134825    9.810713 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.234984    0.074290    9.885002 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              9.885002   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.638090   29.254972   library setup time
                                             29.254972   data required time
---------------------------------------------------------------------------------------------
                                             29.254972   data required time
                                             -9.885002   data arrival time
---------------------------------------------------------------------------------------------
                                             19.369970   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003894    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140172    0.000090    9.310090 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003431    0.041086    0.427260    9.737350 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.041086    0.000222    9.737572 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019479    0.074896    0.138411    9.875983 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.075058    0.002639    9.878622 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.096383    0.143196    0.134853   10.013474 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.144805    0.012828   10.026302 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                             10.026302   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.484179   29.408886   library setup time
                                             29.408886   data required time
---------------------------------------------------------------------------------------------
                                             29.408886   data required time
                                            -10.026302   data arrival time
---------------------------------------------------------------------------------------------
                                             19.382584   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004491    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180230    0.000121    8.740121 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408103    9.148224 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148399 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584710 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585601 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027233    0.034816    0.084113    9.669714 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035518    0.003974    9.673688 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.172545    0.139927    9.813615 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.200108    0.055188    9.868803 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              9.868803   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.624801   29.268261   library setup time
                                             29.268261   data required time
---------------------------------------------------------------------------------------------
                                             29.268261   data required time
                                             -9.868803   data arrival time
---------------------------------------------------------------------------------------------
                                             19.399458   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004491    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180230    0.000121    8.740121 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408103    9.148224 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148399 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584710 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585601 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027233    0.034816    0.084113    9.669714 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035518    0.003974    9.673688 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.172545    0.139927    9.813615 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.199859    0.054913    9.868528 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              9.868528   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.624706   29.268358   library setup time
                                             29.268358   data required time
---------------------------------------------------------------------------------------------
                                             29.268358   data required time
                                             -9.868528   data arrival time
---------------------------------------------------------------------------------------------
                                             19.399828   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004491    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180230    0.000121    8.740121 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408103    9.148224 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148399 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584710 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585601 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027233    0.034816    0.084113    9.669714 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035518    0.003974    9.673688 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.172545    0.139927    9.813615 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.199431    0.054440    9.868055 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              9.868055   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.624543   29.268518   library setup time
                                             29.268518   data required time
---------------------------------------------------------------------------------------------
                                             29.268518   data required time
                                             -9.868055   data arrival time
---------------------------------------------------------------------------------------------
                                             19.400463   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004491    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180230    0.000121    8.740121 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408103    9.148224 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148399 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584710 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585601 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027233    0.034816    0.084113    9.669714 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035518    0.003974    9.673688 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.172545    0.139927    9.813615 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.198751    0.053682    9.867297 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              9.867297   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.624284   29.268778   library setup time
                                             29.268778   data required time
---------------------------------------------------------------------------------------------
                                             29.268778   data required time
                                             -9.867297   data arrival time
---------------------------------------------------------------------------------------------
                                             19.401480   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004491    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180230    0.000121    8.740121 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408103    9.148224 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148399 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584710 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585601 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027233    0.034816    0.084113    9.669714 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035518    0.003974    9.673688 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.172545    0.139927    9.813615 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.197802    0.052617    9.866233 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              9.866233   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.623923   29.269140   library setup time
                                             29.269140   data required time
---------------------------------------------------------------------------------------------
                                             29.269140   data required time
                                             -9.866233   data arrival time
---------------------------------------------------------------------------------------------
                                             19.402908   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004491    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180230    0.000121    8.740121 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408103    9.148224 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148399 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584710 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585601 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027233    0.034816    0.084113    9.669714 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035518    0.003974    9.673688 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.172545    0.139927    9.813615 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.196758    0.051434    9.865049 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              9.865049   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.623525   29.269539   library setup time
                                             29.269539   data required time
---------------------------------------------------------------------------------------------
                                             29.269539   data required time
                                             -9.865049   data arrival time
---------------------------------------------------------------------------------------------
                                             19.404490   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004491    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180230    0.000121    8.740121 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408103    9.148224 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148399 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584710 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585601 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027233    0.034816    0.084113    9.669714 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035518    0.003974    9.673688 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.172545    0.139927    9.813615 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.192591    0.046565    9.860181 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              9.860181   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.621937   29.271128   library setup time
                                             29.271128   data required time
---------------------------------------------------------------------------------------------
                                             29.271128   data required time
                                             -9.860181   data arrival time
---------------------------------------------------------------------------------------------
                                             19.410946   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004491    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180230    0.000121    8.740121 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408103    9.148224 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148399 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584710 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585601 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027233    0.034816    0.084113    9.669714 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.035518    0.003974    9.673688 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.172545    0.139927    9.813615 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.187094    0.039749    9.853364 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              9.853364   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   29.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   29.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   29.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.893063   clock uncertainty
                                  0.000000   29.893063   clock reconvergence pessimism
                                 -0.619842   29.273222   library setup time
                                             29.273222   data required time
---------------------------------------------------------------------------------------------
                                             29.273222   data required time
                                             -9.853364   data arrival time
---------------------------------------------------------------------------------------------
                                             19.419859   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.084876    0.014019    5.779414 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054536    0.055837    0.124580    5.903994 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.056157    0.003196    5.907190 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015242    0.107087    0.276120    6.183310 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.107090    0.000766    6.184075 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003674    0.030461    0.122970    6.307045 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.030461    0.000286    6.307331 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.307331   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076531    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014   29.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   29.826784 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.084876    0.012687   29.839470 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054536    0.055837    0.112713   29.952185 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.056157    0.002892   29.955076 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.855078   clock uncertainty
                                  0.951809   30.806889   clock reconvergence pessimism
                                 -0.069571   30.737316   library setup time
                                             30.737316   data required time
---------------------------------------------------------------------------------------------
                                             30.737316   data required time
                                             -6.307331   data arrival time
---------------------------------------------------------------------------------------------
                                             24.429983   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.084876    0.014019    5.779414 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054536    0.055837    0.124580    5.903994 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.056157    0.003196    5.907190 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015242    0.107087    0.276120    6.183310 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.107100    0.001270    6.184579 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.167328    0.181670    6.366249 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.167941    0.008700    6.374949 ^ wbs_ack_o (out)
                                              6.374949   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.374949   data arrival time
---------------------------------------------------------------------------------------------
                                             39.765049   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003737    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170185    0.000097   10.310097 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002840    0.037472    0.409375   10.719472 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.037472    0.000205   10.719677 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.011400    0.104576    0.108275   10.827952 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.104595    0.001208   10.829160 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.100702    0.219294    0.234335   11.063496 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.223034    0.024066   11.087562 ^ SRAM_0/EN (EF_SRAM_1024x32)
                                             11.087562   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.076531    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014012   54.664013 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771   54.826782 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002732   54.829514 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132   54.972645 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020414   54.993061 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   54.893063   clock uncertainty
                                  0.000000   54.893063   clock reconvergence pessimism
                                 -1.237433   53.655632   library setup time
                                             53.655632   data required time
---------------------------------------------------------------------------------------------
                                             53.655632   data required time
                                            -11.087562   data arrival time
---------------------------------------------------------------------------------------------
                                             42.568069   slack (MET)



