{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 05:35:37 2015 " "Info: Processing started: Fri Apr 17 05:35:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSC343_Latches_Flipflop -c CSC343_Latches_Flipflop --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CSC343_Latches_Flipflop -c CSC343_Latches_Flipflop --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-behav " "Info: Found design unit 1: D_latch-behav" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Info: Found entity 1: D_latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec_7seg-struct " "Info: Found design unit 1: Dec_7seg-struct" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dec_7seg " "Info: Found entity 1: Dec_7seg" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2to4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode2to4-arch " "Info: Found design unit 1: decode2to4-arch" {  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode2to4 " "Info: Found entity 1: decode2to4" {  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gated_sr_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gated_sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gated_SR_Latch-behav " "Info: Found design unit 1: Gated_SR_Latch-behav" {  } { { "Gated_SR_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Gated_SR_latch.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gated_SR_Latch " "Info: Found entity 1: Gated_SR_Latch" {  } { { "Gated_SR_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Gated_SR_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flip_flop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jk_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_Flip_Flop-behav " "Info: Found design unit 1: JK_Flip_Flop-behav" {  } { { "JK_Flip_Flop.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/JK_Flip_Flop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JK_Flip_Flop " "Info: Found entity 1: JK_Flip_Flop" {  } { { "JK_Flip_Flop.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/JK_Flip_Flop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file master_slave_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_Slave_Dff-behav " "Info: Found design unit 1: Master_Slave_Dff-behav" {  } { { "Master_Slave_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Master_Slave_Dff.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Master_Slave_Dff " "Info: Found entity 1: Master_Slave_Dff" {  } { { "Master_Slave_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Master_Slave_Dff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file positive_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Positive_Dff-behav " "Info: Found design unit 1: Positive_Dff-behav" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Positive_Dff.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Positive_Dff " "Info: Found entity 1: Positive_Dff" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Positive_Dff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_latch-behav " "Info: Found design unit 1: SR_latch-behav" {  } { { "SR_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SR_latch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_latch " "Info: Found entity 1: SR_latch" {  } { { "SR_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SR_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-behav " "Info: Found design unit 1: SRAM-behav" {  } { { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Info: Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_Flip_Flop-behav " "Info: Found design unit 1: T_Flip_Flop-behav" {  } { { "T_Flip_Flop.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/T_Flip_Flop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_Flip_Flop " "Info: Found entity 1: T_Flip_Flop" {  } { { "T_Flip_Flop.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/T_Flip_Flop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM16-behav " "Info: Found design unit 1: SRAM16-behav" {  } { { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM16 " "Info: Found entity 1: SRAM16" {  } { { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x16_sram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4x16_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4x16_SRAM " "Info: Found entity 1: 4x16_SRAM" {  } { { "4x16_SRAM.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/4x16_SRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg_sel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec_7seg_sel-struct " "Info: Found design unit 1: Dec_7seg_sel-struct" {  } { { "Dec_7seg_sel.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dec_7seg_sel " "Info: Found entity 1: Dec_7seg_sel" {  } { { "Dec_7seg_sel.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4to16-arch " "Info: Found design unit 1: decode4to16-arch" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode4to16.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode4to16 " "Info: Found entity 1: decode4to16" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode4to16.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM4-behav " "Info: Found design unit 1: SRAM4-behav" {  } { { "SRAM4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM4 " "Info: Found entity 1: SRAM4" {  } { { "SRAM4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg_hex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg_HEX-a " "Info: Found design unit 1: dec_7seg_HEX-a" {  } { { "dec_7seg_HEX.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/dec_7seg_HEX.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_HEX " "Info: Found entity 1: dec_7seg_HEX" {  } { { "dec_7seg_HEX.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/dec_7seg_HEX.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16x4_sram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16x4_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16x4_SRAM " "Info: Found entity 1: 16x4_SRAM" {  } { { "16x4_SRAM.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/16x4_SRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM16 " "Info: Elaborating entity \"SRAM16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:s16_s0 " "Info: Elaborating entity \"SRAM\" for hierarchy \"SRAM:s16_s0\"" {  } { { "SRAM16.vhd" "s16_s0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Positive_Dff SRAM:s16_s0\|Positive_Dff:s0 " "Info: Elaborating entity \"Positive_Dff\" for hierarchy \"SRAM:s16_s0\|Positive_Dff:s0\"" {  } { { "SRAM.vhd" "s0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NQ1 Positive_Dff.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at Positive_Dff.vhd(14): object \"NQ1\" assigned a value but never read" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Positive_Dff.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0 " "Info: Elaborating entity \"D_latch\" for hierarchy \"SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\"" {  } { { "Positive_Dff.vhd" "p_dff0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Positive_Dff.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q D_latch.vhd(11) " "Warning (10631): VHDL Process Statement warning at D_latch.vhd(11): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "notQ D_latch.vhd(11) " "Warning (10631): VHDL Process Statement warning at D_latch.vhd(11): inferring latch(es) for signal or variable \"notQ\", which holds its previous value in one or more paths through the process" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notQ D_latch.vhd(11) " "Info (10041): Inferred latch for \"notQ\" at D_latch.vhd(11)" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q D_latch.vhd(11) " "Info (10041): Inferred latch for \"Q\" at D_latch.vhd(11)" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 05:35:43 2015 " "Info: Processing ended: Fri Apr 17 05:35:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 05:35:44 2015 " "Info: Processing started: Fri Apr 17 05:35:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off CSC343_Latches_Flipflop -c CSC343_Latches_Flipflop " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CSC343_Latches_Flipflop -c CSC343_Latches_Flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/test_SRAM16.vwf " "Info: Using vector source file \"C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/test_SRAM16.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     96.49 % " "Info: Simulation coverage is      96.49 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "424 " "Info: Number of transitions in simulation is 424" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 05:35:45 2015 " "Info: Processing ended: Fri Apr 17 05:35:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Compile & Simulate 0 s 3 s " "Info: Quartus II Compile & Simulate was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
