Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 28 16:59:57 2024
| Host         : ALEXANDERSUE0D5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a12ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             245 |          151 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+------------------+------------------+----------------+--------------+
|         Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG               |               |                  |                2 |              3 |         1.50 |
|  PC_reg_rep[3]_i_2_n_0       |               |                  |                2 |              4 |         2.00 |
|  IR_reg[30]_i_2_n_0          |               |                  |                5 |             14 |         2.80 |
|  GPR_reg[0][15]_i_2_n_0      |               |                  |               13 |             16 |         1.23 |
|  GPR_reg[1][15]_i_2_n_0      |               |                  |               12 |             16 |         1.33 |
|  GPR_reg[2][15]_i_2_n_0      |               |                  |               14 |             16 |         1.14 |
|  GPR_reg[6][15]_i_2_n_0      |               |                  |               15 |             16 |         1.07 |
|  GPR_reg[7][15]_i_2_n_0      |               |                  |               12 |             16 |         1.33 |
|  SGPR_reg[15]_i_1_n_0        |               |                  |                6 |             16 |         2.67 |
|  data_mem_reg[2][15]_i_1_n_0 |               |                  |                5 |             16 |         3.20 |
|  data_mem_reg[3][15]_i_1_n_0 |               |                  |                6 |             16 |         2.67 |
|  data_mem_reg[1][15]_i_1_n_0 |               |                  |                6 |             16 |         2.67 |
|  data_mem_reg[0][15]_i_2_n_0 |               |                  |                6 |             16 |         2.67 |
|  dout_reg[15]_i_2_n_0        |               |                  |                9 |             16 |         1.78 |
|  GPR_reg[3][15]_i_2_n_0      |               |                  |               13 |             16 |         1.23 |
|  GPR_reg[5][15]_i_2_n_0      |               |                  |               13 |             16 |         1.23 |
|  GPR_reg[4][15]_i_2_n_0      |               |                  |               12 |             16 |         1.33 |
+------------------------------+---------------+------------------+------------------+----------------+--------------+


