INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/ALU.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module shiftByNPowerOf2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/test_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Wrapper
