Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct 11 08:13:09 2024
| Host         : Curtis-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   59          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.608        0.000                      0                  964        0.185        0.000                      0                  964        4.500        0.000                       0                   352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.608        0.000                      0                  836        0.185        0.000                      0                  836        4.500        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.713        0.000                      0                  128        0.763        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[3][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 2.687ns (29.178%)  route 6.522ns (70.822%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          1.105     8.146    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.124     8.270 r  slc3/cpu/register_file_mod/i__carry_i_19/O
                         net (fo=2, routed)           0.646     8.916    slc3/cpu/register_file_mod/reg_file_reg[5][1]_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.066 r  slc3/cpu/register_file_mod/i__carry_i_3/O
                         net (fo=4, routed)           0.762     9.828    slc3/cpu/alu_mod/alu_a_input[1]
    SLICE_X10Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.550 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.550    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.667 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.667    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.784    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.107 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.610    11.717    slc3/cpu/register_file_mod/alu_output01_in[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.306    12.023 r  slc3/cpu/register_file_mod/data_q[13]_i_3/O
                         net (fo=1, routed)           0.751    12.774    slc3/cpu/cpu_control/reg_file_reg[7][15][2]
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124    12.898 r  slc3/cpu/cpu_control/data_q[13]_i_2/O
                         net (fo=1, routed)           0.452    13.350    slc3/cpu/cpu_control/data_q[13]_i_2_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.474 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.854    14.328    slc3/cpu/register_file_mod/D[13]
    SLICE_X14Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.759    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X14Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][13]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X14Y68         FDCE (Setup_fdce_C_D)       -0.045    14.935    slc3/cpu/register_file_mod/reg_file_reg[3][13]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 2.687ns (29.340%)  route 6.471ns (70.660%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          1.105     8.146    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.124     8.270 r  slc3/cpu/register_file_mod/i__carry_i_19/O
                         net (fo=2, routed)           0.646     8.916    slc3/cpu/register_file_mod/reg_file_reg[5][1]_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.066 r  slc3/cpu/register_file_mod/i__carry_i_3/O
                         net (fo=4, routed)           0.762     9.828    slc3/cpu/alu_mod/alu_a_input[1]
    SLICE_X10Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.550 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.550    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.667 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.667    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.784    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.107 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.610    11.717    slc3/cpu/register_file_mod/alu_output01_in[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.306    12.023 r  slc3/cpu/register_file_mod/data_q[13]_i_3/O
                         net (fo=1, routed)           0.751    12.774    slc3/cpu/cpu_control/reg_file_reg[7][15][2]
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124    12.898 r  slc3/cpu/cpu_control/data_q[13]_i_2/O
                         net (fo=1, routed)           0.452    13.350    slc3/cpu/cpu_control/data_q[13]_i_2_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.474 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.803    14.277    slc3/cpu/mar_reg/data_q_reg[15]_0[13]
    SLICE_X7Y66          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.500    14.829    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[13]/C
                         clock pessimism              0.270    15.099    
                         clock uncertainty           -0.035    15.063    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)       -0.081    14.982    slc3/cpu/mar_reg/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[7][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 2.687ns (29.627%)  route 6.383ns (70.373%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          1.105     8.146    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.124     8.270 r  slc3/cpu/register_file_mod/i__carry_i_19/O
                         net (fo=2, routed)           0.646     8.916    slc3/cpu/register_file_mod/reg_file_reg[5][1]_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.066 r  slc3/cpu/register_file_mod/i__carry_i_3/O
                         net (fo=4, routed)           0.762     9.828    slc3/cpu/alu_mod/alu_a_input[1]
    SLICE_X10Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.550 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.550    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.667 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.667    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.784    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.107 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.610    11.717    slc3/cpu/register_file_mod/alu_output01_in[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.306    12.023 r  slc3/cpu/register_file_mod/data_q[13]_i_3/O
                         net (fo=1, routed)           0.751    12.774    slc3/cpu/cpu_control/reg_file_reg[7][15][2]
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124    12.898 r  slc3/cpu/cpu_control/data_q[13]_i_2/O
                         net (fo=1, routed)           0.452    13.350    slc3/cpu/cpu_control/data_q[13]_i_2_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.474 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.714    14.188    slc3/cpu/register_file_mod/D[13]
    SLICE_X12Y69         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.429    14.758    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X12Y69         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[7][13]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X12Y69         FDCE (Setup_fdce_C_D)       -0.045    14.934    slc3/cpu/register_file_mod/reg_file_reg[7][13]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.139ns  (logic 2.439ns (26.689%)  route 6.700ns (73.311%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          0.963     8.003    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X12Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.127 r  slc3/cpu/register_file_mod/i__carry_i_16/O
                         net (fo=2, routed)           0.692     8.820    slc3/cpu/register_file_mod/i__carry_i_16_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.150     8.970 r  slc3/cpu/register_file_mod/i__carry_i_2/O
                         net (fo=4, routed)           1.018     9.988    slc3/cpu/cpu_control/alu_a_input[2]
    SLICE_X6Y63          LUT5 (Prop_lut5_I0_O)        0.328    10.316 r  slc3/cpu/cpu_control/addr_output0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.316    slc3/cpu/addr_adder/S[2]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.696 r  slc3/cpu/addr_adder/addr_output0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.696    slc3/cpu/addr_adder/addr_output0_carry_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.019 r  slc3/cpu/addr_adder/addr_output0_carry__0/O[1]
                         net (fo=2, routed)           0.701    11.719    slc3/cpu/cpu_control/addr_adder_output[5]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.306    12.025 r  slc3/cpu/cpu_control/data_q[5]_i_4/O
                         net (fo=1, routed)           0.451    12.476    slc3/cpu/cpu_control/data_q[5]_i_4_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.600 r  slc3/cpu/cpu_control/data_q[5]_i_2/O
                         net (fo=1, routed)           0.263    12.863    slc3/cpu/cpu_control/data_q[5]_i_2_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I5_O)        0.124    12.987 r  slc3/cpu/cpu_control/data_q[5]_i_1__1/O
                         net (fo=14, routed)          1.270    14.258    slc3/cpu/ir_reg/D[5]
    SLICE_X6Y66          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.500    14.829    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/C
                         clock pessimism              0.270    15.099    
                         clock uncertainty           -0.035    15.063    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)       -0.059    15.004    slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[5][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.687ns (29.644%)  route 6.377ns (70.356%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          1.105     8.146    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.124     8.270 r  slc3/cpu/register_file_mod/i__carry_i_19/O
                         net (fo=2, routed)           0.646     8.916    slc3/cpu/register_file_mod/reg_file_reg[5][1]_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.066 r  slc3/cpu/register_file_mod/i__carry_i_3/O
                         net (fo=4, routed)           0.762     9.828    slc3/cpu/alu_mod/alu_a_input[1]
    SLICE_X10Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.550 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.550    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.667 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.667    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.784    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.107 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.610    11.717    slc3/cpu/register_file_mod/alu_output01_in[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.306    12.023 r  slc3/cpu/register_file_mod/data_q[13]_i_3/O
                         net (fo=1, routed)           0.751    12.774    slc3/cpu/cpu_control/reg_file_reg[7][15][2]
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124    12.898 r  slc3/cpu/cpu_control/data_q[13]_i_2/O
                         net (fo=1, routed)           0.452    13.350    slc3/cpu/cpu_control/data_q[13]_i_2_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.474 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.709    14.183    slc3/cpu/register_file_mod/D[13]
    SLICE_X12Y67         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.432    14.761    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X12Y67         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[5][13]/C
                         clock pessimism              0.257    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X12Y67         FDCE (Setup_fdce_C_D)       -0.045    14.937    slc3/cpu/register_file_mod/reg_file_reg[5][13]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 2.687ns (29.705%)  route 6.359ns (70.295%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          1.105     8.146    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.124     8.270 r  slc3/cpu/register_file_mod/i__carry_i_19/O
                         net (fo=2, routed)           0.646     8.916    slc3/cpu/register_file_mod/reg_file_reg[5][1]_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.066 r  slc3/cpu/register_file_mod/i__carry_i_3/O
                         net (fo=4, routed)           0.762     9.828    slc3/cpu/alu_mod/alu_a_input[1]
    SLICE_X10Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.550 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.550    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.667 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.667    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.784    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.107 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.610    11.717    slc3/cpu/register_file_mod/alu_output01_in[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.306    12.023 r  slc3/cpu/register_file_mod/data_q[13]_i_3/O
                         net (fo=1, routed)           0.751    12.774    slc3/cpu/cpu_control/reg_file_reg[7][15][2]
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124    12.898 r  slc3/cpu/cpu_control/data_q[13]_i_2/O
                         net (fo=1, routed)           0.452    13.350    slc3/cpu/cpu_control/data_q[13]_i_2_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.474 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.690    14.165    slc3/cpu/ir_reg/D[13]
    SLICE_X7Y68          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.497    14.826    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
                         clock pessimism              0.270    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X7Y68          FDRE (Setup_fdre_C_D)       -0.067    14.993    slc3/cpu/ir_reg/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 2.687ns (29.972%)  route 6.278ns (70.028%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          1.105     8.146    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.124     8.270 r  slc3/cpu/register_file_mod/i__carry_i_19/O
                         net (fo=2, routed)           0.646     8.916    slc3/cpu/register_file_mod/reg_file_reg[5][1]_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.066 r  slc3/cpu/register_file_mod/i__carry_i_3/O
                         net (fo=4, routed)           0.762     9.828    slc3/cpu/alu_mod/alu_a_input[1]
    SLICE_X10Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.550 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.550    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.667 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.667    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.784    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.107 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.610    11.717    slc3/cpu/register_file_mod/alu_output01_in[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.306    12.023 r  slc3/cpu/register_file_mod/data_q[13]_i_3/O
                         net (fo=1, routed)           0.751    12.774    slc3/cpu/cpu_control/reg_file_reg[7][15][2]
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124    12.898 r  slc3/cpu/cpu_control/data_q[13]_i_2/O
                         net (fo=1, routed)           0.452    13.350    slc3/cpu/cpu_control/data_q[13]_i_2_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.474 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.610    14.084    slc3/cpu/register_file_mod/D[13]
    SLICE_X10Y67         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.433    14.762    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X10Y67         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[0][13]/C
                         clock pessimism              0.257    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X10Y67         FDCE (Setup_fdce_C_D)       -0.045    14.938    slc3/cpu/register_file_mod/reg_file_reg[0][13]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[4][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 2.687ns (30.066%)  route 6.250ns (69.934%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          1.105     8.146    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.124     8.270 r  slc3/cpu/register_file_mod/i__carry_i_19/O
                         net (fo=2, routed)           0.646     8.916    slc3/cpu/register_file_mod/reg_file_reg[5][1]_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I4_O)        0.150     9.066 r  slc3/cpu/register_file_mod/i__carry_i_3/O
                         net (fo=4, routed)           0.762     9.828    slc3/cpu/alu_mod/alu_a_input[1]
    SLICE_X10Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.550 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.550    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.667 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.667    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.784    slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.107 r  slc3/cpu/alu_mod/alu_output0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.610    11.717    slc3/cpu/register_file_mod/alu_output01_in[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.306    12.023 r  slc3/cpu/register_file_mod/data_q[13]_i_3/O
                         net (fo=1, routed)           0.751    12.774    slc3/cpu/cpu_control/reg_file_reg[7][15][2]
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124    12.898 r  slc3/cpu/cpu_control/data_q[13]_i_2/O
                         net (fo=1, routed)           0.452    13.350    slc3/cpu/cpu_control/data_q[13]_i_2_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.474 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.582    14.056    slc3/cpu/register_file_mod/D[13]
    SLICE_X13Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.759    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X13Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[4][13]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X13Y68         FDCE (Setup_fdce_C_D)       -0.058    14.922    slc3/cpu/register_file_mod/reg_file_reg[4][13]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 2.841ns (31.365%)  route 6.217ns (68.635%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          0.730     7.770    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X8Y64          LUT4 (Prop_lut4_I1_O)        0.124     7.894 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.692     8.586    slc3/cpu/register_file_mod/reg_file_reg[5][7]_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.150     8.736 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=4, routed)           0.986     9.722    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X7Y66          LUT3 (Prop_lut3_I2_O)        0.354    10.076 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.335    10.411    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X6Y64          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    11.015 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.015    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  slc3/cpu/addr_adder/addr_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.132    slc3/cpu/addr_adder/addr_output0_carry__1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.371 r  slc3/cpu/addr_adder/addr_output0_carry__2/O[2]
                         net (fo=2, routed)           0.437    11.809    slc3/cpu/cpu_control/addr_adder_output[14]
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.301    12.110 r  slc3/cpu/cpu_control/data_q[14]_i_4/O
                         net (fo=1, routed)           0.433    12.543    slc3/cpu/cpu_control/data_q[14]_i_4_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.667 r  slc3/cpu/cpu_control/data_q[14]_i_2/O
                         net (fo=1, routed)           0.520    13.187    slc3/cpu/cpu_control/data_q[14]_i_2_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I5_O)        0.124    13.311 r  slc3/cpu/cpu_control/data_q[14]_i_1__1/O
                         net (fo=13, routed)          0.742    14.053    slc3/cpu/mar_reg/data_q_reg[15]_0[14]
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.124    14.177 r  slc3/cpu/mar_reg/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000    14.177    slc3/cpu/mdr_reg/D[14]
    SLICE_X8Y66          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.433    14.762    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C
                         clock pessimism              0.257    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X8Y66          FDRE (Setup_fdre_C_D)        0.077    15.060    slc3/cpu/mdr_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[4][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 2.600ns (29.314%)  route 6.270ns (70.686%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          0.730     7.770    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X8Y64          LUT4 (Prop_lut4_I1_O)        0.124     7.894 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.692     8.586    slc3/cpu/register_file_mod/reg_file_reg[5][7]_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.150     8.736 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=4, routed)           0.986     9.722    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X7Y66          LUT3 (Prop_lut3_I2_O)        0.354    10.076 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.335    10.411    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X6Y64          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    11.015 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.015    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.254 r  slc3/cpu/addr_adder/addr_output0_carry__1/O[2]
                         net (fo=2, routed)           0.650    11.905    slc3/cpu/cpu_control/addr_adder_output[10]
    SLICE_X9Y65          LUT6 (Prop_lut6_I5_O)        0.301    12.206 r  slc3/cpu/cpu_control/data_q[10]_i_4/O
                         net (fo=1, routed)           0.154    12.360    slc3/cpu/cpu_control/data_q[10]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  slc3/cpu/cpu_control/data_q[10]_i_2/O
                         net (fo=1, routed)           0.264    12.748    slc3/cpu/cpu_control/data_q[10]_i_2_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.872 r  slc3/cpu/cpu_control/data_q[10]_i_1__1/O
                         net (fo=14, routed)          1.116    13.988    slc3/cpu/register_file_mod/D[10]
    SLICE_X13Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.759    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X13Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[4][10]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X13Y68         FDCE (Setup_fdce_C_D)       -0.105    14.875    slc3/cpu/register_file_mod/reg_file_reg[4][10]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                  0.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sw_sync[6]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[6]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.555     1.423    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  sw_sync[6]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141     1.564 r  sw_sync[6]/ff_reg/Q
                         net (fo=1, routed)           0.116     1.681    sw_sync[6]/ff_reg_n_0
    SLICE_X14Y70         FDRE                                         r  sw_sync[6]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.822     1.936    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X14Y70         FDRE                                         r  sw_sync[6]/q_reg/C
                         clock pessimism             -0.500     1.436    
    SLICE_X14Y70         FDRE (Hold_fdre_C_D)         0.059     1.495    sw_sync[6]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.586     1.454    button_sync[1]/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148     1.602 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.676    button_sync[1]/ff2
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.098     1.774 r  button_sync[1]/q_i_1/O
                         net (fo=1, routed)           0.000     1.774    button_sync[1]/q_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.854     1.968    button_sync[1]/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.454    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.120     1.574    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.728%)  route 0.345ns (62.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.430    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.594 r  slc3/cpu/mdr_reg/data_q_reg[0]/Q
                         net (fo=3, routed)           0.199     1.794    mem_subsystem/init_ram/sram0[0]
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  mem_subsystem/init_ram/sram0_i_28/O
                         net (fo=1, routed)           0.146     1.984    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y25         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.871     1.985    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.486    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.782    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.000%)  route 0.179ns (56.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  slc3/cpu/mdr_reg/data_q_reg[7]/Q
                         net (fo=3, routed)           0.179     1.749    slc3/io_bridge/hex_display_reg[15]_0[7]
    SLICE_X13Y64         FDRE                                         r  slc3/io_bridge/hex_display_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.828     1.942    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  slc3/io_bridge/hex_display_reg[7]/C
                         clock pessimism             -0.479     1.463    
    SLICE_X13Y64         FDRE (Hold_fdre_C_D)         0.066     1.529    slc3/io_bridge/hex_display_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.584     1.452    button_sync[2]/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.128     1.580 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.085     1.665    button_sync[2]/ff1
    SLICE_X1Y70          LUT4 (Prop_lut4_I1_O)        0.099     1.764 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.764    button_sync[2]/q_i_1__1_n_0
    SLICE_X1Y70          FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.852     1.966    button_sync[2]/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.514     1.452    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.091     1.543    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.010%)  route 0.195ns (57.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  slc3/cpu/mdr_reg/data_q_reg[2]/Q
                         net (fo=3, routed)           0.195     1.764    slc3/io_bridge/hex_display_reg[15]_0[2]
    SLICE_X11Y63         FDRE                                         r  slc3/io_bridge/hex_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.828     1.942    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  slc3/io_bridge/hex_display_reg[2]/C
                         clock pessimism             -0.479     1.463    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.070     1.533    slc3/io_bridge/hex_display_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sw_sync[1]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.428    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  sw_sync[1]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  sw_sync[1]/ff_reg/Q
                         net (fo=1, routed)           0.170     1.740    sw_sync[1]/ff_reg_n_0
    SLICE_X15Y64         FDRE                                         r  sw_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.828     1.942    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  sw_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.428    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.066     1.494    sw_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 slc3/cpu/pc_reg/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/pc_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.588     1.456    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164     1.620 f  slc3/cpu/pc_reg/data_q_reg[0]/Q
                         net (fo=5, routed)           0.160     1.781    slc3/cpu/cpu_control/Q[0]
    SLICE_X6Y62          LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  slc3/cpu/cpu_control/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    slc3/cpu/pc_reg/D[0]
    SLICE_X6Y62          FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.858     1.971    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[0]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121     1.577    slc3/cpu/pc_reg/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.572 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.181     1.754    button_sync[0]/ff1
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.832     1.946    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/ff2_reg/C
                         clock pessimism             -0.502     1.444    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.059     1.503    button_sync[0]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.640%)  route 0.234ns (62.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  slc3/cpu/mdr_reg/data_q_reg[12]/Q
                         net (fo=3, routed)           0.234     1.803    slc3/io_bridge/hex_display_reg[15]_0[12]
    SLICE_X10Y65         FDRE                                         r  slc3/io_bridge/hex_display_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.827     1.941    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  slc3/io_bridge/hex_display_reg[12]/C
                         clock pessimism             -0.479     1.462    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.090     1.552    slc3/io_bridge/hex_display_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y53    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y55    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y55    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y56    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y56    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y56    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y53    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y53    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y55    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y55    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y55    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y55    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56    button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56    button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y53    button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y53    button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y55    button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y55    button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y55    button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y55    button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56    button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56    button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56    button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56    button_sync[0]/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[3][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.518ns (10.606%)  route 4.366ns (89.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.366     9.948    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X14Y69         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.429    14.758    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X14Y69         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][10]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X14Y69         FDCE (Recov_fdce_C_CLR)     -0.319    14.660    slc3/cpu/register_file_mod/reg_file_reg[3][10]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.518ns (10.915%)  route 4.228ns (89.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.228     9.810    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X15Y68         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.759    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X15Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[1][12]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X15Y68         FDCE (Recov_fdce_C_CLR)     -0.405    14.575    slc3/cpu/register_file_mod/reg_file_reg[1][12]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[3][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.518ns (10.915%)  route 4.228ns (89.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.228     9.810    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X14Y68         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.759    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X14Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][12]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X14Y68         FDCE (Recov_fdce_C_CLR)     -0.319    14.661    slc3/cpu/register_file_mod/reg_file_reg[3][12]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[3][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.518ns (10.915%)  route 4.228ns (89.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.228     9.810    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X14Y68         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.759    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X14Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][13]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X14Y68         FDCE (Recov_fdce_C_CLR)     -0.319    14.661    slc3/cpu/register_file_mod/reg_file_reg[3][13]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.518ns (11.724%)  route 3.900ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.900     9.482    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X13Y69         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.429    14.758    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X13Y69         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[0][10]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X13Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.574    slc3/cpu/register_file_mod/reg_file_reg[0][10]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.518ns (11.724%)  route 3.900ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.900     9.482    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X13Y69         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.429    14.758    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X13Y69         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[0][12]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X13Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.574    slc3/cpu/register_file_mod/reg_file_reg[0][12]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[7][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.518ns (11.724%)  route 3.900ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.900     9.482    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X12Y69         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.429    14.758    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X12Y69         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[7][10]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X12Y69         FDCE (Recov_fdce_C_CLR)     -0.319    14.660    slc3/cpu/register_file_mod/reg_file_reg[7][10]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[7][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.518ns (11.724%)  route 3.900ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.900     9.482    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X12Y69         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[7][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.429    14.758    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X12Y69         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[7][13]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X12Y69         FDCE (Recov_fdce_C_CLR)     -0.319    14.660    slc3/cpu/register_file_mod/reg_file_reg[7][13]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[4][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.518ns (12.125%)  route 3.754ns (87.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.754     9.336    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X13Y68         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.759    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X13Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[4][10]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X13Y68         FDCE (Recov_fdce_C_CLR)     -0.405    14.575    slc3/cpu/register_file_mod/reg_file_reg[4][10]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[4][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.518ns (12.125%)  route 3.754ns (87.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.754     9.336    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X13Y68         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.759    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X13Y68         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[4][11]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X13Y68         FDCE (Recov_fdce_C_CLR)     -0.405    14.575    slc3/cpu/register_file_mod/reg_file_reg[4][11]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[7][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.164ns (21.708%)  route 0.591ns (78.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.595 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.591     2.187    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X6Y65          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.855     1.969    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[7][0]/C
                         clock pessimism             -0.479     1.490    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.423    slc3/cpu/register_file_mod/reg_file_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[7][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.164ns (21.708%)  route 0.591ns (78.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.595 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.591     2.187    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X6Y65          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.855     1.969    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[7][1]/C
                         clock pessimism             -0.479     1.490    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.423    slc3/cpu/register_file_mod/reg_file_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[3][8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.164ns (21.708%)  route 0.591ns (78.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.595 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.591     2.187    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X7Y65          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.855     1.969    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X7Y65          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][8]/C
                         clock pessimism             -0.479     1.490    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    slc3/cpu/register_file_mod/reg_file_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[6][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.164ns (20.162%)  route 0.649ns (79.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.595 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.649     2.245    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X2Y61          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.975    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][3]/C
                         clock pessimism             -0.479     1.496    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067     1.429    slc3/cpu/register_file_mod/reg_file_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[2][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.164ns (19.698%)  route 0.669ns (80.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.595 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.669     2.264    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X5Y60          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.860     1.973    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[2][0]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X5Y60          FDCE (Remov_fdce_C_CLR)     -0.092     1.402    slc3/cpu/register_file_mod/reg_file_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[3][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.164ns (17.571%)  route 0.769ns (82.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.595 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.769     2.365    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X5Y63          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.856     1.970    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][0]/C
                         clock pessimism             -0.479     1.491    
    SLICE_X5Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    slc3/cpu/register_file_mod/reg_file_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[3][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.164ns (17.571%)  route 0.769ns (82.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.595 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.769     2.365    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X5Y63          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.856     1.970    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][1]/C
                         clock pessimism             -0.479     1.491    
    SLICE_X5Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    slc3/cpu/register_file_mod/reg_file_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[3][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.164ns (17.571%)  route 0.769ns (82.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.595 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.769     2.365    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X5Y63          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.856     1.970    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][3]/C
                         clock pessimism             -0.479     1.491    
    SLICE_X5Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    slc3/cpu/register_file_mod/reg_file_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[5][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.164ns (17.490%)  route 0.774ns (82.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.595 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.774     2.369    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X4Y63          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.856     1.970    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[5][1]/C
                         clock pessimism             -0.479     1.491    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    slc3/cpu/register_file_mod/reg_file_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[5][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.164ns (17.490%)  route 0.774ns (82.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.563     1.431    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.595 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.774     2.369    slc3/cpu/register_file_mod/reg_file_reg[1][0]_1
    SLICE_X4Y63          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.856     1.970    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[5][3]/C
                         clock pessimism             -0.479     1.491    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    slc3/cpu/register_file_mod/reg_file_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.970    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ben_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.186ns  (logic 0.885ns (40.490%)  route 1.301ns (59.510%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          LDCE                         0.000     0.000 r  slc3/cpu/cc_reg[1]/G
    SLICE_X4Y70          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  slc3/cpu/cc_reg[1]/Q
                         net (fo=1, routed)           0.773     1.534    slc3/cpu/ir_reg/ben_reg[1]
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124     1.658 r  slc3/cpu/ir_reg/ben_reg_i_1/O
                         net (fo=1, routed)           0.528     2.186    slc3/cpu/ir_reg_n_54
    SLICE_X3Y70          LDCE                                         r  slc3/cpu/ben_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ben_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.265ns (40.181%)  route 0.395ns (59.819%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          LDCE                         0.000     0.000 r  slc3/cpu/cc_reg[0]/G
    SLICE_X4Y70          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cc_reg[0]/Q
                         net (fo=1, routed)           0.219     0.439    slc3/cpu/ir_reg/ben_reg[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I3_O)        0.045     0.484 r  slc3/cpu/ir_reg/ben_reg_i_1/O
                         net (fo=1, routed)           0.176     0.660    slc3/cpu/ir_reg_n_54
    SLICE_X3Y70          LDCE                                         r  slc3/cpu/ben_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.827ns  (logic 3.549ns (30.010%)  route 8.277ns (69.990%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.760    10.342    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.124    10.466 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.518    13.983    hex_grid_right_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         2.907    16.891 r  hex_grid_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.891    hex_grid_left[0]
    G6                                                                r  hex_grid_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.696ns  (logic 3.738ns (31.964%)  route 7.957ns (68.036%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.760    10.342    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.116    10.458 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.197    13.655    hex_grid_right_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.104    16.760 r  hex_grid_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.760    hex_grid_left[1]
    H6                                                                r  hex_grid_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.679ns  (logic 3.553ns (30.425%)  route 8.126ns (69.575%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.771    10.353    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.124    10.477 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.355    13.832    hex_grid_right_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911    16.743 r  hex_grid_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.743    hex_grid_left[2]
    C3                                                                r  hex_grid_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.620ns  (logic 2.645ns (22.763%)  route 8.975ns (77.237%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          1.242     8.282    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.406 r  slc3/cpu/register_file_mod/i__carry__0_i_20/O
                         net (fo=2, routed)           0.531     8.937    slc3/cpu/register_file_mod/reg_file_reg[5][4]_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.148     9.085 r  slc3/cpu/register_file_mod/i__carry__0_i_4/O
                         net (fo=4, routed)           0.989    10.074    slc3/cpu/cpu_control/alu_a_input[4]
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.328    10.402 r  slc3/cpu/cpu_control/addr_output0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.402    slc3/cpu/addr_adder/data_q_reg[7][0]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.946 r  slc3/cpu/addr_adder/addr_output0_carry__0/O[2]
                         net (fo=2, routed)           0.554    11.499    slc3/cpu/cpu_control/addr_adder_output[6]
    SLICE_X9Y63          LUT6 (Prop_lut6_I5_O)        0.301    11.800 r  slc3/cpu/cpu_control/data_q[6]_i_4/O
                         net (fo=1, routed)           0.296    12.096    slc3/cpu/cpu_control/data_q[6]_i_4_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.220 r  slc3/cpu/cpu_control/data_q[6]_i_2/O
                         net (fo=1, routed)           0.433    12.653    slc3/cpu/cpu_control/data_q[6]_i_2_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.777 r  slc3/cpu/cpu_control/data_q[6]_i_1__1/O
                         net (fo=14, routed)          1.635    14.412    slc3/cpu/cpu_control/bus_data[6]
    SLICE_X6Y67          LUT4 (Prop_lut4_I1_O)        0.124    14.536 f  slc3/cpu/cpu_control/cc_reg[1]_i_2/O
                         net (fo=1, routed)           0.590    15.126    slc3/cpu/cpu_control/cc_reg[1]_i_2_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124    15.250 f  slc3/cpu/cpu_control/cc_reg[1]_i_1/O
                         net (fo=3, routed)           0.796    16.047    slc3/cpu/cpu_control/FSM_sequential_state_reg[2]_3[1]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    16.171 r  slc3/cpu/cpu_control/cc_reg[2]_i_1/O
                         net (fo=1, routed)           0.568    16.739    slc3/cpu/cc[2]
    SLICE_X4Y70          LDCE                                         r  slc3/cpu/cc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 3.558ns (30.810%)  route 7.989ns (69.190%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.498    10.080    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.124    10.204 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.492    13.695    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    16.611 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.611    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.488ns  (logic 3.542ns (30.831%)  route 7.946ns (69.169%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.467    10.049    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X14Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.173 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.479    13.652    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    16.551 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.551    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.426ns  (logic 2.673ns (23.394%)  route 8.753ns (76.606%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.611     5.119    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          1.342     6.917    slc3/cpu/cpu_control/state[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  slc3/cpu/cpu_control/i__carry_i_28/O
                         net (fo=16, routed)          1.242     8.282    slc3/cpu/register_file_mod/data_q[15]_i_5__0_2
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.406 r  slc3/cpu/register_file_mod/i__carry__0_i_20/O
                         net (fo=2, routed)           0.531     8.937    slc3/cpu/register_file_mod/reg_file_reg[5][4]_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.148     9.085 r  slc3/cpu/register_file_mod/i__carry__0_i_4/O
                         net (fo=4, routed)           0.989    10.074    slc3/cpu/cpu_control/alu_a_input[4]
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.328    10.402 r  slc3/cpu/cpu_control/addr_output0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.402    slc3/cpu/addr_adder/data_q_reg[7][0]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.946 r  slc3/cpu/addr_adder/addr_output0_carry__0/O[2]
                         net (fo=2, routed)           0.554    11.499    slc3/cpu/cpu_control/addr_adder_output[6]
    SLICE_X9Y63          LUT6 (Prop_lut6_I5_O)        0.301    11.800 r  slc3/cpu/cpu_control/data_q[6]_i_4/O
                         net (fo=1, routed)           0.296    12.096    slc3/cpu/cpu_control/data_q[6]_i_4_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.220 r  slc3/cpu/cpu_control/data_q[6]_i_2/O
                         net (fo=1, routed)           0.433    12.653    slc3/cpu/cpu_control/data_q[6]_i_2_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.777 r  slc3/cpu/cpu_control/data_q[6]_i_1__1/O
                         net (fo=14, routed)          1.635    14.412    slc3/cpu/cpu_control/bus_data[6]
    SLICE_X6Y67          LUT4 (Prop_lut4_I1_O)        0.124    14.536 f  slc3/cpu/cpu_control/cc_reg[1]_i_2/O
                         net (fo=1, routed)           0.590    15.126    slc3/cpu/cpu_control/cc_reg[1]_i_2_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124    15.250 f  slc3/cpu/cpu_control/cc_reg[1]_i_1/O
                         net (fo=3, routed)           0.796    16.047    slc3/cpu/cpu_control/FSM_sequential_state_reg[2]_3[1]
    SLICE_X4Y70          LUT2 (Prop_lut2_I0_O)        0.152    16.199 r  slc3/cpu/cpu_control/cc_reg[0]_i_1/O
                         net (fo=1, routed)           0.346    16.545    slc3/cpu/cc[0]
    SLICE_X4Y70          LDCE                                         r  slc3/cpu/cc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.438ns  (logic 3.775ns (33.007%)  route 7.663ns (66.993%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.771    10.353    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.117    10.470 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.892    13.362    hex_grid_right_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.140    16.502 r  hex_grid_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.502    hex_grid_left[3]
    B3                                                                r  hex_grid_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.343ns  (logic 3.758ns (33.136%)  route 7.584ns (66.864%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.771    10.353    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.117    10.470 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.813    13.283    hex_grid_right_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.123    16.406 r  hex_grid_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.406    hex_grid_right[3]
    H5                                                                r  hex_grid_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.318ns  (logic 3.759ns (33.212%)  route 7.559ns (66.788%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.556     5.064    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         4.760    10.342    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.116    10.458 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.799    13.257    hex_grid_right_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         3.125    16.382 r  hex_grid_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.382    hex_grid_right[1]
    E3                                                                r  hex_grid_right[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.186ns (25.526%)  route 0.543ns (74.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[11]/Q
                         net (fo=15, routed)          0.367     1.961    slc3/cpu/ir_reg/Q[11]
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.045     2.006 r  slc3/cpu/ir_reg/ben_reg_i_1/O
                         net (fo=1, routed)           0.176     2.182    slc3/cpu/ir_reg_n_54
    SLICE_X3Y70          LDCE                                         r  slc3/cpu/ben_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.118ns  (logic 0.321ns (28.708%)  route 0.797ns (71.292%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.583     1.451    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          0.263     1.856    slc3/cpu/cpu_control/state[4]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.901 f  slc3/cpu/cpu_control/data_q[8]_i_1__1/O
                         net (fo=14, routed)          0.227     2.127    slc3/cpu/cpu_control/bus_data[8]
    SLICE_X6Y68          LUT4 (Prop_lut4_I3_O)        0.045     2.172 r  slc3/cpu/cpu_control/cc_reg[1]_i_4/O
                         net (fo=1, routed)           0.089     2.261    slc3/cpu/cpu_control/cc_reg[1]_i_4_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.306 r  slc3/cpu/cpu_control/cc_reg[1]_i_3/O
                         net (fo=1, routed)           0.054     2.360    slc3/cpu/cpu_control/cc_reg[1]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I5_O)        0.045     2.405 r  slc3/cpu/cpu_control/cc_reg[1]_i_1/O
                         net (fo=3, routed)           0.164     2.570    slc3/cpu/cc[1]
    SLICE_X4Y70          LDCE                                         r  slc3/cpu/cc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.389ns  (logic 0.364ns (26.200%)  route 1.025ns (73.800%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.583     1.451    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          0.263     1.856    slc3/cpu/cpu_control/state[4]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.901 r  slc3/cpu/cpu_control/data_q[8]_i_1__1/O
                         net (fo=14, routed)          0.227     2.127    slc3/cpu/cpu_control/bus_data[8]
    SLICE_X6Y68          LUT4 (Prop_lut4_I3_O)        0.045     2.172 f  slc3/cpu/cpu_control/cc_reg[1]_i_4/O
                         net (fo=1, routed)           0.089     2.261    slc3/cpu/cpu_control/cc_reg[1]_i_4_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.306 f  slc3/cpu/cpu_control/cc_reg[1]_i_3/O
                         net (fo=1, routed)           0.054     2.360    slc3/cpu/cpu_control/cc_reg[1]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I5_O)        0.045     2.405 f  slc3/cpu/cpu_control/cc_reg[1]_i_1/O
                         net (fo=3, routed)           0.266     2.672    slc3/cpu/cpu_control/FSM_sequential_state_reg[2]_3[1]
    SLICE_X4Y70          LUT2 (Prop_lut2_I0_O)        0.043     2.715 r  slc3/cpu/cpu_control/cc_reg[0]_i_1/O
                         net (fo=1, routed)           0.126     2.841    slc3/cpu/cc[0]
    SLICE_X4Y70          LDCE                                         r  slc3/cpu/cc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.441ns  (logic 0.366ns (25.392%)  route 1.075ns (74.608%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.583     1.451    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=88, routed)          0.263     1.856    slc3/cpu/cpu_control/state[4]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.901 r  slc3/cpu/cpu_control/data_q[8]_i_1__1/O
                         net (fo=14, routed)          0.227     2.127    slc3/cpu/cpu_control/bus_data[8]
    SLICE_X6Y68          LUT4 (Prop_lut4_I3_O)        0.045     2.172 f  slc3/cpu/cpu_control/cc_reg[1]_i_4/O
                         net (fo=1, routed)           0.089     2.261    slc3/cpu/cpu_control/cc_reg[1]_i_4_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.306 f  slc3/cpu/cpu_control/cc_reg[1]_i_3/O
                         net (fo=1, routed)           0.054     2.360    slc3/cpu/cpu_control/cc_reg[1]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I5_O)        0.045     2.405 f  slc3/cpu/cpu_control/cc_reg[1]_i_1/O
                         net (fo=3, routed)           0.266     2.672    slc3/cpu/cpu_control/FSM_sequential_state_reg[2]_3[1]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.045     2.717 r  slc3/cpu/cpu_control/cc_reg[2]_i_1/O
                         net (fo=1, routed)           0.176     2.893    slc3/cpu/cc[2]
    SLICE_X4Y70          LDCE                                         r  slc3/cpu/cc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.365ns (78.824%)  route 0.367ns (21.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[14]/Q
                         net (fo=14, routed)          0.367     1.961    led_o_OBUF[14]
    E18                  OBUF (Prop_obuf_I_O)         1.224     3.185 r  led_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.185    led_o[14]
    E18                                                               r  led_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.387ns (78.780%)  route 0.374ns (21.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.618 r  slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.374     1.992    lopt_7
    F18                  OBUF (Prop_obuf_I_O)         1.223     3.215 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.215    led_o[5]
    F18                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.390ns (76.615%)  route 0.424ns (23.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.617 r  slc3/cpu/ir_reg/data_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.424     2.041    lopt_5
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.267 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.267    led_o[3]
    D15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.359ns (74.413%)  route 0.467ns (25.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  slc3/cpu/ir_reg/data_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.467     2.063    lopt_4
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.281 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.281    led_o[2]
    D14                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.373ns (72.512%)  route 0.521ns (27.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.584     1.452    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.521     2.114    lopt_8
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.346 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.346    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.388ns (70.884%)  route 0.570ns (29.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.570     2.166    lopt_10
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.413 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.413    led_o[8]
    C17                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.510ns  (logic 1.322ns (29.301%)  route 3.189ns (70.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.189     4.510    button_sync[2]/run_i_IBUF
    SLICE_X1Y70          FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.498     4.827    button_sync[2]/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.340ns (30.837%)  route 3.004ns (69.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           3.004     4.344    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X12Y75         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.423     4.752    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.333ns (30.746%)  route 3.002ns (69.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         1.333     1.333 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           3.002     4.334    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X13Y75         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.423     4.752    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.326ns  (logic 1.343ns (31.052%)  route 2.983ns (68.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         1.343     1.343 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           2.983     4.326    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X15Y67         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.432     4.761    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X15Y67         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.291ns  (logic 1.345ns (31.349%)  route 2.946ns (68.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           2.946     4.291    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X12Y75         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.423     4.752    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.325ns (31.202%)  route 2.922ns (68.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           2.922     4.247    button_sync[1]/continue_i_IBUF
    SLICE_X2Y62          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.505     4.834    button_sync[1]/clk_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 1.340ns (31.718%)  route 2.885ns (68.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           2.885     4.225    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X13Y75         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.423     4.752    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.063ns  (logic 1.338ns (32.943%)  route 2.724ns (67.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         1.338     1.338 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           2.724     4.063    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X14Y70         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.429     4.758    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X14Y70         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.973ns  (logic 1.316ns (33.132%)  route 2.657ns (66.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.657     3.973    button_sync[0]/reset_IBUF
    SLICE_X9Y57          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.439     4.768    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.348ns (34.690%)  route 2.537ns (65.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         1.348     1.348 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           2.537     3.885    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X14Y66         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.433     4.762    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X14Y66         FDRE                                         r  sw_sync[9]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ben_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.248ns (41.577%)  route 0.348ns (58.423%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          LDCE                         0.000     0.000 r  slc3/cpu/ben_reg/G
    SLICE_X3Y70          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc3/cpu/ben_reg/Q
                         net (fo=3, routed)           0.297     0.455    slc3/cpu/cpu_control/ben
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.045     0.500 r  slc3/cpu/cpu_control/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.051     0.551    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.045     0.596 r  slc3/cpu/ir_reg/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.596    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_6[0]
    SLICE_X3Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.853     1.967    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 slc3/cpu/ben_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.248ns (30.140%)  route 0.575ns (69.860%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          LDCE                         0.000     0.000 r  slc3/cpu/ben_reg/G
    SLICE_X3Y70          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc3/cpu/ben_reg/Q
                         net (fo=3, routed)           0.275     0.433    slc3/cpu/cpu_control/ben
    SLICE_X3Y69          LUT6 (Prop_lut6_I3_O)        0.045     0.478 r  slc3/cpu/cpu_control/FSM_sequential_state[4]_i_5/O
                         net (fo=1, routed)           0.300     0.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[4]
    SLICE_X4Y69          LUT5 (Prop_lut5_I0_O)        0.045     0.823 r  slc3/cpu/ir_reg/FSM_sequential_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.823    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_6[1]
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.851     1.965    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C

Slack:                    inf
  Source:                 slc3/cpu/ben_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.248ns (29.652%)  route 0.588ns (70.348%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          LDCE                         0.000     0.000 r  slc3/cpu/ben_reg/G
    SLICE_X3Y70          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  slc3/cpu/ben_reg/Q
                         net (fo=3, routed)           0.286     0.444    slc3/cpu/cpu_control/ben
    SLICE_X4Y71          LUT6 (Prop_lut6_I3_O)        0.045     0.489 r  slc3/cpu/cpu_control/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.302     0.791    slc3/cpu/cpu_control/FSM_sequential_state[0]_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.836 r  slc3/cpu/cpu_control/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.836    slc3/cpu/cpu_control/state_nxt[0]
    SLICE_X4Y71          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.850     1.963    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.403ns (29.517%)  route 0.961ns (70.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.961     1.364    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X15Y70         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.822     1.936    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.427ns (30.854%)  route 0.957ns (69.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.957     1.384    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X14Y67         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.825     1.939    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.404ns (29.125%)  route 0.983ns (70.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.983     1.387    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X15Y64         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.828     1.942    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.426ns (30.244%)  route 0.983ns (69.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.983     1.409    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X14Y67         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.825     1.939    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.402ns (28.053%)  route 1.032ns (71.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.032     1.434    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X8Y57          FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.832     1.946    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.425ns (28.762%)  route 1.053ns (71.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.053     1.478    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X15Y67         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.825     1.939    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X15Y67         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.402ns (26.854%)  route 1.094ns (73.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.094     1.496    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X15Y70         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.822     1.936    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  sw_sync[4]/ff_reg/C





