INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Serena/Desktop/project_final/project_final.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Serena/Desktop/image_analyser_synt/test bench/test_bench4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
