{"vcs1":{"timestamp_begin":1739360600.653694054, "rt":0.26, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739360600.994194244, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739360601.318421046, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739360600.423756477}
{"VCS_COMP_START_TIME": 1739360600.423756477}
{"VCS_COMP_END_TIME": 1739360601.540545302}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150348}}
