Fail Type;Vin;MOS Type;Node;Fail?;Failed bits;Time_start;Time_end;Voltage
slope;1.07;CMOS_N;C_F_C10_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9164387275E-07', '4.9164387275E-07', '4.9164387275E-07', '4.9164387275E-07', 0, 0];[2.2999998208000001, 2.2999996757000001, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C10_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998209000001, 2.2999996762000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C10_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9715301830E-07', '4.9715301830E-07', '4.9715301830E-07', '4.9715301830E-07', 0, 0];[2.2999998191, 2.2999996712000002, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C11_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9221048940E-07', '4.9221048940E-07', '4.9221048940E-07', '4.9221048940E-07', 0, 0];[2.2999998172999998, 2.2999996789999999, 2.2999999393600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C11_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998180999999, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C11_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9688405234E-07', '4.9688405234E-07', '4.9688405234E-07', '4.9688405234E-07', 0, 0];[2.2999998109000002, 2.2999996790999999, 2.2999999394900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C12_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9224587966E-07', '4.9224587966E-07', '4.9224587966E-07', '4.9224587966E-07', 0, 0];[2.2999998210000001, 2.2999996783999999, 2.2999999306899999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C12_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998211000001, 2.2999996784999999, 2.2999999315599999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C12_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9142128665E-07', '4.9142128665E-07', '4.9142128665E-07', '4.9142128665E-07', 0, 0];[2.2999998198, 2.2999996771000002, 2.2999999154699999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C13_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9200075556E-07', '4.9200075556E-07', '4.9200075556E-07', '4.9200075556E-07', 0, 0];[2.2999998188999999, 2.2999996790999999, 2.2999999394200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C13_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998195, 2.2999996790999999, 2.2999999394600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C13_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9700326163E-07', '4.9700326163E-07', '4.9700326163E-07', '4.9700326163E-07', 0, 0];[2.2999998066999998, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C14_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9982051242E-07', '4.9982051242E-07', '4.9982051242E-07', '4.9982051242E-07', 0, 0];[2.2999998211000001, 2.2999996740999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C14_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998214000001, 2.2999996768000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C14_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9698016483E-07', '4.9698016483E-07', '4.9698016483E-07', '4.9698016483E-07', 0, 0];[2.2999998206000001, 2.2999996716000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C15_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9329231370E-07', '4.9329231370E-07', '4.9329231370E-07', '4.9329231370E-07', 0, 0];[2.2999998198, 2.2999996789999999, 2.2999999393600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C15_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998206000001, 2.2999996790999999, 2.2999999394300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C15_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9566364724E-07', '4.9566364724E-07', '4.9566364724E-07', '4.9566364724E-07', 0, 0];[2.2999998169999998, 2.2999996790999999, 2.2999999394100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C16_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9151255626E-07', '4.9151255626E-07', '4.9151255626E-07', '4.9151255626E-07', 0, 0];[2.2999998196, 2.2999996783999999, 2.2999999373, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C16_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.29999982, 2.2999996786999999, 2.2999999347600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C16_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9706957180E-07', '4.9706957180E-07', '4.9706957180E-07', '4.9706957180E-07', 0, 0];[2.2999998130999999, 2.2999996774999998, 2.2999999343800002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C17_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9947145272E-07', '4.9947145272E-07', '4.9947145272E-07', '4.9947145272E-07', 0, 0];[2.2999998094, 2.2999996789999999, 2.2999999393500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C17_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998144, 2.2999996790999999, 2.2999999394200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C17_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9565247137E-07', '4.9565247137E-07', '4.9565247137E-07', '4.9565247137E-07', 0, 0];[2.2999997988000001, 2.2999996790999999, 2.2999999395000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C18_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9123576719E-07', '4.9123576719E-07', '4.9123576719E-07', '4.9123576719E-07', 0, 0];[2.2999998188999999, 2.2999996774000002, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C18_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9766710837E-07', '4.9766710837E-07', '4.9766710837E-07', '4.9766710837E-07', 0, 0];[2.2999998203000001, 2.2999996769000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C18_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9725956161E-07', '4.9725956161E-07', '4.9725956161E-07', '4.9725956161E-07', 0, 0];[2.2999998149000001, 2.2999996736999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C19_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9953608651E-07', '4.9953608651E-07', '4.9953608651E-07', '4.9953608651E-07', 0, 0];[2.2999998130999999, 2.2999996789999999, 2.2999999392100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C19_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998146, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C19_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9559882719E-07', '4.9559882719E-07', '4.9559882719E-07', '4.9559882719E-07', 0, 0];[2.299999803, 2.2999996790999999, 2.2999999393900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C1_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9200001050E-07', '4.9200001050E-07', '4.9200001050E-07', '4.9200001050E-07', 0, 0];[2.2999998198, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C1_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9549600918E-07', '4.9549600918E-07', '4.9549600918E-07', '4.9549600918E-07', 0, 0];[2.2999997992000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C1_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9388221342E-07', '4.9388221342E-07', '4.9388221342E-07', '4.9388221342E-07', 0, 0];[2.2999996717000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C20_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9028060276E-07', '4.9028060276E-07', '4.9028060276E-07', '4.9028060276E-07', 0, 0];[2.2999998201, 2.2999996787999999, 2.2999999306699999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C20_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998205000001, 2.2999996787999999, 2.29999993198, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C20_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9430466134E-07', '4.9430466134E-07', '4.9430466134E-07', '4.9430466134E-07', 0, 0];[2.2999998164000002, 2.2999996778999998, 2.2999999174400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C21_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9260890920E-07', '4.9260890920E-07', '4.9260890920E-07', '4.9260890920E-07', 0, 0];[2.299999814, 2.2999996789999999, 2.2999999391800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C21_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998158000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C21_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9762911040E-07', '4.9762911040E-07', '4.9762911040E-07', '4.9762911040E-07', 0, 0];[2.2999998039, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C22_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9127711792E-07', '4.9127711792E-07', '4.9127711792E-07', '4.9127711792E-07', 0, 0];[2.2999998187999999, 2.2999996769000002, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C22_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9758217175E-07', '4.9758217175E-07', '4.9758217175E-07', '4.9758217175E-07', 0, 0];[2.2999998208000001, 2.2999996777999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C22_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9617103178E-07', '4.9617103178E-07', '4.9617103178E-07', '4.9617103178E-07', 0, 0];[2.2999998175999998, 2.2999996752, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C23_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.8994234640E-07', '4.8994234640E-07', '4.8994234640E-07', '4.8994234640E-07', 0, 0];[2.2999998156000001, 2.2999996789999999, 2.2999999394700001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C23_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998171999998, 2.2999996790999999, 2.2999999394600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C23_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999997936000001, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C24_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9907992471E-07', '4.9907992471E-07', '4.9907992471E-07', '4.9907992471E-07', 0, 0];[2.2999998195, 2.2999996787999999, 2.2999999359599999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C24_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998210000001, 2.2999996787999999, 2.2999999381, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C24_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9620232422E-07', '4.9620232422E-07', '4.9620232422E-07', '4.9620232422E-07', 0, 0];[2.2999998185999999, 2.2999996782999999, 2.2999999355099998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C25_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9901808489E-07', '4.9901808489E-07', '4.9901808489E-07', '4.9901808489E-07', 0, 0];[2.2999998183999999, 2.2999996789999999, 2.2999999394700001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C25_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998201, 2.2999996790999999, 2.2999999394600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C25_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998106000001, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C26_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9849747557E-07', '4.9849747557E-07', '4.9849747557E-07', '4.9849747557E-07', 0, 0];[2.2999998213000001, 2.2999996778999998, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C26_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998210000001, 2.2999996782999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C26_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9769244034E-07', '4.9769244034E-07', '4.9769244034E-07', '4.9769244034E-07', 0, 0];[2.2999998194, 2.2999996759000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C27_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9862450797E-07', '4.9862450797E-07', '4.9862450797E-07', '4.9862450797E-07', 0, 0];[2.2999998178999999, 2.2999996790999999, 2.2999999392900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C27_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998208000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C27_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9627832014E-07', '4.9627832014E-07', '4.9627832014E-07', '4.9627832014E-07', 0, 0];[2.2999998138, 2.2999996790999999, 2.2999999394600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C28_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9841253895E-07', '4.9841253895E-07', '4.9841253895E-07', '4.9841253895E-07', 0, 0];[2.2999998213000001, 2.2999996788999999, 2.2999999285000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C28_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998213000001, 2.2999996788999999, 2.2999999335100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C28_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9765891273E-07', '4.9765891273E-07', '4.9765891273E-07', '4.9765891273E-07', 0, 0];[2.2999998202, 2.2999996786999999, 2.29999992207, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C29_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9912090290E-07', '4.9912090290E-07', '4.9912090290E-07', '4.9912090290E-07', 0, 0];[2.2999998194, 2.2999996790999999, 2.29999993799, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C29_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998202, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C29_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772447784E-07', '4.9772447784E-07', '4.9772447784E-07', '4.9772447784E-07', 0, 0];[2.2999998154000001, 2.2999996790999999, 2.2999999394500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C2_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9240010668E-07', '4.9240010668E-07', '4.9240010668E-07', '4.9240010668E-07', 0, 0];[2.2999998219000002, 2.2999996772000002, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C2_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9239060719E-07', '4.9239060719E-07', '4.9239060719E-07', '4.9239060719E-07', 0, 0];[2.2999998208000001, 2.2999996630999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C2_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9263275106E-07', '4.9263275106E-07', '4.9263275106E-07', '4.9263275106E-07', 0, 0];[2.2999998189999999, 2.2999996344000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C30_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9252192367E-07', '4.9252192367E-07', '4.9252192367E-07', '4.9252192367E-07', 0, 0];[2.2999998217000002, 2.2999996783999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C30_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9693322618E-07', '4.9693322618E-07', '4.9693322618E-07', '4.9693322618E-07', 0, 0];[2.2999998216000002, 2.2999996785999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C30_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9764997203E-07', '4.9764997203E-07', '4.9764997203E-07', '4.9764997203E-07', 0, 0];[2.2999998211000001, 2.2999996782999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C31_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9455649097E-07', '4.9455649097E-07', '4.9455649097E-07', '4.9455649097E-07', 0, 0];[2.2999998212000001, 2.2999996788999999, 2.2999999394600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C31_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998211000001, 2.2999996789999999, 2.2999999394700001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C31_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9431807239E-07', '4.9431807239E-07', '4.9431807239E-07', '4.9431807239E-07', 0, 0];[2.2999998202, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C32_MSB;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9239898909E-07', '4.9239898909E-07', '4.9239898909E-07', '4.9239898909E-07', 0, 0];[2.2999998098000001, 2.2999996651000001, 2.29999993263, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C32_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9278958578E-07', '4.9278958578E-07', '4.9278958578E-07', '4.9278958578E-07', 0, 0];[2.29999982, 2.2999996768000002, 2.29999993792, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C32_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9680805642E-07', '4.9680805642E-07', '4.9680805642E-07', '4.9680805642E-07', 0, 0];[2.2999998204000001, 2.2999996772000002, 2.2999999383700001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C32_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9610844690E-07', '4.9610844690E-07', '4.9610844690E-07', '4.9610844690E-07', 0, 0];[2.2999998167000002, 2.2999996714000002, 2.29999992184, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C33_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9429851461E-07', '4.9429851461E-07', '4.9429851461E-07', '4.9429851461E-07', 0, 0];[2.2999998127999999, 2.2999996786999999, 2.2999999394200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C33_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998173999998, 2.2999996789999999, 2.2999999394600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C33_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9623361666E-07', '4.9623361666E-07', '4.9623361666E-07', '4.9623361666E-07', 0, 0];[2.2999998067999998, 2.2999996789999999, 2.2999999394200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C34_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9261635978E-07', '4.9261635978E-07', '4.9261635978E-07', '4.9261635978E-07', 0, 0];[2.2999998146, 2.2999996737999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C34_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998207000001, 2.2999996724999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C34_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9449465115E-07', '4.9449465115E-07', '4.9449465115E-07', '4.9449465115E-07', 0, 0];[2.2999998175999998, 2.2999996568999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C35_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9354079057E-07', '4.9354079057E-07', '4.9354079057E-07', '4.9354079057E-07', 0, 0];[2.2999998132999999, 2.2999996786999999, 2.2999999393600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C35_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998171999998, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C35_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998096000001, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C36_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9415155191E-07', '4.9415155191E-07', '4.9415155191E-07', '4.9415155191E-07', 0, 0];[2.2999998208000001, 2.2999996772000002, 2.2999999330200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C36_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998209000001, 2.2999996774999998, 2.2999999316399999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C36_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9464217264E-07', '4.9464217264E-07', '4.9464217264E-07', '4.9464217264E-07', 0, 0];[2.2999998184999999, 2.2999996727999998, 2.2999999124100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C37_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9470289487E-07', '4.9470289487E-07', '4.9470289487E-07', '4.9470289487E-07', 0, 0];[2.2999998150000001, 2.2999996776999998, 2.2999999393700001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C37_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998181999999, 2.2999996789999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C37_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9454382498E-07', '4.9454382498E-07', '4.9454382498E-07', '4.9454382498E-07', 0, 0];[2.2999998110000002, 2.2999996789999999, 2.2999999394800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C38_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9461833079E-07', '4.9461833079E-07', '4.9461833079E-07', '4.9461833079E-07', 0, 0];[2.2999998210000001, 2.2999996738999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C38_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998211000001, 2.2999996721999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C38_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9457511742E-07', '4.9457511742E-07', '4.9457511742E-07', '4.9457511742E-07', 0, 0];[2.2999998192, 2.2999996611000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C39_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9492305953E-07', '4.9492305953E-07', '4.9492305953E-07', '4.9492305953E-07', 0, 0];[2.2999998191, 2.2999996787999999, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C39_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998181999999, 2.2999996789999999, 2.2999999394900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C39_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9556976993E-07', '4.9556976993E-07', '4.9556976993E-07', '4.9556976993E-07', 0, 0];[2.2999998054000002, 2.2999996789999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C3_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9359108199E-07', '4.9359108199E-07', '4.9359108199E-07', '4.9359108199E-07', 0, 0];[2.2999998212000001, 2.2999996790999999, 2.2999999394600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C3_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9043930013E-07', '4.9043930013E-07', '4.9043930013E-07', '4.9043930013E-07', 0, 0];[2.2999998095, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C3_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9374139745E-07', '4.9374139745E-07', '4.9374139745E-07', '4.9374139745E-07', 0, 0];[2.2999997894000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C40_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9461870331E-07', '4.9461870331E-07', '4.9461870331E-07', '4.9461870331E-07', 0, 0];[2.2999998215000002, 2.2999996777999998, 2.2999999389100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C40_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998213000001, 2.2999996777999998, 2.2999999386200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C40_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9653760035E-07', '4.9653760035E-07', '4.9653760035E-07', '4.9653760035E-07', 0, 0];[2.2999998198, 2.2999996739999999, 2.2999999364399999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C41_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9380528618E-07', '4.9380528618E-07', '4.9380528618E-07', '4.9380528618E-07', 0, 0];[2.2999998203000001, 2.2999996787999999, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C41_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998207000001, 2.2999996790999999, 2.2999999394900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C41_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9564129550E-07', '4.9564129550E-07', '4.9564129550E-07', '4.9564129550E-07', 0, 0];[2.2999998150000001, 2.2999996789999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C42_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9502010334E-07', '4.9502010334E-07', '4.9502010334E-07', '4.9502010334E-07', 0, 0];[2.2999998212000001, 2.2999996751, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C42_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998214000001, 2.2999996737999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C42_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998204000001, 2.2999996632999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C43_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9397273798E-07', '4.9397273798E-07', '4.9397273798E-07', '4.9397273798E-07', 0, 0];[2.2999998196, 2.2999996785999999, 2.2999999393800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C43_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998210000001, 2.2999996787999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C43_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9637443263E-07', '4.9637443263E-07', '4.9637443263E-07', '4.9637443263E-07', 0, 0];[2.2999998166000002, 2.2999996789999999, 2.2999999395000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C44_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9409939785E-07', '4.9409939785E-07', '4.9409939785E-07', '4.9409939785E-07', 0, 0];[2.2999998216000002, 2.2999996779999998, 2.2999999340800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C44_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998216000002, 2.2999996779999998, 2.2999999360899999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C44_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9669406254E-07', '4.9669406254E-07', '4.9669406254E-07', '4.9669406254E-07', 0, 0];[2.2999998209000001, 2.299999675, 2.2999999195199998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C45_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9184261698E-07', '4.9184261698E-07', '4.9184261698E-07', '4.9184261698E-07', 0, 0];[2.2999998208000001, 2.2999996788999999, 2.2999999394100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C45_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998208000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C45_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9678570468E-07', '4.9678570468E-07', '4.9678570468E-07', '4.9678570468E-07', 0, 0];[2.2999998176999998, 2.2999996788999999, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C46_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9082896549E-07', '4.9082896549E-07', '4.9082896549E-07', '4.9082896549E-07', 0, 0];[2.2999998217000002, 2.2999996754000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C46_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998217000002, 2.2999996749, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C46_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9677005846E-07', '4.9677005846E-07', '4.9677005846E-07', '4.9677005846E-07', 0, 0];[2.2999998214000001, 2.2999996669999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C47_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9299745698E-07', '4.9299745698E-07', '4.9299745698E-07', '4.9299745698E-07', 0, 0];[2.2999998212000001, 2.2999996788999999, 2.2999999395000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C47_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998214000001, 2.2999996790999999, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C47_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9667171080E-07', '4.9667171080E-07', '4.9667171080E-07', '4.9667171080E-07', 0, 0];[2.2999998208000001, 2.2999996789999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C48_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9089117784E-07', '4.9089117784E-07', '4.9089117784E-07', '4.9089117784E-07', 0, 0];[2.2999998212000001, 2.2999996780999998, 2.2999999389500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C48_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998211000001, 2.2999996781999998, 2.29999993778, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C48_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9685275991E-07', '4.9685275991E-07', '4.9685275991E-07', '4.9685275991E-07', 0, 0];[2.2999998193, 2.2999996759000001, 2.29999993743, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C49_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9436333466E-07', '4.9436333466E-07', '4.9436333466E-07', '4.9436333466E-07', 0, 0];[2.2999998184999999, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C49_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998196, 2.2999996789999999, 2.2999999395000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C49_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9568152864E-07', '4.9568152864E-07', '4.9568152864E-07', '4.9568152864E-07', 0, 0];[2.2999998135999999, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C4_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9151758541E-07', '4.9151758541E-07', '4.9151758541E-07', '4.9151758541E-07', 0, 0];[2.2999998219000002, 2.2999996790999999, 2.2999999298199998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C4_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9232280690E-07', '4.9232280690E-07', '4.9232280690E-07', '4.9232280690E-07', 0, 0];[2.2999998202, 2.2999996782999999, 2.299999852, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C4_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9302465160E-07', '4.9302465160E-07', '4.9302465160E-07', '4.9302465160E-07', 0, 0];[2.2999998191, 2.2999996778999998, 2.2999997968999999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C50_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9419849057E-07', '4.9419849057E-07', '4.9419849057E-07', '4.9419849057E-07', 0, 0];[2.2999998212000001, 2.2999996736999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C50_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998212000001, 2.2999996774999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C50_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9691310961E-07', '4.9691310961E-07', '4.9691310961E-07', '4.9691310961E-07', 0, 0];[2.2999998197, 2.299999669, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C51_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9334502656E-07', '4.9334502656E-07', '4.9334502656E-07', '4.9334502656E-07', 0, 0];[2.2999998197, 2.2999996788999999, 2.2999999394500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C51_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998195, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C51_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9674323637E-07', '4.9674323637E-07', '4.9674323637E-07', '4.9674323637E-07', 0, 0];[2.2999998154000001, 2.2999996789999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C52_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9547850032E-07', '4.9547850032E-07', '4.9547850032E-07', '4.9547850032E-07', 0, 0];[2.2999998212000001, 2.2999996783999999, 2.2999999356899998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C52_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9660018522E-07', '4.9660018522E-07', '4.9660018522E-07', '4.9660018522E-07', 0, 0];[2.2999998213000001, 2.2999996758000001, 2.29999993731, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C52_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9474722583E-07', '4.9474722583E-07', '4.9474722583E-07', '4.9474722583E-07', 0, 0];[2.2999998202, 2.2999996767000002, 2.2999999248899998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C53_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9678216566E-07', '4.9678216566E-07', '4.9678216566E-07', '4.9678216566E-07', 0, 0];[2.2999998205000001, 2.2999996789999999, 2.2999999394500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C53_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9768796999E-07', '4.9768796999E-07', '4.9768796999E-07', '4.9768796999E-07', 0, 0];[2.2999998201, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C53_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9589163501E-07', '4.9589163501E-07', '4.9589163501E-07', '4.9589163501E-07', 0, 0];[2.2999998167000002, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C54_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9466191668E-07', '4.9466191668E-07', '4.9466191668E-07', '4.9466191668E-07', 0, 0];[2.2999998217000002, 2.2999996775999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C54_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9684903462E-07', '4.9684903462E-07', '4.9684903462E-07', '4.9684903462E-07', 0, 0];[2.2999998214000001, 2.2999996776999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C54_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9693546135E-07', '4.9693546135E-07', '4.9693546135E-07', '4.9693546135E-07', 0, 0];[2.2999998205000001, 2.2999996713000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C55_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9501749564E-07', '4.9501749564E-07', '4.9501749564E-07', '4.9501749564E-07', 0, 0];[2.2999998206000001, 2.2999996786999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C55_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9690118868E-07', '4.9690118868E-07', '4.9690118868E-07', '4.9690118868E-07', 0, 0];[2.2999998204000001, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C55_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9581340391E-07', '4.9581340391E-07', '4.9581340391E-07', '4.9581340391E-07', 0, 0];[2.2999998177999998, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C56_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9623510677E-07', '4.9623510677E-07', '4.9623510677E-07', '4.9623510677E-07', 0, 0];[2.2999998217000002, 2.2999996785999999, 2.2999999392000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C56_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9674472649E-07', '4.9674472649E-07', '4.9674472649E-07', '4.9674472649E-07', 0, 0];[2.2999998216000002, 2.2999996784999999, 2.2999999390500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C56_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9688181717E-07', '4.9688181717E-07', '4.9688181717E-07', '4.9688181717E-07', 0, 0];[2.2999998209000001, 2.2999996774999998, 2.2999999384000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C57_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9656442244E-07', '4.9656442244E-07', '4.9656442244E-07', '4.9656442244E-07', 0, 0];[2.2999998212000001, 2.2999996789999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C57_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9703827936E-07', '4.9703827936E-07', '4.9703827936E-07', '4.9703827936E-07', 0, 0];[2.2999998213000001, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C57_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9590281088E-07', '4.9590281088E-07', '4.9590281088E-07', '4.9590281088E-07', 0, 0];[2.2999998183999999, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C58_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9586481292E-07', '4.9586481292E-07', '4.9586481292E-07', '4.9586481292E-07', 0, 0];[2.2999998217000002, 2.2999996776999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C58_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9728414852E-07', '4.9728414852E-07', '4.9728414852E-07', '4.9728414852E-07', 0, 0];[2.2999998217000002, 2.2999996774000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C58_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9473381478E-07', '4.9473381478E-07', '4.9473381478E-07', '4.9473381478E-07', 0, 0];[2.2999998211000001, 2.2999996727999998, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C59_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9518643756E-07', '4.9518643756E-07', '4.9518643756E-07', '4.9518643756E-07', 0, 0];[2.2999998214000001, 2.2999996789999999, 2.2999999394900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C59_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9720964272E-07', '4.9720964272E-07', '4.9720964272E-07', '4.9720964272E-07', 0, 0];[2.2999998215000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C59_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998192, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C5_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9320923973E-07', '4.9320923973E-07', '4.9320923973E-07', '4.9320923973E-07', 0, 0];[2.2999998213000001, 2.2999996790999999, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C5_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9009508330E-07', '4.9009508330E-07', '4.9009508330E-07', '4.9009508330E-07', 0, 0];[2.2999998078999999, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C5_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9298814375E-07', '4.9298814375E-07', '4.9298814375E-07', '4.9298814375E-07', 0, 0];[2.2999997967999999, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C60_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9330050934E-07', '4.9330050934E-07', '4.9330050934E-07', '4.9330050934E-07', 0, 0];[2.2999998218000002, 2.2999996787999999, 2.2999999388600001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C60_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9668884713E-07', '4.9668884713E-07', '4.9668884713E-07', '4.9668884713E-07', 0, 0];[2.2999998218000002, 2.2999996786999999, 2.29999993831, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C60_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998214000001, 2.2999996781999998, 2.2999999349700002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C61_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9635021824E-07', '4.9635021824E-07', '4.9635021824E-07', '4.9635021824E-07', 0, 0];[2.2999998216000002, 2.2999996790999999, 2.2999999394900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C61_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9657857854E-07', '4.9657857854E-07', '4.9657857854E-07', '4.9657857854E-07', 0, 0];[2.2999998214000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C61_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998171999998, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C62_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9399471719E-07', '4.9399471719E-07', '4.9399471719E-07', '4.9399471719E-07', 0, 0];[2.2999998218000002, 2.2999996785999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C62_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9702784855E-07', '4.9702784855E-07', '4.9702784855E-07', '4.9702784855E-07', 0, 0];[2.2999998218000002, 2.2999996781999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C62_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9745774705E-07', '4.9745774705E-07', '4.9745774705E-07', '4.9745774705E-07', 0, 0];[2.2999998217000002, 2.2999996763000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C63_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9530564685E-07', '4.9530564685E-07', '4.9530564685E-07', '4.9530564685E-07', 0, 0];[2.2999998218000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C63_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9639007885E-07', '4.9639007885E-07', '4.9639007885E-07', '4.9639007885E-07', 0, 0];[2.2999998217000002, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C63_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998210000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C6_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9800610978E-07', '4.9800610978E-07', '4.9800610978E-07', '4.9800610978E-07', 0, 0];[2.2999998216000002, 2.2999996760000001, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C6_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9029728799E-07', '4.9029728799E-07', '4.9029728799E-07', '4.9029728799E-07', 0, 0];[2.2999998207000001, 2.2999996734999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C6_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9348211724E-07', '4.9348211724E-07', '4.9348211724E-07', '4.9348211724E-07', 0, 0];[2.2999998199, 2.2999996707000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C7_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9255898623E-07', '4.9255898623E-07', '4.9255898623E-07', '4.9255898623E-07', 0, 0];[2.2999998047000001, 2.2999996770000002, 2.2999999279500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C7_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998073999999, 2.2999996790999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C7_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9870357726E-07', '4.9870357726E-07', '4.9870357726E-07', '4.9870357726E-07', 0, 0];[2.2999997087000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C8_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9032307107E-07', '4.9032307107E-07', '4.9032307107E-07', '4.9032307107E-07', 0, 0];[2.2999998205000001, 2.2999996776999998, 2.2999999370899999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C8_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998206000001, 2.2999996780999998, 2.29999993287, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C8_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9741080839E-07', '4.9741080839E-07', '4.9741080839E-07', '4.9741080839E-07', 0, 0];[2.2999998174999998, 2.2999996766000002, 2.2999999335800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C9_NDBIAS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9171185929E-07', '4.9171185929E-07', '4.9171185929E-07', '4.9171185929E-07', 0, 0];[2.2999998157000001, 2.2999996788999999, 2.2999999394900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C9_NDNEG;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', '4.9772820313E-07', 0, 0];[2.2999998151000001, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;C_F_C9_NDPOS;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9370973248E-07', '4.9370973248E-07', '4.9370973248E-07', '4.9370973248E-07', 0, 0];[2.2999998067999998, 2.2999996789999999, 2.2999999391800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q1;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9140713055E-07', '4.9140713055E-07', '4.9140713055E-07', '4.9140713055E-07', 0, 0];[2.2999994798999999, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q10;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9080102582E-07', '4.9080102582E-07', '4.9080102582E-07', '4.9080102582E-07', 0, 0];[2.2999998153000001, 2.2999996573999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q11;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9199758906E-07', '4.9199758906E-07', '4.9199758906E-07', '4.9199758906E-07', 0, 0];[2.2999997713, 2.2999996790999999, 2.2999999393900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q12;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9172154505E-07', '4.9172154505E-07', '4.9172154505E-07', '4.9172154505E-07', 0, 0];[2.2999998176999998, 2.2999996752, 2.2999998880999999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q13;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9027985770E-07', '4.9027985770E-07', '4.9027985770E-07', '4.9027985770E-07', 0, 0];[2.2999998041, 2.2999996790999999, 2.2999999394800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q14;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9936137039E-07', '4.9936137039E-07', '4.9936137039E-07', '4.9936137039E-07', 0, 0];[2.2999998196, 2.2999996679999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q15;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9045010347E-07', '4.9045010347E-07', '4.9045010347E-07', '4.9045010347E-07', 0, 0];[2.2999998128999999, 2.2999996790999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q16;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.8996060033E-07', '4.8996060033E-07', '4.8996060033E-07', '4.8996060033E-07', 0, 0];[2.2999998045000001, 2.2999996761000001, 2.29999992676, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q17;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9780196387E-07', '4.9780196387E-07', '4.9780196387E-07', '4.9780196387E-07', 0, 0];[2.2999997365999998, 2.2999996790999999, 2.2999999395200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q18;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9724913079E-07', '4.9724913079E-07', '4.9724913079E-07', '4.9724913079E-07', 0, 0];[2.2999998059000002, 2.2999996629999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q19;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9685313244E-07', '4.9685313244E-07', '4.9685313244E-07', '4.9685313244E-07', 0, 0];[2.2999997839000001, 2.2999996790999999, 2.2999999394300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q2;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9139669974E-07', '4.9139669974E-07', '4.9139669974E-07', '4.9139669974E-07', 0, 0];[2.2999998124999999, 2.2999995761999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q20;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9319005448E-07', '4.9319005448E-07', '4.9319005448E-07', '4.9319005448E-07', 0, 0];[2.2999997807999999, 2.2999996768000002, 2.2999998992999999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q21;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9624330241E-07', '4.9624330241E-07', '4.9624330241E-07', '4.9624330241E-07', 0, 0];[2.2999997851999998, 2.2999996790999999, 2.2999999394100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q22;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9149225343E-07', '4.9149225343E-07', '4.9149225343E-07', '4.9149225343E-07', 0, 0];[2.2999998102000001, 2.2999996674999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q23;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9446671147E-07', '4.9446671147E-07', '4.9446671147E-07', '4.9446671147E-07', 0, 0];[2.2999997854999998, 2.2999996790999999, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q24;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9206464429E-07', '4.9206464429E-07', '4.9206464429E-07', '4.9206464429E-07', 0, 0];[2.2999998153000001, 2.2999996774999998, 2.2999999242200002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q25;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9531048972E-07', '4.9531048972E-07', '4.9531048972E-07', '4.9531048972E-07', 0, 0];[2.2999997933, 2.2999996790999999, 2.2999999395100001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q26;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9498080153E-07', '4.9498080153E-07', '4.9498080153E-07', '4.9498080153E-07', 0, 0];[2.2999998169999998, 2.2999996736999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q27;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9122738529E-07', '4.9122738529E-07', '4.9122738529E-07', '4.9122738529E-07', 0, 0];[2.2999997888000001, 2.2999996790999999, 2.2999999394200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q28;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9095655669E-07', '4.9095655669E-07', '4.9095655669E-07', '4.9095655669E-07', 0, 0];[2.2999998185999999, 2.2999996782999999, 2.2999999062300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q29;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9290171702E-07', '4.9290171702E-07', '4.9290171702E-07', '4.9290171702E-07', 0, 0];[2.2999998082999999, 2.2999996790999999, 2.2999999394500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q3;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9922055442E-07', '4.9922055442E-07', '4.9922055442E-07', '4.9922055442E-07', 0, 0];[2.2999997405000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q30;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9334763426E-07', '4.9334763426E-07', '4.9334763426E-07', '4.9334763426E-07', 0, 0];[2.2999998201, 2.2999996757000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q31;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9049164046E-07', '4.9049164046E-07', '4.9049164046E-07', '4.9049164046E-07', 0, 0];[2.2999998147, 2.2999996789999999, 2.2999999394800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q33;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9271023709E-07', '4.9271023709E-07', '4.9271023709E-07', '4.9271023709E-07', 0, 0];[2.2999997883000001, 2.2999996789999999, 2.2999999395200001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q34;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9272420693E-07', '4.9272420693E-07', '4.9272420693E-07', '4.9272420693E-07', 0, 0];[2.2999998104000001, 2.2999996411999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q35;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9214771826E-07', '4.9214771826E-07', '4.9214771826E-07', '4.9214771826E-07', 0, 0];[2.2999998013999998, 2.2999996789999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q36;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9201602925E-07', '4.9201602925E-07', '4.9201602925E-07', '4.9201602925E-07', 0, 0];[2.2999998145, 2.2999996652000001, 2.2999999168800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q37;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9325766850E-07', '4.9325766850E-07', '4.9325766850E-07', '4.9325766850E-07', 0, 0];[2.2999997988000001, 2.2999996789999999, 2.2999999394300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q38;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9163996119E-07', '4.9163996119E-07', '4.9163996119E-07', '4.9163996119E-07', 0, 0];[2.2999998147, 2.2999996492000001, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q39;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9181784380E-07', '4.9181784380E-07', '4.9181784380E-07', '4.9181784380E-07', 0, 0];[2.2999998079999999, 2.2999996789999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q4;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9920267303E-07', '4.9920267303E-07', '4.9920267303E-07', '4.9920267303E-07', 0, 0];[2.2999998128999999, 2.2999996754000001, 2.2999995768999999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q40;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9146803904E-07', '4.9146803904E-07', '4.9146803904E-07', '4.9146803904E-07', 0, 0];[2.2999998176999998, 2.2999996648000001, 2.2999999353599998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q41;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9148815561E-07', '4.9148815561E-07', '4.9148815561E-07', '4.9148815561E-07', 0, 0];[2.2999998105000001, 2.2999996789999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q42;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9113034148E-07', '4.9113034148E-07', '4.9113034148E-07', '4.9113034148E-07', 0, 0];[2.2999998187999999, 2.2999996504000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q43;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9147902865E-07', '4.9147902865E-07', '4.9147902865E-07', '4.9147902865E-07', 0, 0];[2.2999998116999998, 2.2999996789999999, 2.2999999394800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q44;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9024465371E-07', '4.9024465371E-07', '4.9024465371E-07', '4.9024465371E-07', 0, 0];[2.2999998198, 2.2999996710000001, 2.2999999199999999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q45;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9153453548E-07', '4.9153453548E-07', '4.9153453548E-07', '4.9153453548E-07', 0, 0];[2.2999998146, 2.2999996790999999, 2.2999999394900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q46;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9121136654E-07', '4.9121136654E-07', '4.9121136654E-07', '4.9121136654E-07', 0, 0];[2.2999998208000001, 2.2999996536, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q47;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9027091701E-07', '4.9027091701E-07', '4.9027091701E-07', '4.9027091701E-07', 0, 0];[2.2999998183999999, 2.2999996789999999, 2.2999999395400001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q48;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9141122837E-07', '4.9141122837E-07', '4.9141122837E-07', '4.9141122837E-07', 0, 0];[2.2999998169999998, 2.2999996731999999, 2.2999999299099998, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q49;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9181206960E-07', '4.9181206960E-07', '4.9181206960E-07', '4.9181206960E-07', 0, 0];[2.2999998017999999, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q5;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9131772358E-07', '4.9131772358E-07', '4.9131772358E-07', '4.9131772358E-07', 0, 0];[2.2999997561000001, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q50;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9254241277E-07', '4.9254241277E-07', '4.9254241277E-07', '4.9254241277E-07', 0, 0];[2.2999998167000002, 2.2999995916999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q51;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.8998835374E-07', '4.8998835374E-07', '4.8998835374E-07', '4.8998835374E-07', 0, 0];[2.2999998008999998, 2.2999996789999999, 2.2999999395000001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q52;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9005950678E-07', '4.9005950678E-07', '4.9005950678E-07', '4.9005950678E-07', 0, 0];[2.2999998159000001, 2.2999996755000001, 2.2999999144599999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q53;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9050989438E-07', '4.9050989438E-07', '4.9050989438E-07', '4.9050989438E-07', 0, 0];[2.2999998109000002, 2.2999996789999999, 2.2999999394800001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q54;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9068014015E-07', '4.9068014015E-07', '4.9068014015E-07', '4.9068014015E-07', 0, 0];[2.2999998197, 2.2999996479, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q55;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9052907962E-07', '4.9052907962E-07', '4.9052907962E-07', '4.9052907962E-07', 0, 0];[2.2999998147, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q56;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9014984507E-07', '4.9014984507E-07', '4.9014984507E-07', '4.9014984507E-07', 0, 0];[2.2999998199, 2.2999996768000002, 2.2999999364299999, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q57;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9981753219E-07', '4.9981753219E-07', '4.9981753219E-07', '4.9981753219E-07', 0, 0];[2.2999998152000001, 2.2999996790999999, 2.2999999395500001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q58;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9032698263E-07', '4.9032698263E-07', '4.9032698263E-07', '4.9032698263E-07', 0, 0];[2.2999998206000001, 2.2999996676999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q59;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9957408447E-07', '4.9957408447E-07', '4.9957408447E-07', '4.9957408447E-07', 0, 0];[2.2999998170999998, 2.2999996790999999, 2.2999999395300001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q6;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9124247272E-07', '4.9124247272E-07', '4.9124247272E-07', '4.9124247272E-07', 0, 0];[2.2999998160000001, 2.2999996505000002, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q60;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9957203556E-07', '4.9957203556E-07', '4.9957203556E-07', '4.9957203556E-07', 0, 0];[2.2999998211000001, 2.2999996767000002, 2.2999999240900002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q61;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9968807835E-07', '4.9968807835E-07', '4.9968807835E-07', '4.9968807835E-07', 0, 0];[2.2999998186999999, 2.2999996790999999, 2.2999999394900001, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q62;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9936137039E-07', '4.9936137039E-07', '4.9936137039E-07', '4.9936137039E-07', 0, 0];[2.2999998212000001, 2.2999996724999998, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q63;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9099231947E-07', '4.9099231947E-07', '4.9099231947E-07', '4.9099231947E-07', 0, 0];[2.2999998197, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q7;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9826688010E-07', '4.9826688010E-07', '4.9826688010E-07', '4.9826688010E-07', 0, 0];[2.2999997484999999, 2.2999996790999999, 2.2999999395600002, 2.2999999999999998, 0, 0]
slope;1.07;CMOS_N;Q8;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9216336448E-07', '4.9216336448E-07', '4.9216336448E-07', '4.9216336448E-07', 0, 0];[2.2999997733000002, 2.2999996455999998, 2.2999998277000002, 2.298, 0, 0]
slope;1.07;CMOS_N;Q9;1;[1, 1, 1, 1, 0, 0];['0.0000000000E00', '0.0000000000E00', '0.0000000000E00', '0.0000000000E00', 0, 0];['4.9499234993E-07', '4.9499234993E-07', '4.9499234993E-07', '4.9499234993E-07', 0, 0];[2.2999997697999999, 2.2999996790999999, 2.2999999394500001, 2.2999999999999998, 0, 0]
