{
  "module_name": "cl0002.h",
  "hash_id": "999ba2cfbbb5450f0661fe88a33d485514eb252485651a63205dc11bf85636ab",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/include/nvif/cl0002.h",
  "human_readable_source": " \n#ifndef __NVIF_CL0002_H__\n#define __NVIF_CL0002_H__\n\nstruct nv_dma_v0 {\n\t__u8  version;\n#define NV_DMA_V0_TARGET_VM                                                0x00\n#define NV_DMA_V0_TARGET_VRAM                                              0x01\n#define NV_DMA_V0_TARGET_PCI                                               0x02\n#define NV_DMA_V0_TARGET_PCI_US                                            0x03\n#define NV_DMA_V0_TARGET_AGP                                               0x04\n\t__u8  target;\n#define NV_DMA_V0_ACCESS_VM                                                0x00\n#define NV_DMA_V0_ACCESS_RD                                                0x01\n#define NV_DMA_V0_ACCESS_WR                                                0x02\n#define NV_DMA_V0_ACCESS_RDWR                 (NV_DMA_V0_ACCESS_RD | NV_DMA_V0_ACCESS_WR)\n\t__u8  access;\n\t__u8  pad03[5];\n\t__u64 start;\n\t__u64 limit;\n\t \n};\n\nstruct nv50_dma_v0 {\n\t__u8  version;\n#define NV50_DMA_V0_PRIV_VM                                                0x00\n#define NV50_DMA_V0_PRIV_US                                                0x01\n#define NV50_DMA_V0_PRIV__S                                                0x02\n\t__u8  priv;\n#define NV50_DMA_V0_PART_VM                                                0x00\n#define NV50_DMA_V0_PART_256                                               0x01\n#define NV50_DMA_V0_PART_1KB                                               0x02\n\t__u8  part;\n#define NV50_DMA_V0_COMP_NONE                                              0x00\n#define NV50_DMA_V0_COMP_1                                                 0x01\n#define NV50_DMA_V0_COMP_2                                                 0x02\n#define NV50_DMA_V0_COMP_VM                                                0x03\n\t__u8  comp;\n#define NV50_DMA_V0_KIND_PITCH                                             0x00\n#define NV50_DMA_V0_KIND_VM                                                0x7f\n\t__u8  kind;\n\t__u8  pad05[3];\n};\n\nstruct gf100_dma_v0 {\n\t__u8  version;\n#define GF100_DMA_V0_PRIV_VM                                               0x00\n#define GF100_DMA_V0_PRIV_US                                               0x01\n#define GF100_DMA_V0_PRIV__S                                               0x02\n\t__u8  priv;\n#define GF100_DMA_V0_KIND_PITCH                                            0x00\n#define GF100_DMA_V0_KIND_VM                                               0xff\n\t__u8  kind;\n\t__u8  pad03[5];\n};\n\nstruct gf119_dma_v0 {\n\t__u8  version;\n#define GF119_DMA_V0_PAGE_LP                                               0x00\n#define GF119_DMA_V0_PAGE_SP                                               0x01\n\t__u8  page;\n#define GF119_DMA_V0_KIND_PITCH                                            0x00\n#define GF119_DMA_V0_KIND_VM                                               0xff\n\t__u8  kind;\n\t__u8  pad03[5];\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}