{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615055274646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615055274651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 19:27:54 2021 " "Processing started: Sat Mar 06 19:27:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615055274651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615055274651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M_PasoAPaso -c M_PasoAPaso " "Command: quartus_map --read_settings_files=on --write_settings_files=off M_PasoAPaso -c M_PasoAPaso" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615055274651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615055274964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615055274964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_pasoapaso.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_pasoapaso.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M_PasoAPaso " "Found entity 1: M_PasoAPaso" {  } { { "M_PasoAPaso.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/M_PasoAPaso.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615055282946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615055282946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M_PasoAPaso " "Elaborating entity \"M_PasoAPaso\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615055282970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7456 7456:inst5 " "Elaborating entity \"7456\" for hierarchy \"7456:inst5\"" {  } { { "M_PasoAPaso.bdf" "inst5" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/M_PasoAPaso.bdf" { { 32 648 752 112 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615055283000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7456:inst5 " "Elaborated megafunction instantiation \"7456:inst5\"" {  } { { "M_PasoAPaso.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/M_PasoAPaso.bdf" { { 32 648 752 112 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615055283001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sm_mpp.vhd 2 1 " "Using design file sm_mpp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM_MPP-BEHAVIOR " "Found design unit 1: SM_MPP-BEHAVIOR" {  } { { "sm_mpp.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/sm_mpp.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615055283376 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM_MPP " "Found entity 1: SM_MPP" {  } { { "sm_mpp.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/sm_mpp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615055283376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615055283376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_MPP SM_MPP:inst1 " "Elaborating entity \"SM_MPP\" for hierarchy \"SM_MPP:inst1\"" {  } { { "M_PasoAPaso.bdf" "inst1" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/M_PasoAPaso.bdf" { { 160 152 264 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615055283380 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615055283861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615055284244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615055284244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615055284294 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615055284294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615055284294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615055284294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615055284320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 19:28:04 2021 " "Processing ended: Sat Mar 06 19:28:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615055284320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615055284320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615055284320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615055284320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615055285416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615055285421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 19:28:05 2021 " "Processing started: Sat Mar 06 19:28:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615055285421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615055285421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off M_PasoAPaso -c M_PasoAPaso " "Command: quartus_fit --read_settings_files=off --write_settings_files=off M_PasoAPaso -c M_PasoAPaso" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615055285421 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615055285497 ""}
{ "Info" "0" "" "Project  = M_PasoAPaso" {  } {  } 0 0 "Project  = M_PasoAPaso" 0 0 "Fitter" 0 0 1615055285497 ""}
{ "Info" "0" "" "Revision = M_PasoAPaso" {  } {  } 0 0 "Revision = M_PasoAPaso" 0 0 "Fitter" 0 0 1615055285497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615055285596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615055285596 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "M_PasoAPaso 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"M_PasoAPaso\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615055285602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615055285639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615055285640 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615055285837 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615055285842 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615055285978 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615055285980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615055285980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615055285980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615055285980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615055285980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615055285980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615055285980 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615055285980 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615055285980 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615055285981 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615055285981 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615055285981 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615055285981 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615055285981 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "M_PasoAPaso.sdc " "Synopsys Design Constraints File file not found: 'M_PasoAPaso.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615055286511 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615055286511 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1615055286513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615055286520 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615055286520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_INPUT~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node CLK_INPUT~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615055286529 ""}  } { { "M_PasoAPaso.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/M_PasoAPaso.bdf" { { 64 8 176 80 "CLK_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615055286529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7456:inst5\|16  " "Automatically promoted node 7456:inst5\|16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615055286529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7456:inst5\|16~0 " "Destination node 7456:inst5\|16~0" {  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 760 344 408 840 "16" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615055286529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_OUTPUT~output " "Destination node CLK_OUTPUT~output" {  } { { "M_PasoAPaso.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/M_PasoAPaso.bdf" { { 176 584 760 192 "CLK_OUTPUT" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615055286529 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615055286529 ""}  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 760 344 408 840 "16" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615055286529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7456:inst3\|5  " "Automatically promoted node 7456:inst3\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615055286529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7456:inst3\|2 " "Destination node 7456:inst3\|2" {  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 120 256 320 160 "2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615055286529 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615055286529 ""}  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 328 344 408 408 "5" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615055286529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7456:inst4\|16  " "Automatically promoted node 7456:inst4\|16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615055286529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7456:inst4\|16~0 " "Destination node 7456:inst4\|16~0" {  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 760 344 408 840 "16" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615055286529 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615055286529 ""}  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 760 344 408 840 "16" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615055286529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7456:inst4\|5  " "Automatically promoted node 7456:inst4\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615055286530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7456:inst4\|2 " "Destination node 7456:inst4\|2" {  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 120 256 320 160 "2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615055286530 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615055286530 ""}  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 328 344 408 408 "5" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615055286530 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7456:inst\|5  " "Automatically promoted node 7456:inst\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615055286530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7456:inst\|2 " "Destination node 7456:inst\|2" {  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 120 256 320 160 "2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615055286530 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615055286530 ""}  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 328 344 408 408 "5" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615055286530 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7456:inst3\|16  " "Automatically promoted node 7456:inst3\|16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615055286530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7456:inst3\|16~0 " "Destination node 7456:inst3\|16~0" {  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 760 344 408 840 "16" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615055286530 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615055286530 ""}  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 760 344 408 840 "16" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615055286530 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7456:inst\|16  " "Automatically promoted node 7456:inst\|16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615055286530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7456:inst\|16~0 " "Destination node 7456:inst\|16~0" {  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 760 344 408 840 "16" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615055286530 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615055286530 ""}  } { { "7456.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7456.bdf" { { 760 344 408 840 "16" "" } } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615055286530 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615055286854 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615055286854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615055286854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615055286855 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615055286855 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615055286855 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615055286855 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615055286855 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615055286855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1615055286856 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615055286856 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615055286872 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1615055286877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615055287962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615055288018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615055288039 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615055289744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615055289744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615055290102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615055291275 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615055291275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615055291667 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615055291667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615055291670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615055291854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615055291860 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1615055291861 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615055292067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615055292067 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1615055292067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615055292273 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615055292578 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/output_files/M_PasoAPaso.fit.smsg " "Generated suppressed messages file D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_2/output_files/M_PasoAPaso.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615055292869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5766 " "Peak virtual memory: 5766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615055293209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 19:28:13 2021 " "Processing ended: Sat Mar 06 19:28:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615055293209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615055293209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615055293209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615055293209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615055294439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615055294444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 19:28:14 2021 " "Processing started: Sat Mar 06 19:28:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615055294444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615055294444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off M_PasoAPaso -c M_PasoAPaso " "Command: quartus_asm --read_settings_files=off --write_settings_files=off M_PasoAPaso -c M_PasoAPaso" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615055294444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615055294660 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615055296171 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615055296288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615055297112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 19:28:17 2021 " "Processing ended: Sat Mar 06 19:28:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615055297112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615055297112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615055297112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615055297112 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615055297712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615055298290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615055298296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 19:28:18 2021 " "Processing started: Sat Mar 06 19:28:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615055298296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615055298296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta M_PasoAPaso -c M_PasoAPaso " "Command: quartus_sta M_PasoAPaso -c M_PasoAPaso" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615055298296 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615055298375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615055298576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615055298576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055298613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055298613 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "M_PasoAPaso.sdc " "Synopsys Design Constraints File file not found: 'M_PasoAPaso.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1615055298850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055298851 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 7456:inst4\|16 7456:inst4\|16 " "create_clock -period 1.000 -name 7456:inst4\|16 7456:inst4\|16" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615055298851 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 7456:inst4\|5 7456:inst4\|5 " "create_clock -period 1.000 -name 7456:inst4\|5 7456:inst4\|5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615055298851 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 7456:inst3\|16 7456:inst3\|16 " "create_clock -period 1.000 -name 7456:inst3\|16 7456:inst3\|16" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615055298851 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 7456:inst3\|5 7456:inst3\|5 " "create_clock -period 1.000 -name 7456:inst3\|5 7456:inst3\|5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615055298851 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 7456:inst\|16 7456:inst\|16 " "create_clock -period 1.000 -name 7456:inst\|16 7456:inst\|16" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615055298851 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 7456:inst\|5 7456:inst\|5 " "create_clock -period 1.000 -name 7456:inst\|5 7456:inst\|5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615055298851 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_INPUT CLK_INPUT " "create_clock -period 1.000 -name CLK_INPUT CLK_INPUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615055298851 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 7456:inst5\|16 7456:inst5\|16 " "create_clock -period 1.000 -name 7456:inst5\|16 7456:inst5\|16" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615055298851 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615055298851 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1615055298852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615055298853 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615055298854 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615055298863 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1615055298871 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615055298874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.590 " "Worst-case setup slack is -1.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.590              -1.590 CLK_INPUT  " "   -1.590              -1.590 CLK_INPUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -1.048 7456:inst\|16  " "   -0.855              -1.048 7456:inst\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799              -0.799 7456:inst3\|16  " "   -0.799              -0.799 7456:inst3\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794              -0.822 7456:inst4\|5  " "   -0.794              -0.822 7456:inst4\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.793              -0.793 7456:inst3\|5  " "   -0.793              -0.793 7456:inst3\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.784              -3.567 7456:inst5\|16  " "   -0.784              -3.567 7456:inst5\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.779              -0.806 7456:inst\|5  " "   -0.779              -0.806 7456:inst\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727              -0.861 7456:inst4\|16  " "   -0.727              -0.861 7456:inst4\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055298881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 7456:inst\|16  " "    0.308               0.000 7456:inst\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 7456:inst4\|5  " "    0.323               0.000 7456:inst4\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 7456:inst\|5  " "    0.324               0.000 7456:inst\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 7456:inst3\|5  " "    0.325               0.000 7456:inst3\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 7456:inst4\|16  " "    0.330               0.000 7456:inst4\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 7456:inst5\|16  " "    0.330               0.000 7456:inst5\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CLK_INPUT  " "    0.330               0.000 CLK_INPUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 7456:inst3\|16  " "    0.331               0.000 7456:inst3\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055298889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615055298897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615055298905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.666 CLK_INPUT  " "   -3.000              -6.666 CLK_INPUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -9.776 7456:inst5\|16  " "   -1.222              -9.776 7456:inst5\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 7456:inst3\|5  " "   -1.222              -4.888 7456:inst3\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 7456:inst4\|16  " "   -1.222              -4.888 7456:inst4\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 7456:inst4\|5  " "   -1.222              -4.888 7456:inst4\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 7456:inst\|5  " "   -1.222              -4.888 7456:inst\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -3.666 7456:inst3\|16  " "   -1.222              -3.666 7456:inst3\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -3.666 7456:inst\|16  " "   -1.222              -3.666 7456:inst\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055298912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055298912 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615055298926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615055298947 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1615055298947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615055299250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615055299279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615055299288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.415 " "Worst-case setup slack is -1.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415              -1.415 CLK_INPUT  " "   -1.415              -1.415 CLK_INPUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759              -0.841 7456:inst\|16  " "   -0.759              -0.841 7456:inst\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699              -0.699 7456:inst4\|16  " "   -0.699              -0.699 7456:inst4\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696              -0.696 7456:inst\|5  " "   -0.696              -0.696 7456:inst\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -0.670 7456:inst3\|16  " "   -0.670              -0.670 7456:inst3\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654              -0.654 7456:inst3\|5  " "   -0.654              -0.654 7456:inst3\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650              -0.650 7456:inst4\|5  " "   -0.650              -0.650 7456:inst4\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615              -2.548 7456:inst5\|16  " "   -0.615              -2.548 7456:inst5\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055299293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.278 " "Worst-case hold slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 7456:inst\|16  " "    0.278               0.000 7456:inst\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 7456:inst4\|5  " "    0.292               0.000 7456:inst4\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 7456:inst\|5  " "    0.293               0.000 7456:inst\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 7456:inst3\|5  " "    0.294               0.000 7456:inst3\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 7456:inst3\|16  " "    0.299               0.000 7456:inst3\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 7456:inst4\|16  " "    0.299               0.000 7456:inst4\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 7456:inst5\|16  " "    0.299               0.000 7456:inst5\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLK_INPUT  " "    0.299               0.000 CLK_INPUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055299301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615055299306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615055299311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.666 CLK_INPUT  " "   -3.000              -6.666 CLK_INPUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -9.776 7456:inst5\|16  " "   -1.222              -9.776 7456:inst5\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 7456:inst3\|5  " "   -1.222              -4.888 7456:inst3\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 7456:inst4\|16  " "   -1.222              -4.888 7456:inst4\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 7456:inst4\|5  " "   -1.222              -4.888 7456:inst4\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 7456:inst\|5  " "   -1.222              -4.888 7456:inst\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -3.666 7456:inst3\|16  " "   -1.222              -3.666 7456:inst3\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -3.666 7456:inst\|16  " "   -1.222              -3.666 7456:inst\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055299316 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615055299327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615055299434 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615055299436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.182 " "Worst-case setup slack is -0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -0.182 CLK_INPUT  " "   -0.182              -0.182 CLK_INPUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.058 7456:inst\|16  " "   -0.058              -0.058 7456:inst\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 7456:inst\|5  " "    0.003               0.000 7456:inst\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 7456:inst3\|16  " "    0.008               0.000 7456:inst3\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 7456:inst4\|16  " "    0.022               0.000 7456:inst4\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 7456:inst4\|5  " "    0.050               0.000 7456:inst4\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 7456:inst3\|5  " "    0.065               0.000 7456:inst3\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 7456:inst5\|16  " "    0.135               0.000 7456:inst5\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055299441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 7456:inst\|16  " "    0.121               0.000 7456:inst\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 7456:inst4\|5  " "    0.145               0.000 7456:inst4\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 7456:inst\|5  " "    0.146               0.000 7456:inst\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 7456:inst3\|5  " "    0.147               0.000 7456:inst3\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 7456:inst3\|16  " "    0.151               0.000 7456:inst3\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 7456:inst4\|16  " "    0.151               0.000 7456:inst4\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 7456:inst5\|16  " "    0.151               0.000 7456:inst5\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLK_INPUT  " "    0.151               0.000 CLK_INPUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055299447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615055299452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615055299457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.165 CLK_INPUT  " "   -3.000              -6.165 CLK_INPUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 7456:inst5\|16  " "   -1.000              -8.000 7456:inst5\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 7456:inst3\|5  " "   -1.000              -4.000 7456:inst3\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 7456:inst4\|16  " "   -1.000              -4.000 7456:inst4\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 7456:inst4\|5  " "   -1.000              -4.000 7456:inst4\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 7456:inst\|5  " "   -1.000              -4.000 7456:inst\|5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 7456:inst3\|16  " "   -1.000              -3.000 7456:inst3\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 7456:inst\|16  " "   -1.000              -3.000 7456:inst\|16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615055299462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615055299462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615055300163 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615055300163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615055300237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 19:28:20 2021 " "Processing ended: Sat Mar 06 19:28:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615055300237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615055300237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615055300237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615055300237 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615055300874 ""}
