**# RTL Mini Projects - Verilog HDL**



This repository contains a collection of RTL mini projects developed as part of my structured learning in digital design and VLSI front-end using Verilog HDL.



Each project in this phase focuses on controller–datapath integration, buffering logic, arbitration, and verification-driven RTL design.



-> This repository represents **Phase-1 Cycle-3: RTL FIFO Architecture** of my RTL learning journey, focused on integrating FSM control logic, FIFO buffering, arbitration, and self-checking verification.



The goal of this repository is to:

* Design medium-level RTL subsystems
* Implement pulse-based and latency-aware designs
* Apply structured self-checking testbenches
* Strengthen architectural thinking for front-end VLSI roles



----------------------------------------------------------------

**## Repository Structure**



RTL-FIFO-Architecture/

├── Week-9/  # Wrap-Bit FIFO

├── Week-10/ # Self-Checking FIFO Verification

├── Week-11/ # Registered Priority Arbiter

├── Week-12/ # Data Transfer Controller (FSM + FIFO)

└── README.md



Each folder contains:

* RTL source file
* Self-checking testbench
* A dedicated README explaining architecture and verification



----------------------------------------------------------------

**## Projects Overview**



|Week |              Project             |              Key Concepts                 |                                       
|-----|----------------------------------|-------------------------------------------|
| 9   |           Wrap-Bit FIFO          | Circular buffering, full/empty detection  |                                                         
| 10  | Self-Checking FIFO Verification  |    Scoreboard model, flag validation      |                                                                       
| 11  |         Priority Arbiter         |  Priority encoding, arbitration latency   |                                               
| 12  |     Data Transfer Controller     |FSM-datapath integration, latency alignment| 
                                           



-----------------------------------------------------------------

**## Tools \& Skills**



* Verilog HDL
* FSM \& Controller Design
* FIFO \& Buffer Architecture
* Arbitration Logic
* Self-Checking Testbench Design
* HDL Simulation (ModelSim)
* Debugging RTL Timing \& Scheduling Issues



--------------------------------------------------------------------

**## About Me**



I'm an Electronics Engineering student specializing in **VLSI Design and Technology**, building structured expertise in RTL architecture, controller design and verification for front-end VLSI roles.



----------------------------------------------------------------------

**# Author:** MARK JUSTIN



