<module name="DSS_EDP0_COMMON_0_INTG_CFG_VP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="INTG_CFG__VP__REGS_revision" acronym="INTG_CFG__VP__REGS_revision" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU indicator DSPS ==> 0x0  WTBU ==> 0x1  Processors ==> 0x2" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x1036" description="Function indicates a software compatible module family. If there is no level of software compatibility a new FUNC number, and hence PID, should be assigned." range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x8" description="RTL Version.  R as described in PDR with additional clarifications and definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner.   RTL follows a numbering such as X.Y.R.Z which are explained in this table.   R changes ONLY when :  (1) PDS uploads occur which may have been due to spec changes  (2) Bug fixes occur  (3) Resets to '0' when X or Y changes.   Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments. " range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major Revision.   X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner.  X is part of IP numbering X.Y.R.Z.  X changes ONLY when:  (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same.   X does NOT change due to:  (1) Bug fixes  (2) Change in feature parameters. " range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.   0 if non-c ustom. " range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision.   Y as described in PDR with additional clarifications/definitions below.  This number is owned/maintained by IP specification owne r.   Y changes ONLY when:  (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indica tes which features are exactly available.  (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon - in which case X will change.   Y does NOT change due to :  (1) Bug fixes  (2) Typos or clarifications  (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable.   Spec owner maintains a customer-invisible number 'S' which changes due to:  (1) Typos/clarifications  (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the I P bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes. " range="5 - 0" rwaccess="R"/>
	</register>
	<register id="INTG_CFG__VP__REGS_dptx_ipcfg" acronym="INTG_CFG__VP__REGS_dptx_ipcfg" offset="0x4" width="32" description="">
		<bitfield id="FW_MEM_CLK_EN" width="1" begin="1" end="1" resetval="0x1" description="DPTX firmware memory (I/Dram) clock enable (set to 1 by default after a reset)  0: Disable Clock (can be set to 0 when not in use for power saving)  1: Enable Clock (must for normal operation)" range="1" rwaccess="R/W"/> 
		<bitfield id="APB_SECURE_REG_BLOCK_EN" width="1" begin="0" end="0" resetval="0x0" description="DPTX - APB secure region access block enable mode  0: Not Enabled (full access to DPTX memory space including uCPU FW memory regions are permitted)  1: Enabled (only Mailbox and non-secure APB region accesses are permitted via APB)    On reset, this bit is set 0 to allow FW to be loaded during the initial configuration.  To prevent any tempering of the FW and other secure regions, this bit should be set to 1 (if the configuration firewall setting allows access by a non-secure host) to limit the access only to the mailbox and general cfg space by APB accesses" range="0" rwaccess="R/W"/>
	</register>
	<register id="INTG_CFG__VP__REGS_ecc_mem_cfg" acronym="INTG_CFG__VP__REGS_ecc_mem_cfg" offset="0x8" width="32" description="">
		<bitfield id="CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="Clk Force Enable for ECC access  0: Disable   1: Enable (all clock gatings for the ECC memories/aggregator are bypassed)    PHY/IO clocks may not be running during the ECC access. These clocks will still be off even when this parameter is set to 1" range="0" rwaccess="R/W"/>
	</register>
	<register id="INTG_CFG__VP__REGS_dptx_dsc_cfg" acronym="INTG_CFG__VP__REGS_dptx_dsc_cfg" offset="0xC" width="32" description="">
		<bitfield id="DSC_1_10BPC" width="1" begin="5" end="5" resetval="0x0" description="DPTX - DSC encoder 1 - 10-bit input enable  0:  8-bit (default)  1: 10-bit  This setting must match the DSC_ENC1 input_bpc[0] configuration" range="5" rwaccess="R/W"/> 
		<bitfield id="DSC_0_10BPC" width="1" begin="4" end="4" resetval="0x0" description="DPTX - DSC encoder 0 - 10-bit input enable  0:  8-bit (default)  1: 10-bit  This setting must match the DSC_ENC0 input_bpc[0] configuration" range="4" rwaccess="R/W"/> 
		<bitfield id="BOTH_CLK_EN" width="1" begin="3" end="3" resetval="0x0" description="DPTX - DSC force both clock on whenever DSC is active   0: Disabled (Normal setting - DSC clock enable is controlled based on mode_sel)   1: Enabled (Reserved)" range="3" rwaccess="R/W"/> 
		<bitfield id="SPLIT_PANEL_EN" width="1" begin="2" end="2" resetval="0x0" description="DPTX - DSC encoder mode select   0: Dual Panel (two independent streams)    1: Split Panel (L/R channels of a single source   In Split Panel mode, the selected vif_0 and vif_1 stream must be video timing synchronized.  Both split/dual panel modes require clocks to be in sync/phase.)" range="2" rwaccess="R/W"/> 
		<bitfield id="MODE_SEL" width="2" begin="1" end="0" resetval="0x0" description="DPTX - DSC encoder mode select    2'b00: Both encoders Disabled (not used)    2'b01:  Single Encoder (only enc0 is used)   2'b11:  Both Encoders Enabled   When both Encoders are enabled, it can either be in split panel or dual panel mode" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="INTG_CFG__VP__REGS_dptx_src_cfg" acronym="INTG_CFG__VP__REGS_dptx_src_cfg" offset="0x10" width="32" description="">
		<bitfield id="VIF_FMT_SEL" width="4" begin="31" end="28" resetval="0x0" description="Reserved - must be set to 0" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="AIF_EN" width="1" begin="16" end="16" resetval="0x0" description="DPTX Audio I2S channel memory clk enable   0 : Disable   1: Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="VIF_3_IN30B" width="1" begin="11" end="11" resetval="0x0" description="DPTX vif_3 source data width is 30 bits   0: 36 bits (default)  1: 30 bits" range="11" rwaccess="R/W"/> 
		<bitfield id="VIF_2_IN30B" width="1" begin="10" end="10" resetval="0x0" description="DPTX vif_2 source data width is 30 bits   0: 36 bits (default)  1: 30 bits" range="10" rwaccess="R/W"/> 
		<bitfield id="VIF_1_IN30B" width="1" begin="9" end="9" resetval="0x0" description="DPTX vif_1 source data width is 30 bits   0: 36 bits (default)  1: 30 bits" range="9" rwaccess="R/W"/> 
		<bitfield id="VIF_0_IN30B" width="1" begin="8" end="8" resetval="0x0" description="DPTX vif_0 source data width is 30 bits   0: 36 bits (default)  1: 30 bits" range="8" rwaccess="R/W"/> 
		<bitfield id="VIF_3_SEL" width="1" begin="7" end="7" resetval="0x0" description="DPTX vif_3 source select - between dpi_3 or dpi_5  0: dpi_3    1: dpi_5" range="7" rwaccess="R/W"/> 
		<bitfield id="VIF_2_SEL" width="1" begin="6" end="6" resetval="0x0" description="DPTX vif_2 source select - between dpi_2 or dpi_4  0: dpi_2    1: dpi_4" range="6" rwaccess="R/W"/> 
		<bitfield id="VIF_1_SEL" width="1" begin="5" end="5" resetval="0x0" description="DPTX vif_1 source select - between dpi_1 or dpi_3  0: dpi_1    1: dpi_3" range="5" rwaccess="R/W"/> 
		<bitfield id="VIF_0_SEL" width="1" begin="4" end="4" resetval="0x0" description="DPTX vif_0 source select - between dpi_0 or dpi_2  0: dpi_0    1: dpi_2" range="4" rwaccess="R/W"/> 
		<bitfield id="VIF_3_EN" width="1" begin="3" end="3" resetval="0x0" description="DPTX vif_3 channel memory clk enable   0: Disable   1: Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="VIF_2_EN" width="1" begin="2" end="2" resetval="0x0" description="DPTX vif_2 channel memory clk enable   0: Disable   1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="VIF_1_EN" width="1" begin="1" end="1" resetval="0x0" description="DPTX vif_1 channel memory clk enable   0: Disable   1: Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="VIF_0_EN" width="1" begin="0" end="0" resetval="0x0" description="DPTX vif_0 channel memory clk enable   0: Disable   1: Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="INTG_CFG__VP__REGS_dptx_vif_secure_mode_cfg" acronym="INTG_CFG__VP__REGS_dptx_vif_secure_mode_cfg" offset="0x14" width="32" description="">
		<bitfield id="VIF_3" width="1" begin="3" end="3" resetval="0x0" description="vif_3 channel secure mode:   0: Non-Secure   1: Secure" range="3" rwaccess="R/W"/> 
		<bitfield id="VIF_2" width="1" begin="2" end="2" resetval="0x0" description="vif_2 channel secure mode:   0: Non-Secure   1: Secure" range="2" rwaccess="R/W"/> 
		<bitfield id="VIF_1" width="1" begin="1" end="1" resetval="0x0" description="vif_1 channel secure mode:   0: Non-Secure   1: Secure" range="1" rwaccess="R/W"/> 
		<bitfield id="VIF_0" width="1" begin="0" end="0" resetval="0x0" description="vif_0 channel secure mode:   0: Non-Secure   1: Secure" range="0" rwaccess="R/W"/>
	</register>
	<register id="INTG_CFG__VP__REGS_dptx_vif_conn_status" acronym="INTG_CFG__VP__REGS_dptx_vif_conn_status" offset="0x18" width="32" description="">
		<bitfield id="VIF_3" width="1" begin="3" end="3" resetval="0x0" description="vif_0 security check status:   0: Conn Allowed - no security issue   1: Connection Not Allowed due to security mismatch" range="3" rwaccess="R"/> 
		<bitfield id="VIF_2" width="1" begin="2" end="2" resetval="0x0" description="vif_0 security check status:   0: Conn Allowed - no security issue   1: Connection Not Allowed due to security mismatch" range="2" rwaccess="R"/> 
		<bitfield id="VIF_1" width="1" begin="1" end="1" resetval="0x0" description="vif_0 security check status:   0: Conn Allowed - no security issue   1: Connection Not Allowed due to security mismatch" range="1" rwaccess="R"/> 
		<bitfield id="VIF_0" width="1" begin="0" end="0" resetval="0x0" description="vif_0 security check status:   0: Conn Allowed - no security issue   1: Connection Not Allowed due to security mismatch" range="0" rwaccess="R"/>
	</register>
	<register id="INTG_CFG__VP__REGS_phy_clk_status" acronym="INTG_CFG__VP__REGS_phy_clk_status" offset="0x1C" width="32" description="">
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Phy Data Clock Valid Status    0: Clock is not valid/not running    1: Clock is running" range="0" rwaccess="R"/>
	</register>
</module>