
isr_final_demo.elf:     file format elf32-littlenios2
isr_final_demo.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000801b4

Program Header:
    LOAD off    0x00001000 vaddr 0x00080000 paddr 0x00080000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00080020 paddr 0x00080020 align 2**12
         filesz 0x00001d7c memsz 0x00001d7c flags r-x
    LOAD off    0x00002d9c vaddr 0x00081d9c paddr 0x0008207c align 2**12
         filesz 0x000002e0 memsz 0x000002e0 flags rw-
    LOAD off    0x0000335c vaddr 0x0008235c paddr 0x0008235c align 2**12
         filesz 0x00000000 memsz 0x00000124 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00080000  00080000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  00080020  00080020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00001bbc  000801b4  000801b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000002c  00081d70  00081d70  00002d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000002e0  00081d9c  0008207c  00002d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000124  0008235c  0008235c  0000335c  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  0000307c  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000478  00000000  00000000  000030a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000006b5  00000000  00000000  00003518  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00007147  00000000  00000000  00003bcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001bdb  00000000  00000000  0000ad14  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000532a  00000000  00000000  0000c8ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000770  00000000  00000000  00011c1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000089f  00000000  00000000  0001238c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000a47  00000000  00000000  00012c2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000020  00000000  00000000  00013674  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000090  00000000  00000000  00013698  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00014f67  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  00014f6a  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00014f6d  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00014f6e  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00014f6f  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00014f73  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00014f77  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  00014f7b  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00014f84  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  00014f8d  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000012  00000000  00000000  00014f96  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000001a  00000000  00000000  00014fa8  2**0
                  CONTENTS, READONLY
 29 .jdi          000056a0  00000000  00000000  00014fc2  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0003da02  00000000  00000000  0001a662  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00080000 l    d  .entry	00000000 .entry
00080020 l    d  .exceptions	00000000 .exceptions
000801b4 l    d  .text	00000000 .text
00081d70 l    d  .rodata	00000000 .rodata
00081d9c l    d  .rwdata	00000000 .rwdata
0008235c l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
000801ec l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
000802ec l     F .text	00000058 interruptServiceRoutine
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
0008072c l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00081d9c l     O .rwdata	0000002c jtag_uart
0008086c l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00080afc l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_close.c
00080cf8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00080d74 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00080e54 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000811b0 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
000812ec l     F .text	000000dc alt_file_locked
00081550 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00081b4c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 impure.c
00081f70 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 alt_exit.c
00081d0c l     F .text	00000040 alt_sim_halt
00080798 g     F .text	0000005c alt_main
00082380 g     O .bss	00000100 alt_irq
0008207c g       *ABS*	00000000 __flash_rwdata_start
00000000  w      *UND*	00000000 __errno
00080000 g     F .entry	0000001c __reset
00080020 g       *ABS*	00000000 __flash_exceptions_start
0008237c g     O .bss	00000004 errno
0008236c g     O .bss	00000004 alt_argv
0008a050 g       *ABS*	00000000 _gp
00081df0 g     O .rwdata	00000180 alt_fd_list
000817d4 g     F .text	00000094 alt_find_dev
00081274 g     F .text	00000078 alt_io_redirect
00080954 g     F .text	00000104 altera_avalon_jtag_uart_read
00081a40 g     F .text	00000090 alt_icache_flush
00082064 g     O .rwdata	00000004 alt_max_fd
000804ec g     F .text	000001c0 alt_irq_register
00082078 g     O .rwdata	00000004 _global_impure_ptr
00082480 g       *ABS*	00000000 __bss_end
000810b8 g     F .text	000000f8 alt_iic_isr_register
000816a8 g     F .text	0000010c alt_tick
00081070 g     F .text	00000048 alt_ic_irq_enabled
00081610 g     F .text	00000098 alt_alarm_stop
00082364 g     O .bss	00000004 alt_irq_active
00080000 g       *ABS*	00000000 __alt_mem_onchip_mem
000800ec g     F .exceptions	000000c8 alt_irq_handler
00081dc8 g     O .rwdata	00000028 alt_dev_null
00080d58 g     F .text	0000001c alt_dcache_flush_all
0008207c g       *ABS*	00000000 __ram_rwdata_end
0008205c g     O .rwdata	00000008 alt_dev_list
00081d9c g       *ABS*	00000000 __ram_rodata_end
00080344 g     F .text	000000a0 interrupt0
00082480 g       *ABS*	00000000 end
0008235c g     O .bss	00000004 GP1_val
00085000 g       *ABS*	00000000 __alt_stack_pointer
00080b6c g     F .text	00000090 alt_avalon_timer_sc_init
00080a58 g     F .text	000000a4 altera_avalon_jtag_uart_write
00081b50 g     F .text	000001bc __call_exitprocs
000801b4 g     F .text	0000003c _start
00082374 g     O .bss	00000004 _alt_tick_rate
00082378 g     O .bss	00000004 _alt_nticks
00080828 g     F .text	00000044 alt_sys_init
00081d9c g       *ABS*	00000000 __ram_rwdata_start
00081d70 g       *ABS*	00000000 __ram_rodata_start
000803e4 g     F .text	000000bc interrupt1
000808a4 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00081988 g     F .text	000000b8 alt_get_fd
00081af0 g     F .text	0000003c memcmp
00082480 g       *ABS*	00000000 __alt_stack_base
00081868 g     F .text	00000120 alt_find_file
00080da0 g     F .text	000000b4 alt_dev_llist_insert
0008235c g       *ABS*	00000000 __bss_start
000801f0 g     F .text	000000fc main
00082370 g     O .bss	00000004 alt_envp
000808fc g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00082068 g     O .rwdata	00000004 alt_errno
000804a0 g     F .text	0000004c interruptMode
00081d70 g       *ABS*	00000000 __flash_rodata_start
000807f4 g     F .text	00000034 alt_irq_init
000815b0 g     F .text	00000060 alt_release_fd
00082074 g     O .rwdata	00000004 _impure_ptr
00082368 g     O .bss	00000004 alt_argc
00080020 g       .exceptions	00000000 alt_irq_entry
00082054 g     O .rwdata	00000008 alt_fs_list
00080020 g       *ABS*	00000000 __ram_exceptions_start
00080ee4 g     F .text	00000050 alt_ic_isr_register
0008207c g       *ABS*	00000000 _edata
00082480 g       *ABS*	00000000 _end
000801b4 g       *ABS*	00000000 __ram_exceptions_end
00080fd0 g     F .text	000000a0 alt_ic_irq_disable
000817b4 g     F .text	00000020 altera_nios2_qsys_irq_init
00081ad0 g     F .text	00000020 exit
00085000 g       *ABS*	00000000 __alt_data_end
00080020 g     F .exceptions	00000000 alt_exception
00081d4c g     F .text	00000020 _exit
00081b2c g     F .text	00000020 strlen
000813c8 g     F .text	00000188 open
00080eb4 g     F .text	00000030 alt_icache_flush_all
00082050 g     O .rwdata	00000004 alt_priority_mask
00080f34 g     F .text	0000009c alt_ic_irq_enable
0008206c g     O .rwdata	00000008 alt_alarm_list
00082360 g     O .bss	00000004 GP0_val
00080bfc g     F .text	000000fc close
000806ac g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00080000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   80000:	00820014 	movui	r2,2048
#endif

0:
    initi r2
   80004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   80008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   8000c:	00bffd16 	blt	zero,r2,80004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   80010:	00400234 	movhi	at,8
    ori r1, r1, %lo(_start)
   80014:	08406d14 	ori	at,at,436
    jmp r1
   80018:	0800683a 	jmp	at
   8001c:	00000000 	call	0 <__alt_mem_onchip_mem-0x80000>

Disassembly of section .exceptions:

00080020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
   80020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
   80024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
   80028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   8002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   80030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   80034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   80038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   8003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   80040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
   80044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
   80048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   8004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   80050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   80054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   80058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   8005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   80060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   80064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   80068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   8006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   80070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   80074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   80078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   8007c:	10000326 	beq	r2,zero,8008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   80080:	20000226 	beq	r4,zero,8008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   80084:	00800ec0 	call	800ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   80088:	00000306 	br	80098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
   8008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
   80090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
   80094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   80098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   8009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   800a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   800a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   800a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   800ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   800b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   800b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   800b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   800bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   800c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
   800c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   800c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   800cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   800d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   800d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   800d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   800dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   800e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
   800e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   800e8:	ef80083a 	eret

000800ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   800ec:	defff904 	addi	sp,sp,-28
   800f0:	dfc00615 	stw	ra,24(sp)
   800f4:	df000515 	stw	fp,20(sp)
   800f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   800fc:	0005313a 	rdctl	r2,ipending
   80100:	e0bffc15 	stw	r2,-16(fp)

  return active;
   80104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
   80108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
   8010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
   80110:	00800044 	movi	r2,1
   80114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   80118:	e0ffff17 	ldw	r3,-4(fp)
   8011c:	e0bffe17 	ldw	r2,-8(fp)
   80120:	1884703a 	and	r2,r3,r2
   80124:	1005003a 	cmpeq	r2,r2,zero
   80128:	1000161e 	bne	r2,zero,80184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   8012c:	e0bffd17 	ldw	r2,-12(fp)
   80130:	00c00234 	movhi	r3,8
   80134:	18c8e004 	addi	r3,r3,9088
   80138:	100490fa 	slli	r2,r2,3
   8013c:	10c5883a 	add	r2,r2,r3
   80140:	11400017 	ldw	r5,0(r2)
   80144:	e0bffd17 	ldw	r2,-12(fp)
   80148:	00c00234 	movhi	r3,8
   8014c:	18c8e004 	addi	r3,r3,9088
   80150:	100490fa 	slli	r2,r2,3
   80154:	10c5883a 	add	r2,r2,r3
   80158:	10800104 	addi	r2,r2,4
   8015c:	11000017 	ldw	r4,0(r2)
   80160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   80164:	0005313a 	rdctl	r2,ipending
   80168:	e0bffb15 	stw	r2,-20(fp)

  return active;
   8016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
   80170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
   80174:	e0bfff17 	ldw	r2,-4(fp)
   80178:	1004c03a 	cmpne	r2,r2,zero
   8017c:	103fe31e 	bne	r2,zero,8010c <alt_irq_handler+0x20>
   80180:	00000706 	br	801a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
   80184:	e0bffe17 	ldw	r2,-8(fp)
   80188:	1085883a 	add	r2,r2,r2
   8018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
   80190:	e0bffd17 	ldw	r2,-12(fp)
   80194:	10800044 	addi	r2,r2,1
   80198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
   8019c:	003fde06 	br	80118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
   801a0:	e037883a 	mov	sp,fp
   801a4:	dfc00117 	ldw	ra,4(sp)
   801a8:	df000017 	ldw	fp,0(sp)
   801ac:	dec00204 	addi	sp,sp,8
   801b0:	f800283a 	ret

Disassembly of section .text:

000801b4 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   801b4:	06c00234 	movhi	sp,8
    ori sp, sp, %lo(__alt_stack_pointer)
   801b8:	ded40014 	ori	sp,sp,20480

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
   801bc:	06800234 	movhi	gp,8
    ori gp, gp, %lo(_gp)
   801c0:	d6a81414 	ori	gp,gp,41040
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   801c4:	00800234 	movhi	r2,8
    ori r2, r2, %lo(__bss_start)
   801c8:	1088d714 	ori	r2,r2,9052

    movhi r3, %hi(__bss_end)
   801cc:	00c00234 	movhi	r3,8
    ori r3, r3, %lo(__bss_end)
   801d0:	18c92014 	ori	r3,r3,9344

    beq r2, r3, 1f
   801d4:	10c00326 	beq	r2,r3,801e4 <_start+0x30>

0:
    stw zero, (r2)
   801d8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   801dc:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   801e0:	10fffd36 	bltu	r2,r3,801d8 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   801e4:	00806ac0 	call	806ac <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   801e8:	00807980 	call	80798 <alt_main>

000801ec <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   801ec:	003fff06 	br	801ec <alt_after_alt_main>

000801f0 <main>:

static void interruptServiceRoutine();
int interruptMode();

int main()
{
   801f0:	defffc04 	addi	sp,sp,-16
   801f4:	dfc00315 	stw	ra,12(sp)
   801f8:	df000215 	stw	fp,8(sp)
   801fc:	df000204 	addi	fp,sp,8
	int readdata = 0;
   80200:	e03fff15 	stw	zero,-4(fp)

	GP0_val = 0;
   80204:	d020c415 	stw	zero,-31984(gp)
	GP1_val = 0;
   80208:	d020c315 	stw	zero,-31988(gp)


	int intMode = interruptMode();
   8020c:	00804a00 	call	804a0 <interruptMode>
   80210:	e0bffe15 	stw	r2,-8(fp)


	// Set up Control registers

	// Initialize the values of GP0 and GP1
	IOWR_32DIRECT(REGFILE_0_BASE, GP0, GP0_val);
   80214:	d0e0c417 	ldw	r3,-31984(gp)
   80218:	00800604 	movi	r2,24
   8021c:	10c00035 	stwio	r3,0(r2)
	IOWR_32DIRECT(REGFILE_0_BASE, GP1, GP1_val);
   80220:	d0e0c317 	ldw	r3,-31988(gp)
   80224:	00800704 	movi	r2,28
   80228:	10c00035 	stwio	r3,0(r2)

	/* FOR HARDWARE */
	// Initliaze counter 0 to have the value of 1 second worth of counts
	IOWR_32DIRECT(REGFILE_0_BASE, T0CMP, SECOND);
   8022c:	00c00404 	movi	r3,16
   80230:	00800c34 	movhi	r2,48
   80234:	10abc204 	addi	r2,r2,-20728
   80238:	18800035 	stwio	r2,0(r3)
	// Initialize counter 1 to have a value smaller than counter 0
	IOWR_32DIRECT(REGFILE_0_BASE, T1CMP, SECOND/8);
   8023c:	00c00504 	movi	r3,20
   80240:	008001b4 	movhi	r2,6
   80244:	10bd7844 	addi	r2,r2,-2591
   80248:	18800035 	stwio	r2,0(r3)
	//IOWR_32DIRECT(REGFILE_0_BASE, T1CMP, 0x1F);

	// Reset both timers
	// T0RST(0) active high
	// T1RST(1) active high
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x00000003);
   8024c:	00c00104 	movi	r3,4
   80250:	008000c4 	movi	r2,3
   80254:	18800035 	stwio	r2,0(r3)

	// Enable both timers
	// T0CNTEN(2) active high
	// T1CNTEN(3) active high
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x0000000F);
   80258:	00c00104 	movi	r3,4
   8025c:	008003c4 	movi	r2,15
   80260:	18800035 	stwio	r2,0(r3)

	// Clear reset (keep timers active)
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x0000000C);
   80264:	00c00104 	movi	r3,4
   80268:	00800304 	movi	r2,12
   8026c:	18800035 	stwio	r2,0(r3)

	// Enable interrupts and the avalon interface interrupts
	// Enable T0INTEN(0) active high
	// Enable T1INTEN(1) active high
	// Enable AVINTDIS(5) active low
	IOWR_32DIRECT(REGFILE_0_BASE, INTCTL, 0x00000003);
   80270:	0007883a 	mov	r3,zero
   80274:	008000c4 	movi	r2,3
   80278:	18800035 	stwio	r2,0(r3)


	alt_irq_register(0,0, interruptServiceRoutine);
   8027c:	0009883a 	mov	r4,zero
   80280:	000b883a 	mov	r5,zero
   80284:	01800234 	movhi	r6,8
   80288:	3180bb04 	addi	r6,r6,748
   8028c:	00804ec0 	call	804ec <alt_irq_register>
   80290:	00000006 	br	80294 <main+0xa4>

	while (1)
	{
		// Poll
		if (intMode == 0)
   80294:	e0bffe17 	ldw	r2,-8(fp)
   80298:	1004c03a 	cmpne	r2,r2,zero
   8029c:	1000101e 	bne	r2,zero,802e0 <main+0xf0>
		{

			// Poll T0INTSTS
			readdata = IORD_32DIRECT(REGFILE_0_BASE, INTCTL);
   802a0:	0005883a 	mov	r2,zero
   802a4:	10800037 	ldwio	r2,0(r2)
   802a8:	e0bfff15 	stw	r2,-4(fp)
			if (CHECK_BIT(readdata,2))
   802ac:	e0bfff17 	ldw	r2,-4(fp)
   802b0:	1080010c 	andi	r2,r2,4
   802b4:	1005003a 	cmpeq	r2,r2,zero
   802b8:	1000011e 	bne	r2,zero,802c0 <main+0xd0>
			{
				/* UNCOMMENT THIS TO SHOW TIMER 1 OVERRUN AND TIMER 0 INTERRUPT */
				// IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x00000004);
				// while(1);
				interrupt0();
   802bc:	00803440 	call	80344 <interrupt0>
			}
			if (CHECK_BIT(readdata,3))
   802c0:	e0bfff17 	ldw	r2,-4(fp)
   802c4:	1080020c 	andi	r2,r2,8
   802c8:	1005003a 	cmpeq	r2,r2,zero
   802cc:	1000011e 	bne	r2,zero,802d4 <main+0xe4>
			{
				/* UNCOMMENT THIS TO SHOW TIMER 1 OVERRUN AND TIMER 1 INTERRUPT */
				// IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x00000008);
				// while(1);
				interrupt1();
   802d0:	00803e40 	call	803e4 <interrupt1>
			}
			intMode = interruptMode();
   802d4:	00804a00 	call	804a0 <interruptMode>
   802d8:	e0bffe15 	stw	r2,-8(fp)
   802dc:	003fed06 	br	80294 <main+0xa4>
		}
		// IRQ
		else
		{
			intMode = interruptMode();
   802e0:	00804a00 	call	804a0 <interruptMode>
   802e4:	e0bffe15 	stw	r2,-8(fp)
		}
	}
   802e8:	003fea06 	br	80294 <main+0xa4>

000802ec <interruptServiceRoutine>:
	return 0;
}


static void interruptServiceRoutine()
{
   802ec:	defffd04 	addi	sp,sp,-12
   802f0:	dfc00215 	stw	ra,8(sp)
   802f4:	df000115 	stw	fp,4(sp)
   802f8:	df000104 	addi	fp,sp,4
	// Poll T0INTSTS
	int readdata = IORD_32DIRECT(REGFILE_0_BASE, INTCTL);
   802fc:	0005883a 	mov	r2,zero
   80300:	10800037 	ldwio	r2,0(r2)
   80304:	e0bfff15 	stw	r2,-4(fp)
	if (CHECK_BIT(readdata,2))
   80308:	e0bfff17 	ldw	r2,-4(fp)
   8030c:	1080010c 	andi	r2,r2,4
   80310:	1005003a 	cmpeq	r2,r2,zero
   80314:	1000011e 	bne	r2,zero,8031c <interruptServiceRoutine+0x30>
	{
		/* UNCOMMENT THIS TO SHOW TIMER 1 OVERRUN AND TIMER 0 INTERRUPT */
		// IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x00000004);
		// while(1);
		interrupt0();
   80318:	00803440 	call	80344 <interrupt0>
	}
	if (CHECK_BIT(readdata,3))
   8031c:	e0bfff17 	ldw	r2,-4(fp)
   80320:	1080020c 	andi	r2,r2,8
   80324:	1005003a 	cmpeq	r2,r2,zero
   80328:	1000011e 	bne	r2,zero,80330 <interruptServiceRoutine+0x44>
	{
		/* UNCOMMENT THIS TO SHOW TIMER 1 OVERRUN AND TIMER 1 INTERRUPT */
		// IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x00000008);
		// while(1);
		interrupt1();
   8032c:	00803e40 	call	803e4 <interrupt1>
	}
}
   80330:	e037883a 	mov	sp,fp
   80334:	dfc00117 	ldw	ra,4(sp)
   80338:	df000017 	ldw	fp,0(sp)
   8033c:	dec00204 	addi	sp,sp,8
   80340:	f800283a 	ret

00080344 <interrupt0>:


void interrupt0()
{
   80344:	defffe04 	addi	sp,sp,-8
   80348:	df000115 	stw	fp,4(sp)
   8034c:	df000104 	addi	fp,sp,4
	// Read current value of TCTL
	int readdata = IORD_32DIRECT(REGFILE_0_BASE, TCTL);
   80350:	00800104 	movi	r2,4
   80354:	10800037 	ldwio	r2,0(r2)
   80358:	e0bfff15 	stw	r2,-4(fp)
	// Modify reset bit to 1
	SET_BIT(readdata, 0);
   8035c:	e0bfff17 	ldw	r2,-4(fp)
   80360:	10800054 	ori	r2,r2,1
   80364:	e0bfff15 	stw	r2,-4(fp)
	// Write the reset
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, readdata);
   80368:	00c00104 	movi	r3,4
   8036c:	e0bfff17 	ldw	r2,-4(fp)
   80370:	18800035 	stwio	r2,0(r3)

	// Clear the interrupt on 0
	readdata = IORD_32DIRECT(REGFILE_0_BASE, INTCTL);
   80374:	0005883a 	mov	r2,zero
   80378:	10800037 	ldwio	r2,0(r2)
   8037c:	e0bfff15 	stw	r2,-4(fp)
	CLEAR_BIT(readdata, 3);
   80380:	e0ffff17 	ldw	r3,-4(fp)
   80384:	00bffdc4 	movi	r2,-9
   80388:	1884703a 	and	r2,r3,r2
   8038c:	e0bfff15 	stw	r2,-4(fp)
	//CLEAR_BIT(readdata, 4); // Clear OVR
	IOWR_32DIRECT(REGFILE_0_BASE, INTCTL, readdata);
   80390:	0007883a 	mov	r3,zero
   80394:	e0bfff17 	ldw	r2,-4(fp)
   80398:	18800035 	stwio	r2,0(r3)

	// Disable the reset
	// Read current value of TCTL
	readdata = IORD_32DIRECT(REGFILE_0_BASE, TCTL);
   8039c:	00800104 	movi	r2,4
   803a0:	10800037 	ldwio	r2,0(r2)
   803a4:	e0bfff15 	stw	r2,-4(fp)
	// Modify reset bit to 1
	CLEAR_BIT(readdata, 0);
   803a8:	e0ffff17 	ldw	r3,-4(fp)
   803ac:	00bfff84 	movi	r2,-2
   803b0:	1884703a 	and	r2,r3,r2
   803b4:	e0bfff15 	stw	r2,-4(fp)
	// Write the reset
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, readdata);
   803b8:	00c00104 	movi	r3,4
   803bc:	e0bfff17 	ldw	r2,-4(fp)
   803c0:	18800035 	stwio	r2,0(r3)

	GP0_val = 0;
   803c4:	d020c415 	stw	zero,-31984(gp)
	//GP1_val = 0;
	IOWR_32DIRECT(REGFILE_0_BASE, GP0, GP0_val);
   803c8:	d0e0c417 	ldw	r3,-31984(gp)
   803cc:	00800604 	movi	r2,24
   803d0:	10c00035 	stwio	r3,0(r2)
	//IOWR_32DIRECT(REGFILE_0_BASE, GP1, GP1_val);
}
   803d4:	e037883a 	mov	sp,fp
   803d8:	df000017 	ldw	fp,0(sp)
   803dc:	dec00104 	addi	sp,sp,4
   803e0:	f800283a 	ret

000803e4 <interrupt1>:

void interrupt1()
{
   803e4:	defffe04 	addi	sp,sp,-8
   803e8:	df000115 	stw	fp,4(sp)
   803ec:	df000104 	addi	fp,sp,4
	// Read current value of TCTL
	int readdata = IORD_32DIRECT(REGFILE_0_BASE + TCTL, 0);
   803f0:	00800104 	movi	r2,4
   803f4:	10800037 	ldwio	r2,0(r2)
   803f8:	e0bfff15 	stw	r2,-4(fp)
	// Modify reset bit to 1
	SET_BIT(readdata, 1);
   803fc:	e0bfff17 	ldw	r2,-4(fp)
   80400:	10800094 	ori	r2,r2,2
   80404:	e0bfff15 	stw	r2,-4(fp)
	// Write the reset
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, readdata);
   80408:	00c00104 	movi	r3,4
   8040c:	e0bfff17 	ldw	r2,-4(fp)
   80410:	18800035 	stwio	r2,0(r3)

	// Clear the interrupt on 1
	readdata = IORD_32DIRECT(REGFILE_0_BASE, INTCTL);
   80414:	0005883a 	mov	r2,zero
   80418:	10800037 	ldwio	r2,0(r2)
   8041c:	e0bfff15 	stw	r2,-4(fp)
	CLEAR_BIT(readdata, 2);
   80420:	e0ffff17 	ldw	r3,-4(fp)
   80424:	00bffec4 	movi	r2,-5
   80428:	1884703a 	and	r2,r3,r2
   8042c:	e0bfff15 	stw	r2,-4(fp)
	CLEAR_BIT(readdata, 4);
   80430:	e0ffff17 	ldw	r3,-4(fp)
   80434:	00bffbc4 	movi	r2,-17
   80438:	1884703a 	and	r2,r3,r2
   8043c:	e0bfff15 	stw	r2,-4(fp)
	IOWR_32DIRECT(REGFILE_0_BASE, INTCTL, readdata);
   80440:	0007883a 	mov	r3,zero
   80444:	e0bfff17 	ldw	r2,-4(fp)
   80448:	18800035 	stwio	r2,0(r3)

	// Disable the reset
	// Read current value of TCTL
	readdata = IORD_32DIRECT(REGFILE_0_BASE + TCTL, 0);
   8044c:	00800104 	movi	r2,4
   80450:	10800037 	ldwio	r2,0(r2)
   80454:	e0bfff15 	stw	r2,-4(fp)
	// Modify reset bit to 1
	CLEAR_BIT(readdata, 1);
   80458:	e0ffff17 	ldw	r3,-4(fp)
   8045c:	00bfff44 	movi	r2,-3
   80460:	1884703a 	and	r2,r3,r2
   80464:	e0bfff15 	stw	r2,-4(fp)
	// Write the reset
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, readdata);
   80468:	00c00104 	movi	r3,4
   8046c:	e0bfff17 	ldw	r2,-4(fp)
   80470:	18800035 	stwio	r2,0(r3)

	// Write the new values into the GP registers
	GP0_val = IORD_32DIRECT(REGFILE_0_BASE, GP0);
   80474:	00800604 	movi	r2,24
   80478:	10800037 	ldwio	r2,0(r2)
   8047c:	d0a0c415 	stw	r2,-31984(gp)
	//GP1_val *= GP0_val;
	IOWR_32DIRECT(REGFILE_0_BASE, GP0, GP0_val + 1);
   80480:	d0a0c417 	ldw	r2,-31984(gp)
   80484:	10c00044 	addi	r3,r2,1
   80488:	00800604 	movi	r2,24
   8048c:	10c00035 	stwio	r3,0(r2)
	//IOWR_32DIRECT(REGFILE_0_BASE, GP1, GP1_val);
}
   80490:	e037883a 	mov	sp,fp
   80494:	df000017 	ldw	fp,0(sp)
   80498:	dec00104 	addi	sp,sp,4
   8049c:	f800283a 	ret

000804a0 <interruptMode>:

int interruptMode()
{
   804a0:	defffd04 	addi	sp,sp,-12
   804a4:	df000215 	stw	fp,8(sp)
   804a8:	df000204 	addi	fp,sp,8
	int readdata = IORD_32DIRECT(REGFILE_0_BASE, INTCTL);
   804ac:	0005883a 	mov	r2,zero
   804b0:	10800037 	ldwio	r2,0(r2)
   804b4:	e0bffe15 	stw	r2,-8(fp)
	if(CHECK_BIT(readdata, 5))
   804b8:	e0bffe17 	ldw	r2,-8(fp)
   804bc:	1080080c 	andi	r2,r2,32
   804c0:	1005003a 	cmpeq	r2,r2,zero
   804c4:	1000031e 	bne	r2,zero,804d4 <interruptMode+0x34>
	{
		return 1;
   804c8:	00800044 	movi	r2,1
   804cc:	e0bfff15 	stw	r2,-4(fp)
   804d0:	00000106 	br	804d8 <interruptMode+0x38>
	}

	return 0;
   804d4:	e03fff15 	stw	zero,-4(fp)
   804d8:	e0bfff17 	ldw	r2,-4(fp)
}
   804dc:	e037883a 	mov	sp,fp
   804e0:	df000017 	ldw	fp,0(sp)
   804e4:	dec00104 	addi	sp,sp,4
   804e8:	f800283a 	ret

000804ec <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
   804ec:	deffef04 	addi	sp,sp,-68
   804f0:	df001015 	stw	fp,64(sp)
   804f4:	df001004 	addi	fp,sp,64
   804f8:	e13ffc15 	stw	r4,-16(fp)
   804fc:	e17ffd15 	stw	r5,-12(fp)
   80500:	e1bffe15 	stw	r6,-8(fp)
  int rc = -EINVAL;  
   80504:	00bffa84 	movi	r2,-22
   80508:	e0bffb15 	stw	r2,-20(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   8050c:	e0bffc17 	ldw	r2,-16(fp)
   80510:	10800828 	cmpgeui	r2,r2,32
   80514:	1000601e 	bne	r2,zero,80698 <alt_irq_register+0x1ac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   80518:	0005303a 	rdctl	r2,status
   8051c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   80520:	e0fff917 	ldw	r3,-28(fp)
   80524:	00bfff84 	movi	r2,-2
   80528:	1884703a 	and	r2,r3,r2
   8052c:	1001703a 	wrctl	status,r2
  
  return context;
   80530:	e0bff917 	ldw	r2,-28(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
   80534:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = handler;
   80538:	e0bffc17 	ldw	r2,-16(fp)
   8053c:	00c00234 	movhi	r3,8
   80540:	18c8e004 	addi	r3,r3,9088
   80544:	100490fa 	slli	r2,r2,3
   80548:	10c7883a 	add	r3,r2,r3
   8054c:	e0bffe17 	ldw	r2,-8(fp)
   80550:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = context;
   80554:	e0bffc17 	ldw	r2,-16(fp)
   80558:	00c00234 	movhi	r3,8
   8055c:	18c8e004 	addi	r3,r3,9088
   80560:	100490fa 	slli	r2,r2,3
   80564:	10c5883a 	add	r2,r2,r3
   80568:	10c00104 	addi	r3,r2,4
   8056c:	e0bffd17 	ldw	r2,-12(fp)
   80570:	18800015 	stw	r2,0(r3)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
   80574:	e0bffe17 	ldw	r2,-8(fp)
   80578:	1005003a 	cmpeq	r2,r2,zero
   8057c:	1000201e 	bne	r2,zero,80600 <alt_irq_register+0x114>
   80580:	e0bffc17 	ldw	r2,-16(fp)
   80584:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   80588:	0005303a 	rdctl	r2,status
   8058c:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   80590:	e0fff617 	ldw	r3,-40(fp)
   80594:	00bfff84 	movi	r2,-2
   80598:	1884703a 	and	r2,r3,r2
   8059c:	1001703a 	wrctl	status,r2
  
  return context;
   805a0:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   805a4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
   805a8:	e0fff717 	ldw	r3,-36(fp)
   805ac:	00800044 	movi	r2,1
   805b0:	10c4983a 	sll	r2,r2,r3
   805b4:	1007883a 	mov	r3,r2
   805b8:	00800234 	movhi	r2,8
   805bc:	1088d904 	addi	r2,r2,9060
   805c0:	10800017 	ldw	r2,0(r2)
   805c4:	1886b03a 	or	r3,r3,r2
   805c8:	00800234 	movhi	r2,8
   805cc:	1088d904 	addi	r2,r2,9060
   805d0:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   805d4:	00800234 	movhi	r2,8
   805d8:	1088d904 	addi	r2,r2,9060
   805dc:	10800017 	ldw	r2,0(r2)
   805e0:	100170fa 	wrctl	ienable,r2
   805e4:	e0bff817 	ldw	r2,-32(fp)
   805e8:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   805ec:	e0bff517 	ldw	r2,-44(fp)
   805f0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   805f4:	0005883a 	mov	r2,zero
   805f8:	e0bfff15 	stw	r2,-4(fp)
   805fc:	00002006 	br	80680 <alt_irq_register+0x194>
   80600:	e0bffc17 	ldw	r2,-16(fp)
   80604:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   80608:	0005303a 	rdctl	r2,status
   8060c:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   80610:	e0fff217 	ldw	r3,-56(fp)
   80614:	00bfff84 	movi	r2,-2
   80618:	1884703a 	and	r2,r3,r2
   8061c:	1001703a 	wrctl	status,r2
  
  return context;
   80620:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   80624:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
   80628:	e0fff317 	ldw	r3,-52(fp)
   8062c:	00800044 	movi	r2,1
   80630:	10c4983a 	sll	r2,r2,r3
   80634:	0084303a 	nor	r2,zero,r2
   80638:	1007883a 	mov	r3,r2
   8063c:	00800234 	movhi	r2,8
   80640:	1088d904 	addi	r2,r2,9060
   80644:	10800017 	ldw	r2,0(r2)
   80648:	1886703a 	and	r3,r3,r2
   8064c:	00800234 	movhi	r2,8
   80650:	1088d904 	addi	r2,r2,9060
   80654:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   80658:	00800234 	movhi	r2,8
   8065c:	1088d904 	addi	r2,r2,9060
   80660:	10800017 	ldw	r2,0(r2)
   80664:	100170fa 	wrctl	ienable,r2
   80668:	e0bff417 	ldw	r2,-48(fp)
   8066c:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   80670:	e0bff117 	ldw	r2,-60(fp)
   80674:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   80678:	0005883a 	mov	r2,zero
   8067c:	e0bfff15 	stw	r2,-4(fp)
   80680:	e0bfff17 	ldw	r2,-4(fp)
   80684:	e0bffb15 	stw	r2,-20(fp)
   80688:	e0bffa17 	ldw	r2,-24(fp)
   8068c:	e0bff015 	stw	r2,-64(fp)
   80690:	e0bff017 	ldw	r2,-64(fp)
   80694:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
   80698:	e0bffb17 	ldw	r2,-20(fp)
}
   8069c:	e037883a 	mov	sp,fp
   806a0:	df000017 	ldw	fp,0(sp)
   806a4:	dec00104 	addi	sp,sp,4
   806a8:	f800283a 	ret

000806ac <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   806ac:	defffe04 	addi	sp,sp,-8
   806b0:	dfc00115 	stw	ra,4(sp)
   806b4:	df000015 	stw	fp,0(sp)
   806b8:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   806bc:	01000234 	movhi	r4,8
   806c0:	21081f04 	addi	r4,r4,8316
   806c4:	01400234 	movhi	r5,8
   806c8:	29476704 	addi	r5,r5,7580
   806cc:	01800234 	movhi	r6,8
   806d0:	31881f04 	addi	r6,r6,8316
   806d4:	008072c0 	call	8072c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   806d8:	01000234 	movhi	r4,8
   806dc:	21000804 	addi	r4,r4,32
   806e0:	01400234 	movhi	r5,8
   806e4:	29400804 	addi	r5,r5,32
   806e8:	01800234 	movhi	r6,8
   806ec:	31806d04 	addi	r6,r6,436
   806f0:	008072c0 	call	8072c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   806f4:	01000234 	movhi	r4,8
   806f8:	21075c04 	addi	r4,r4,7536
   806fc:	01400234 	movhi	r5,8
   80700:	29475c04 	addi	r5,r5,7536
   80704:	01800234 	movhi	r6,8
   80708:	31876704 	addi	r6,r6,7580
   8070c:	008072c0 	call	8072c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   80710:	0080d580 	call	80d58 <alt_dcache_flush_all>
  alt_icache_flush_all();
   80714:	0080eb40 	call	80eb4 <alt_icache_flush_all>
}
   80718:	e037883a 	mov	sp,fp
   8071c:	dfc00117 	ldw	ra,4(sp)
   80720:	df000017 	ldw	fp,0(sp)
   80724:	dec00204 	addi	sp,sp,8
   80728:	f800283a 	ret

0008072c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   8072c:	defffc04 	addi	sp,sp,-16
   80730:	df000315 	stw	fp,12(sp)
   80734:	df000304 	addi	fp,sp,12
   80738:	e13ffd15 	stw	r4,-12(fp)
   8073c:	e17ffe15 	stw	r5,-8(fp)
   80740:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   80744:	e0fffe17 	ldw	r3,-8(fp)
   80748:	e0bffd17 	ldw	r2,-12(fp)
   8074c:	18800e26 	beq	r3,r2,80788 <alt_load_section+0x5c>
  {
    while( to != end )
   80750:	00000a06 	br	8077c <alt_load_section+0x50>
    {
      *to++ = *from++;
   80754:	e0bffd17 	ldw	r2,-12(fp)
   80758:	10c00017 	ldw	r3,0(r2)
   8075c:	e0bffe17 	ldw	r2,-8(fp)
   80760:	10c00015 	stw	r3,0(r2)
   80764:	e0bffe17 	ldw	r2,-8(fp)
   80768:	10800104 	addi	r2,r2,4
   8076c:	e0bffe15 	stw	r2,-8(fp)
   80770:	e0bffd17 	ldw	r2,-12(fp)
   80774:	10800104 	addi	r2,r2,4
   80778:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   8077c:	e0fffe17 	ldw	r3,-8(fp)
   80780:	e0bfff17 	ldw	r2,-4(fp)
   80784:	18bff31e 	bne	r3,r2,80754 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
   80788:	e037883a 	mov	sp,fp
   8078c:	df000017 	ldw	fp,0(sp)
   80790:	dec00104 	addi	sp,sp,4
   80794:	f800283a 	ret

00080798 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   80798:	defffd04 	addi	sp,sp,-12
   8079c:	dfc00215 	stw	ra,8(sp)
   807a0:	df000115 	stw	fp,4(sp)
   807a4:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   807a8:	0009883a 	mov	r4,zero
   807ac:	00807f40 	call	807f4 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   807b0:	00808280 	call	80828 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   807b4:	01000234 	movhi	r4,8
   807b8:	21075c04 	addi	r4,r4,7536
   807bc:	01400234 	movhi	r5,8
   807c0:	29475c04 	addi	r5,r5,7536
   807c4:	01800234 	movhi	r6,8
   807c8:	31875c04 	addi	r6,r6,7536
   807cc:	00812740 	call	81274 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   807d0:	d120c617 	ldw	r4,-31976(gp)
   807d4:	d160c717 	ldw	r5,-31972(gp)
   807d8:	d1a0c817 	ldw	r6,-31968(gp)
   807dc:	00801f00 	call	801f0 <main>
   807e0:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   807e4:	01000044 	movi	r4,1
   807e8:	0080bfc0 	call	80bfc <close>
  exit (result);
   807ec:	e13fff17 	ldw	r4,-4(fp)
   807f0:	0081ad00 	call	81ad0 <exit>

000807f4 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   807f4:	defffd04 	addi	sp,sp,-12
   807f8:	dfc00215 	stw	ra,8(sp)
   807fc:	df000115 	stw	fp,4(sp)
   80800:	df000104 	addi	fp,sp,4
   80804:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
   80808:	00817b40 	call	817b4 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   8080c:	00800044 	movi	r2,1
   80810:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   80814:	e037883a 	mov	sp,fp
   80818:	dfc00117 	ldw	ra,4(sp)
   8081c:	df000017 	ldw	fp,0(sp)
   80820:	dec00204 	addi	sp,sp,8
   80824:	f800283a 	ret

00080828 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   80828:	defffe04 	addi	sp,sp,-8
   8082c:	dfc00115 	stw	ra,4(sp)
   80830:	df000015 	stw	fp,0(sp)
   80834:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYS_CLK_TIMER, sys_clk_timer);
   80838:	01001804 	movi	r4,96
   8083c:	000b883a 	mov	r5,zero
   80840:	01800044 	movi	r6,1
   80844:	01c0fa04 	movi	r7,1000
   80848:	0080b6c0 	call	80b6c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   8084c:	01000234 	movhi	r4,8
   80850:	21076704 	addi	r4,r4,7580
   80854:	008086c0 	call	8086c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
}
   80858:	e037883a 	mov	sp,fp
   8085c:	dfc00117 	ldw	ra,4(sp)
   80860:	df000017 	ldw	fp,0(sp)
   80864:	dec00204 	addi	sp,sp,8
   80868:	f800283a 	ret

0008086c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   8086c:	defffd04 	addi	sp,sp,-12
   80870:	dfc00215 	stw	ra,8(sp)
   80874:	df000115 	stw	fp,4(sp)
   80878:	df000104 	addi	fp,sp,4
   8087c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   80880:	e13fff17 	ldw	r4,-4(fp)
   80884:	01400234 	movhi	r5,8
   80888:	29481704 	addi	r5,r5,8284
   8088c:	0080da00 	call	80da0 <alt_dev_llist_insert>
}
   80890:	e037883a 	mov	sp,fp
   80894:	dfc00117 	ldw	ra,4(sp)
   80898:	df000017 	ldw	fp,0(sp)
   8089c:	dec00204 	addi	sp,sp,8
   808a0:	f800283a 	ret

000808a4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   808a4:	defffa04 	addi	sp,sp,-24
   808a8:	dfc00515 	stw	ra,20(sp)
   808ac:	df000415 	stw	fp,16(sp)
   808b0:	df000404 	addi	fp,sp,16
   808b4:	e13ffd15 	stw	r4,-12(fp)
   808b8:	e17ffe15 	stw	r5,-8(fp)
   808bc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   808c0:	e0bffd17 	ldw	r2,-12(fp)
   808c4:	10800017 	ldw	r2,0(r2)
   808c8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   808cc:	e0bffc17 	ldw	r2,-16(fp)
   808d0:	11000a04 	addi	r4,r2,40
   808d4:	e0bffd17 	ldw	r2,-12(fp)
   808d8:	11c00217 	ldw	r7,8(r2)
   808dc:	e17ffe17 	ldw	r5,-8(fp)
   808e0:	e1bfff17 	ldw	r6,-4(fp)
   808e4:	00809540 	call	80954 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   808e8:	e037883a 	mov	sp,fp
   808ec:	dfc00117 	ldw	ra,4(sp)
   808f0:	df000017 	ldw	fp,0(sp)
   808f4:	dec00204 	addi	sp,sp,8
   808f8:	f800283a 	ret

000808fc <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   808fc:	defffa04 	addi	sp,sp,-24
   80900:	dfc00515 	stw	ra,20(sp)
   80904:	df000415 	stw	fp,16(sp)
   80908:	df000404 	addi	fp,sp,16
   8090c:	e13ffd15 	stw	r4,-12(fp)
   80910:	e17ffe15 	stw	r5,-8(fp)
   80914:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   80918:	e0bffd17 	ldw	r2,-12(fp)
   8091c:	10800017 	ldw	r2,0(r2)
   80920:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   80924:	e0bffc17 	ldw	r2,-16(fp)
   80928:	11000a04 	addi	r4,r2,40
   8092c:	e0bffd17 	ldw	r2,-12(fp)
   80930:	11c00217 	ldw	r7,8(r2)
   80934:	e17ffe17 	ldw	r5,-8(fp)
   80938:	e1bfff17 	ldw	r6,-4(fp)
   8093c:	0080a580 	call	80a58 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   80940:	e037883a 	mov	sp,fp
   80944:	dfc00117 	ldw	ra,4(sp)
   80948:	df000017 	ldw	fp,0(sp)
   8094c:	dec00204 	addi	sp,sp,8
   80950:	f800283a 	ret

00080954 <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
   80954:	defff604 	addi	sp,sp,-40
   80958:	df000915 	stw	fp,36(sp)
   8095c:	df000904 	addi	fp,sp,36
   80960:	e13ffb15 	stw	r4,-20(fp)
   80964:	e17ffc15 	stw	r5,-16(fp)
   80968:	e1bffd15 	stw	r6,-12(fp)
   8096c:	e1fffe15 	stw	r7,-8(fp)
  unsigned int base = sp->base;
   80970:	e0bffb17 	ldw	r2,-20(fp)
   80974:	10800017 	ldw	r2,0(r2)
   80978:	e0bffa15 	stw	r2,-24(fp)

  char * ptr = buffer;
   8097c:	e0bffc17 	ldw	r2,-16(fp)
   80980:	e0bff915 	stw	r2,-28(fp)
  char * end = buffer + space;
   80984:	e0bffd17 	ldw	r2,-12(fp)
   80988:	1007883a 	mov	r3,r2
   8098c:	e0bffc17 	ldw	r2,-16(fp)
   80990:	10c5883a 	add	r2,r2,r3
   80994:	e0bff815 	stw	r2,-32(fp)

  while (ptr < end)
   80998:	00001606 	br	809f4 <altera_avalon_jtag_uart_read+0xa0>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   8099c:	e0bffa17 	ldw	r2,-24(fp)
   809a0:	10800037 	ldwio	r2,0(r2)
   809a4:	e0bff715 	stw	r2,-36(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   809a8:	e0bff717 	ldw	r2,-36(fp)
   809ac:	10a0000c 	andi	r2,r2,32768
   809b0:	1005003a 	cmpeq	r2,r2,zero
   809b4:	1000081e 	bne	r2,zero,809d8 <altera_avalon_jtag_uart_read+0x84>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   809b8:	e0bff717 	ldw	r2,-36(fp)
   809bc:	1007883a 	mov	r3,r2
   809c0:	e0bff917 	ldw	r2,-28(fp)
   809c4:	10c00005 	stb	r3,0(r2)
   809c8:	e0bff917 	ldw	r2,-28(fp)
   809cc:	10800044 	addi	r2,r2,1
   809d0:	e0bff915 	stw	r2,-28(fp)
   809d4:	00000706 	br	809f4 <altera_avalon_jtag_uart_read+0xa0>
    else if (ptr != buffer)
   809d8:	e0fff917 	ldw	r3,-28(fp)
   809dc:	e0bffc17 	ldw	r2,-16(fp)
   809e0:	1880071e 	bne	r3,r2,80a00 <altera_avalon_jtag_uart_read+0xac>
      break;
    else if(flags & O_NONBLOCK)
   809e4:	e0bffe17 	ldw	r2,-8(fp)
   809e8:	1090000c 	andi	r2,r2,16384
   809ec:	1004c03a 	cmpne	r2,r2,zero
   809f0:	1000031e 	bne	r2,zero,80a00 <altera_avalon_jtag_uart_read+0xac>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
   809f4:	e0fff917 	ldw	r3,-28(fp)
   809f8:	e0bff817 	ldw	r2,-32(fp)
   809fc:	18bfe736 	bltu	r3,r2,8099c <altera_avalon_jtag_uart_read+0x48>
    else if(flags & O_NONBLOCK)
      break;   
    
  }

  if (ptr != buffer)
   80a00:	e0fff917 	ldw	r3,-28(fp)
   80a04:	e0bffc17 	ldw	r2,-16(fp)
   80a08:	18800526 	beq	r3,r2,80a20 <altera_avalon_jtag_uart_read+0xcc>
    return ptr - buffer;
   80a0c:	e0fff917 	ldw	r3,-28(fp)
   80a10:	e0bffc17 	ldw	r2,-16(fp)
   80a14:	1887c83a 	sub	r3,r3,r2
   80a18:	e0ffff15 	stw	r3,-4(fp)
   80a1c:	00000906 	br	80a44 <altera_avalon_jtag_uart_read+0xf0>
  else if (flags & O_NONBLOCK)
   80a20:	e0bffe17 	ldw	r2,-8(fp)
   80a24:	1090000c 	andi	r2,r2,16384
   80a28:	1005003a 	cmpeq	r2,r2,zero
   80a2c:	1000031e 	bne	r2,zero,80a3c <altera_avalon_jtag_uart_read+0xe8>
    return -EWOULDBLOCK;
   80a30:	00bffd44 	movi	r2,-11
   80a34:	e0bfff15 	stw	r2,-4(fp)
   80a38:	00000206 	br	80a44 <altera_avalon_jtag_uart_read+0xf0>
  else
    return -EIO;
   80a3c:	00bffec4 	movi	r2,-5
   80a40:	e0bfff15 	stw	r2,-4(fp)
   80a44:	e0bfff17 	ldw	r2,-4(fp)
}
   80a48:	e037883a 	mov	sp,fp
   80a4c:	df000017 	ldw	fp,0(sp)
   80a50:	dec00104 	addi	sp,sp,4
   80a54:	f800283a 	ret

00080a58 <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   80a58:	defff904 	addi	sp,sp,-28
   80a5c:	df000615 	stw	fp,24(sp)
   80a60:	df000604 	addi	fp,sp,24
   80a64:	e13ffc15 	stw	r4,-16(fp)
   80a68:	e17ffd15 	stw	r5,-12(fp)
   80a6c:	e1bffe15 	stw	r6,-8(fp)
   80a70:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   80a74:	e0bffc17 	ldw	r2,-16(fp)
   80a78:	10800017 	ldw	r2,0(r2)
   80a7c:	e0bffb15 	stw	r2,-20(fp)

  const char * end = ptr + count;
   80a80:	e0bffe17 	ldw	r2,-8(fp)
   80a84:	1007883a 	mov	r3,r2
   80a88:	e0bffd17 	ldw	r2,-12(fp)
   80a8c:	10c5883a 	add	r2,r2,r3
   80a90:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
   80a94:	00001106 	br	80adc <altera_avalon_jtag_uart_write+0x84>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   80a98:	e0bffb17 	ldw	r2,-20(fp)
   80a9c:	10800104 	addi	r2,r2,4
   80aa0:	10800037 	ldwio	r2,0(r2)
   80aa4:	10bfffec 	andhi	r2,r2,65535
   80aa8:	1005003a 	cmpeq	r2,r2,zero
   80aac:	10000b1e 	bne	r2,zero,80adc <altera_avalon_jtag_uart_write+0x84>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   80ab0:	e13ffb17 	ldw	r4,-20(fp)
   80ab4:	e0bffd17 	ldw	r2,-12(fp)
   80ab8:	10800003 	ldbu	r2,0(r2)
   80abc:	10c03fcc 	andi	r3,r2,255
   80ac0:	18c0201c 	xori	r3,r3,128
   80ac4:	18ffe004 	addi	r3,r3,-128
   80ac8:	e0bffd17 	ldw	r2,-12(fp)
   80acc:	10800044 	addi	r2,r2,1
   80ad0:	e0bffd15 	stw	r2,-12(fp)
   80ad4:	2005883a 	mov	r2,r4
   80ad8:	10c00035 	stwio	r3,0(r2)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   80adc:	e0fffd17 	ldw	r3,-12(fp)
   80ae0:	e0bffa17 	ldw	r2,-24(fp)
   80ae4:	18bfec36 	bltu	r3,r2,80a98 <altera_avalon_jtag_uart_write+0x40>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
   80ae8:	e0bffe17 	ldw	r2,-8(fp)
}
   80aec:	e037883a 	mov	sp,fp
   80af0:	df000017 	ldw	fp,0(sp)
   80af4:	dec00104 	addi	sp,sp,4
   80af8:	f800283a 	ret

00080afc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   80afc:	defffa04 	addi	sp,sp,-24
   80b00:	dfc00515 	stw	ra,20(sp)
   80b04:	df000415 	stw	fp,16(sp)
   80b08:	df000404 	addi	fp,sp,16
   80b0c:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   80b10:	e0bfff17 	ldw	r2,-4(fp)
   80b14:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   80b18:	e0bfff17 	ldw	r2,-4(fp)
   80b1c:	10800104 	addi	r2,r2,4
   80b20:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   80b24:	0005303a 	rdctl	r2,status
   80b28:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   80b2c:	e0fffd17 	ldw	r3,-12(fp)
   80b30:	00bfff84 	movi	r2,-2
   80b34:	1884703a 	and	r2,r3,r2
   80b38:	1001703a 	wrctl	status,r2
  
  return context;
   80b3c:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   80b40:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
   80b44:	00816a80 	call	816a8 <alt_tick>
   80b48:	e0bffe17 	ldw	r2,-8(fp)
   80b4c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   80b50:	e0bffc17 	ldw	r2,-16(fp)
   80b54:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   80b58:	e037883a 	mov	sp,fp
   80b5c:	dfc00117 	ldw	ra,4(sp)
   80b60:	df000017 	ldw	fp,0(sp)
   80b64:	dec00204 	addi	sp,sp,8
   80b68:	f800283a 	ret

00080b6c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   80b6c:	defff804 	addi	sp,sp,-32
   80b70:	dfc00715 	stw	ra,28(sp)
   80b74:	df000615 	stw	fp,24(sp)
   80b78:	df000604 	addi	fp,sp,24
   80b7c:	e13ffc15 	stw	r4,-16(fp)
   80b80:	e17ffd15 	stw	r5,-12(fp)
   80b84:	e1bffe15 	stw	r6,-8(fp)
   80b88:	e1ffff15 	stw	r7,-4(fp)
   80b8c:	e0bfff17 	ldw	r2,-4(fp)
   80b90:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   80b94:	00800234 	movhi	r2,8
   80b98:	1088dd04 	addi	r2,r2,9076
   80b9c:	10800017 	ldw	r2,0(r2)
   80ba0:	1004c03a 	cmpne	r2,r2,zero
   80ba4:	1000041e 	bne	r2,zero,80bb8 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
   80ba8:	00c00234 	movhi	r3,8
   80bac:	18c8dd04 	addi	r3,r3,9076
   80bb0:	e0bffb17 	ldw	r2,-20(fp)
   80bb4:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   80bb8:	e0bffc17 	ldw	r2,-16(fp)
   80bbc:	10800104 	addi	r2,r2,4
   80bc0:	1007883a 	mov	r3,r2
   80bc4:	008001c4 	movi	r2,7
   80bc8:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
   80bcc:	d8000015 	stw	zero,0(sp)
   80bd0:	e13ffd17 	ldw	r4,-12(fp)
   80bd4:	e17ffe17 	ldw	r5,-8(fp)
   80bd8:	01800234 	movhi	r6,8
   80bdc:	3182bf04 	addi	r6,r6,2812
   80be0:	e1fffc17 	ldw	r7,-16(fp)
   80be4:	0080ee40 	call	80ee4 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
   80be8:	e037883a 	mov	sp,fp
   80bec:	dfc00117 	ldw	ra,4(sp)
   80bf0:	df000017 	ldw	fp,0(sp)
   80bf4:	dec00204 	addi	sp,sp,8
   80bf8:	f800283a 	ret

00080bfc <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   80bfc:	defff804 	addi	sp,sp,-32
   80c00:	dfc00715 	stw	ra,28(sp)
   80c04:	df000615 	stw	fp,24(sp)
   80c08:	df000604 	addi	fp,sp,24
   80c0c:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   80c10:	e0bffc17 	ldw	r2,-16(fp)
   80c14:	1004803a 	cmplt	r2,r2,zero
   80c18:	1000081e 	bne	r2,zero,80c3c <close+0x40>
   80c1c:	e0bffc17 	ldw	r2,-16(fp)
   80c20:	10800324 	muli	r2,r2,12
   80c24:	1007883a 	mov	r3,r2
   80c28:	00800234 	movhi	r2,8
   80c2c:	10877c04 	addi	r2,r2,7664
   80c30:	1887883a 	add	r3,r3,r2
   80c34:	e0ffff15 	stw	r3,-4(fp)
   80c38:	00000106 	br	80c40 <close+0x44>
   80c3c:	e03fff15 	stw	zero,-4(fp)
   80c40:	e0bfff17 	ldw	r2,-4(fp)
   80c44:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
   80c48:	e0bffb17 	ldw	r2,-20(fp)
   80c4c:	1005003a 	cmpeq	r2,r2,zero
   80c50:	10001d1e 	bne	r2,zero,80cc8 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   80c54:	e0bffb17 	ldw	r2,-20(fp)
   80c58:	10800017 	ldw	r2,0(r2)
   80c5c:	10800417 	ldw	r2,16(r2)
   80c60:	1005003a 	cmpeq	r2,r2,zero
   80c64:	1000071e 	bne	r2,zero,80c84 <close+0x88>
   80c68:	e0bffb17 	ldw	r2,-20(fp)
   80c6c:	10800017 	ldw	r2,0(r2)
   80c70:	10800417 	ldw	r2,16(r2)
   80c74:	e13ffb17 	ldw	r4,-20(fp)
   80c78:	103ee83a 	callr	r2
   80c7c:	e0bffe15 	stw	r2,-8(fp)
   80c80:	00000106 	br	80c88 <close+0x8c>
   80c84:	e03ffe15 	stw	zero,-8(fp)
   80c88:	e0bffe17 	ldw	r2,-8(fp)
   80c8c:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   80c90:	e13ffc17 	ldw	r4,-16(fp)
   80c94:	00815b00 	call	815b0 <alt_release_fd>
    if (rval < 0)
   80c98:	e0bffa17 	ldw	r2,-24(fp)
   80c9c:	1004403a 	cmpge	r2,r2,zero
   80ca0:	1000071e 	bne	r2,zero,80cc0 <close+0xc4>
    {
      ALT_ERRNO = -rval;
   80ca4:	0080cf80 	call	80cf8 <alt_get_errno>
   80ca8:	e0fffa17 	ldw	r3,-24(fp)
   80cac:	00c7c83a 	sub	r3,zero,r3
   80cb0:	10c00015 	stw	r3,0(r2)
      return -1;
   80cb4:	00bfffc4 	movi	r2,-1
   80cb8:	e0bffd15 	stw	r2,-12(fp)
   80cbc:	00000806 	br	80ce0 <close+0xe4>
    }
    return 0;
   80cc0:	e03ffd15 	stw	zero,-12(fp)
   80cc4:	00000606 	br	80ce0 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   80cc8:	0080cf80 	call	80cf8 <alt_get_errno>
   80ccc:	1007883a 	mov	r3,r2
   80cd0:	00801444 	movi	r2,81
   80cd4:	18800015 	stw	r2,0(r3)
    return -1;
   80cd8:	00bfffc4 	movi	r2,-1
   80cdc:	e0bffd15 	stw	r2,-12(fp)
   80ce0:	e0bffd17 	ldw	r2,-12(fp)
  }
}
   80ce4:	e037883a 	mov	sp,fp
   80ce8:	dfc00117 	ldw	ra,4(sp)
   80cec:	df000017 	ldw	fp,0(sp)
   80cf0:	dec00204 	addi	sp,sp,8
   80cf4:	f800283a 	ret

00080cf8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   80cf8:	defffd04 	addi	sp,sp,-12
   80cfc:	dfc00215 	stw	ra,8(sp)
   80d00:	df000115 	stw	fp,4(sp)
   80d04:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   80d08:	00800234 	movhi	r2,8
   80d0c:	10881a04 	addi	r2,r2,8296
   80d10:	10800017 	ldw	r2,0(r2)
   80d14:	1005003a 	cmpeq	r2,r2,zero
   80d18:	1000061e 	bne	r2,zero,80d34 <alt_get_errno+0x3c>
   80d1c:	00800234 	movhi	r2,8
   80d20:	10881a04 	addi	r2,r2,8296
   80d24:	10800017 	ldw	r2,0(r2)
   80d28:	103ee83a 	callr	r2
   80d2c:	e0bfff15 	stw	r2,-4(fp)
   80d30:	00000306 	br	80d40 <alt_get_errno+0x48>
   80d34:	00800234 	movhi	r2,8
   80d38:	1088df04 	addi	r2,r2,9084
   80d3c:	e0bfff15 	stw	r2,-4(fp)
   80d40:	e0bfff17 	ldw	r2,-4(fp)
}
   80d44:	e037883a 	mov	sp,fp
   80d48:	dfc00117 	ldw	ra,4(sp)
   80d4c:	df000017 	ldw	fp,0(sp)
   80d50:	dec00204 	addi	sp,sp,8
   80d54:	f800283a 	ret

00080d58 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   80d58:	deffff04 	addi	sp,sp,-4
   80d5c:	df000015 	stw	fp,0(sp)
   80d60:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   80d64:	e037883a 	mov	sp,fp
   80d68:	df000017 	ldw	fp,0(sp)
   80d6c:	dec00104 	addi	sp,sp,4
   80d70:	f800283a 	ret

00080d74 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   80d74:	defffc04 	addi	sp,sp,-16
   80d78:	df000315 	stw	fp,12(sp)
   80d7c:	df000304 	addi	fp,sp,12
   80d80:	e13ffd15 	stw	r4,-12(fp)
   80d84:	e17ffe15 	stw	r5,-8(fp)
   80d88:	e1bfff15 	stw	r6,-4(fp)
  return len;
   80d8c:	e0bfff17 	ldw	r2,-4(fp)
}
   80d90:	e037883a 	mov	sp,fp
   80d94:	df000017 	ldw	fp,0(sp)
   80d98:	dec00104 	addi	sp,sp,4
   80d9c:	f800283a 	ret

00080da0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   80da0:	defff904 	addi	sp,sp,-28
   80da4:	dfc00615 	stw	ra,24(sp)
   80da8:	df000515 	stw	fp,20(sp)
   80dac:	df000504 	addi	fp,sp,20
   80db0:	e13ffd15 	stw	r4,-12(fp)
   80db4:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   80db8:	e0bffd17 	ldw	r2,-12(fp)
   80dbc:	1005003a 	cmpeq	r2,r2,zero
   80dc0:	1000041e 	bne	r2,zero,80dd4 <alt_dev_llist_insert+0x34>
   80dc4:	e0bffd17 	ldw	r2,-12(fp)
   80dc8:	10800217 	ldw	r2,8(r2)
   80dcc:	1004c03a 	cmpne	r2,r2,zero
   80dd0:	1000071e 	bne	r2,zero,80df0 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
   80dd4:	0080e540 	call	80e54 <alt_get_errno>
   80dd8:	1007883a 	mov	r3,r2
   80ddc:	00800584 	movi	r2,22
   80de0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   80de4:	00bffa84 	movi	r2,-22
   80de8:	e0bfff15 	stw	r2,-4(fp)
   80dec:	00001306 	br	80e3c <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   80df0:	e0fffd17 	ldw	r3,-12(fp)
   80df4:	e0bffe17 	ldw	r2,-8(fp)
   80df8:	e0bffb15 	stw	r2,-20(fp)
   80dfc:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   80e00:	e0fffc17 	ldw	r3,-16(fp)
   80e04:	e0bffb17 	ldw	r2,-20(fp)
   80e08:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   80e0c:	e0bffb17 	ldw	r2,-20(fp)
   80e10:	10c00017 	ldw	r3,0(r2)
   80e14:	e0bffc17 	ldw	r2,-16(fp)
   80e18:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   80e1c:	e0bffb17 	ldw	r2,-20(fp)
   80e20:	10c00017 	ldw	r3,0(r2)
   80e24:	e0bffc17 	ldw	r2,-16(fp)
   80e28:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   80e2c:	e0fffb17 	ldw	r3,-20(fp)
   80e30:	e0bffc17 	ldw	r2,-16(fp)
   80e34:	18800015 	stw	r2,0(r3)

  return 0;  
   80e38:	e03fff15 	stw	zero,-4(fp)
   80e3c:	e0bfff17 	ldw	r2,-4(fp)
}
   80e40:	e037883a 	mov	sp,fp
   80e44:	dfc00117 	ldw	ra,4(sp)
   80e48:	df000017 	ldw	fp,0(sp)
   80e4c:	dec00204 	addi	sp,sp,8
   80e50:	f800283a 	ret

00080e54 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   80e54:	defffd04 	addi	sp,sp,-12
   80e58:	dfc00215 	stw	ra,8(sp)
   80e5c:	df000115 	stw	fp,4(sp)
   80e60:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   80e64:	00800234 	movhi	r2,8
   80e68:	10881a04 	addi	r2,r2,8296
   80e6c:	10800017 	ldw	r2,0(r2)
   80e70:	1005003a 	cmpeq	r2,r2,zero
   80e74:	1000061e 	bne	r2,zero,80e90 <alt_get_errno+0x3c>
   80e78:	00800234 	movhi	r2,8
   80e7c:	10881a04 	addi	r2,r2,8296
   80e80:	10800017 	ldw	r2,0(r2)
   80e84:	103ee83a 	callr	r2
   80e88:	e0bfff15 	stw	r2,-4(fp)
   80e8c:	00000306 	br	80e9c <alt_get_errno+0x48>
   80e90:	00800234 	movhi	r2,8
   80e94:	1088df04 	addi	r2,r2,9084
   80e98:	e0bfff15 	stw	r2,-4(fp)
   80e9c:	e0bfff17 	ldw	r2,-4(fp)
}
   80ea0:	e037883a 	mov	sp,fp
   80ea4:	dfc00117 	ldw	ra,4(sp)
   80ea8:	df000017 	ldw	fp,0(sp)
   80eac:	dec00204 	addi	sp,sp,8
   80eb0:	f800283a 	ret

00080eb4 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   80eb4:	defffe04 	addi	sp,sp,-8
   80eb8:	dfc00115 	stw	ra,4(sp)
   80ebc:	df000015 	stw	fp,0(sp)
   80ec0:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
   80ec4:	0009883a 	mov	r4,zero
   80ec8:	01420004 	movi	r5,2048
   80ecc:	0081a400 	call	81a40 <alt_icache_flush>
#endif
}
   80ed0:	e037883a 	mov	sp,fp
   80ed4:	dfc00117 	ldw	ra,4(sp)
   80ed8:	df000017 	ldw	fp,0(sp)
   80edc:	dec00204 	addi	sp,sp,8
   80ee0:	f800283a 	ret

00080ee4 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   80ee4:	defff904 	addi	sp,sp,-28
   80ee8:	dfc00615 	stw	ra,24(sp)
   80eec:	df000515 	stw	fp,20(sp)
   80ef0:	df000504 	addi	fp,sp,20
   80ef4:	e13ffc15 	stw	r4,-16(fp)
   80ef8:	e17ffd15 	stw	r5,-12(fp)
   80efc:	e1bffe15 	stw	r6,-8(fp)
   80f00:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   80f04:	e0800217 	ldw	r2,8(fp)
   80f08:	d8800015 	stw	r2,0(sp)
   80f0c:	e13ffc17 	ldw	r4,-16(fp)
   80f10:	e17ffd17 	ldw	r5,-12(fp)
   80f14:	e1bffe17 	ldw	r6,-8(fp)
   80f18:	e1ffff17 	ldw	r7,-4(fp)
   80f1c:	00810b80 	call	810b8 <alt_iic_isr_register>
}  
   80f20:	e037883a 	mov	sp,fp
   80f24:	dfc00117 	ldw	ra,4(sp)
   80f28:	df000017 	ldw	fp,0(sp)
   80f2c:	dec00204 	addi	sp,sp,8
   80f30:	f800283a 	ret

00080f34 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
   80f34:	defff904 	addi	sp,sp,-28
   80f38:	df000615 	stw	fp,24(sp)
   80f3c:	df000604 	addi	fp,sp,24
   80f40:	e13ffe15 	stw	r4,-8(fp)
   80f44:	e17fff15 	stw	r5,-4(fp)
   80f48:	e0bfff17 	ldw	r2,-4(fp)
   80f4c:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   80f50:	0005303a 	rdctl	r2,status
   80f54:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   80f58:	e0fffb17 	ldw	r3,-20(fp)
   80f5c:	00bfff84 	movi	r2,-2
   80f60:	1884703a 	and	r2,r3,r2
   80f64:	1001703a 	wrctl	status,r2
  
  return context;
   80f68:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   80f6c:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
   80f70:	e0fffc17 	ldw	r3,-16(fp)
   80f74:	00800044 	movi	r2,1
   80f78:	10c4983a 	sll	r2,r2,r3
   80f7c:	1007883a 	mov	r3,r2
   80f80:	00800234 	movhi	r2,8
   80f84:	1088d904 	addi	r2,r2,9060
   80f88:	10800017 	ldw	r2,0(r2)
   80f8c:	1886b03a 	or	r3,r3,r2
   80f90:	00800234 	movhi	r2,8
   80f94:	1088d904 	addi	r2,r2,9060
   80f98:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   80f9c:	00800234 	movhi	r2,8
   80fa0:	1088d904 	addi	r2,r2,9060
   80fa4:	10800017 	ldw	r2,0(r2)
   80fa8:	100170fa 	wrctl	ienable,r2
   80fac:	e0bffd17 	ldw	r2,-12(fp)
   80fb0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   80fb4:	e0bffa17 	ldw	r2,-24(fp)
   80fb8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   80fbc:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
   80fc0:	e037883a 	mov	sp,fp
   80fc4:	df000017 	ldw	fp,0(sp)
   80fc8:	dec00104 	addi	sp,sp,4
   80fcc:	f800283a 	ret

00080fd0 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
   80fd0:	defff904 	addi	sp,sp,-28
   80fd4:	df000615 	stw	fp,24(sp)
   80fd8:	df000604 	addi	fp,sp,24
   80fdc:	e13ffe15 	stw	r4,-8(fp)
   80fe0:	e17fff15 	stw	r5,-4(fp)
   80fe4:	e0bfff17 	ldw	r2,-4(fp)
   80fe8:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   80fec:	0005303a 	rdctl	r2,status
   80ff0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   80ff4:	e0fffb17 	ldw	r3,-20(fp)
   80ff8:	00bfff84 	movi	r2,-2
   80ffc:	1884703a 	and	r2,r3,r2
   81000:	1001703a 	wrctl	status,r2
  
  return context;
   81004:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   81008:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
   8100c:	e0fffc17 	ldw	r3,-16(fp)
   81010:	00800044 	movi	r2,1
   81014:	10c4983a 	sll	r2,r2,r3
   81018:	0084303a 	nor	r2,zero,r2
   8101c:	1007883a 	mov	r3,r2
   81020:	00800234 	movhi	r2,8
   81024:	1088d904 	addi	r2,r2,9060
   81028:	10800017 	ldw	r2,0(r2)
   8102c:	1886703a 	and	r3,r3,r2
   81030:	00800234 	movhi	r2,8
   81034:	1088d904 	addi	r2,r2,9060
   81038:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   8103c:	00800234 	movhi	r2,8
   81040:	1088d904 	addi	r2,r2,9060
   81044:	10800017 	ldw	r2,0(r2)
   81048:	100170fa 	wrctl	ienable,r2
   8104c:	e0bffd17 	ldw	r2,-12(fp)
   81050:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   81054:	e0bffa17 	ldw	r2,-24(fp)
   81058:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   8105c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
   81060:	e037883a 	mov	sp,fp
   81064:	df000017 	ldw	fp,0(sp)
   81068:	dec00104 	addi	sp,sp,4
   8106c:	f800283a 	ret

00081070 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
   81070:	defffc04 	addi	sp,sp,-16
   81074:	df000315 	stw	fp,12(sp)
   81078:	df000304 	addi	fp,sp,12
   8107c:	e13ffe15 	stw	r4,-8(fp)
   81080:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   81084:	000530fa 	rdctl	r2,ienable
   81088:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
   8108c:	e0ffff17 	ldw	r3,-4(fp)
   81090:	00800044 	movi	r2,1
   81094:	10c4983a 	sll	r2,r2,r3
   81098:	1007883a 	mov	r3,r2
   8109c:	e0bffd17 	ldw	r2,-12(fp)
   810a0:	1884703a 	and	r2,r3,r2
   810a4:	1004c03a 	cmpne	r2,r2,zero
}
   810a8:	e037883a 	mov	sp,fp
   810ac:	df000017 	ldw	fp,0(sp)
   810b0:	dec00104 	addi	sp,sp,4
   810b4:	f800283a 	ret

000810b8 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   810b8:	defff404 	addi	sp,sp,-48
   810bc:	dfc00b15 	stw	ra,44(sp)
   810c0:	df000a15 	stw	fp,40(sp)
   810c4:	df000a04 	addi	fp,sp,40
   810c8:	e13ffb15 	stw	r4,-20(fp)
   810cc:	e17ffc15 	stw	r5,-16(fp)
   810d0:	e1bffd15 	stw	r6,-12(fp)
   810d4:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
   810d8:	00bffa84 	movi	r2,-22
   810dc:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
   810e0:	e0bffc17 	ldw	r2,-16(fp)
   810e4:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   810e8:	e0bff917 	ldw	r2,-28(fp)
   810ec:	10800808 	cmpgei	r2,r2,32
   810f0:	1000291e 	bne	r2,zero,81198 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   810f4:	0005303a 	rdctl	r2,status
   810f8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   810fc:	e0fff717 	ldw	r3,-36(fp)
   81100:	00bfff84 	movi	r2,-2
   81104:	1884703a 	and	r2,r3,r2
   81108:	1001703a 	wrctl	status,r2
  
  return context;
   8110c:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
   81110:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
   81114:	e0bff917 	ldw	r2,-28(fp)
   81118:	00c00234 	movhi	r3,8
   8111c:	18c8e004 	addi	r3,r3,9088
   81120:	100490fa 	slli	r2,r2,3
   81124:	10c7883a 	add	r3,r2,r3
   81128:	e0bffd17 	ldw	r2,-12(fp)
   8112c:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
   81130:	e0bff917 	ldw	r2,-28(fp)
   81134:	00c00234 	movhi	r3,8
   81138:	18c8e004 	addi	r3,r3,9088
   8113c:	100490fa 	slli	r2,r2,3
   81140:	10c5883a 	add	r2,r2,r3
   81144:	10c00104 	addi	r3,r2,4
   81148:	e0bffe17 	ldw	r2,-8(fp)
   8114c:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   81150:	e0bffd17 	ldw	r2,-12(fp)
   81154:	1005003a 	cmpeq	r2,r2,zero
   81158:	1000051e 	bne	r2,zero,81170 <alt_iic_isr_register+0xb8>
   8115c:	e17ff917 	ldw	r5,-28(fp)
   81160:	e13ffb17 	ldw	r4,-20(fp)
   81164:	0080f340 	call	80f34 <alt_ic_irq_enable>
   81168:	e0bfff15 	stw	r2,-4(fp)
   8116c:	00000406 	br	81180 <alt_iic_isr_register+0xc8>
   81170:	e17ff917 	ldw	r5,-28(fp)
   81174:	e13ffb17 	ldw	r4,-20(fp)
   81178:	0080fd00 	call	80fd0 <alt_ic_irq_disable>
   8117c:	e0bfff15 	stw	r2,-4(fp)
   81180:	e0bfff17 	ldw	r2,-4(fp)
   81184:	e0bffa15 	stw	r2,-24(fp)
   81188:	e0bff817 	ldw	r2,-32(fp)
   8118c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   81190:	e0bff617 	ldw	r2,-40(fp)
   81194:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
   81198:	e0bffa17 	ldw	r2,-24(fp)
}
   8119c:	e037883a 	mov	sp,fp
   811a0:	dfc00117 	ldw	ra,4(sp)
   811a4:	df000017 	ldw	fp,0(sp)
   811a8:	dec00204 	addi	sp,sp,8
   811ac:	f800283a 	ret

000811b0 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   811b0:	defff904 	addi	sp,sp,-28
   811b4:	dfc00615 	stw	ra,24(sp)
   811b8:	df000515 	stw	fp,20(sp)
   811bc:	df000504 	addi	fp,sp,20
   811c0:	e13ffc15 	stw	r4,-16(fp)
   811c4:	e17ffd15 	stw	r5,-12(fp)
   811c8:	e1bffe15 	stw	r6,-8(fp)
   811cc:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   811d0:	e13ffd17 	ldw	r4,-12(fp)
   811d4:	e17ffe17 	ldw	r5,-8(fp)
   811d8:	e1bfff17 	ldw	r6,-4(fp)
   811dc:	00813c80 	call	813c8 <open>
   811e0:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   811e4:	e0bffb17 	ldw	r2,-20(fp)
   811e8:	1004803a 	cmplt	r2,r2,zero
   811ec:	10001c1e 	bne	r2,zero,81260 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
   811f0:	e0bffb17 	ldw	r2,-20(fp)
   811f4:	00c00234 	movhi	r3,8
   811f8:	18c77c04 	addi	r3,r3,7664
   811fc:	10800324 	muli	r2,r2,12
   81200:	10c5883a 	add	r2,r2,r3
   81204:	10c00017 	ldw	r3,0(r2)
   81208:	e0bffc17 	ldw	r2,-16(fp)
   8120c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   81210:	e0bffb17 	ldw	r2,-20(fp)
   81214:	00c00234 	movhi	r3,8
   81218:	18c77c04 	addi	r3,r3,7664
   8121c:	10800324 	muli	r2,r2,12
   81220:	10c5883a 	add	r2,r2,r3
   81224:	10800104 	addi	r2,r2,4
   81228:	10c00017 	ldw	r3,0(r2)
   8122c:	e0bffc17 	ldw	r2,-16(fp)
   81230:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   81234:	e0bffb17 	ldw	r2,-20(fp)
   81238:	00c00234 	movhi	r3,8
   8123c:	18c77c04 	addi	r3,r3,7664
   81240:	10800324 	muli	r2,r2,12
   81244:	10c5883a 	add	r2,r2,r3
   81248:	10800204 	addi	r2,r2,8
   8124c:	10c00017 	ldw	r3,0(r2)
   81250:	e0bffc17 	ldw	r2,-16(fp)
   81254:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   81258:	e13ffb17 	ldw	r4,-20(fp)
   8125c:	00815b00 	call	815b0 <alt_release_fd>
  }
} 
   81260:	e037883a 	mov	sp,fp
   81264:	dfc00117 	ldw	ra,4(sp)
   81268:	df000017 	ldw	fp,0(sp)
   8126c:	dec00204 	addi	sp,sp,8
   81270:	f800283a 	ret

00081274 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   81274:	defffb04 	addi	sp,sp,-20
   81278:	dfc00415 	stw	ra,16(sp)
   8127c:	df000315 	stw	fp,12(sp)
   81280:	df000304 	addi	fp,sp,12
   81284:	e13ffd15 	stw	r4,-12(fp)
   81288:	e17ffe15 	stw	r5,-8(fp)
   8128c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   81290:	01000234 	movhi	r4,8
   81294:	21077f04 	addi	r4,r4,7676
   81298:	e17ffd17 	ldw	r5,-12(fp)
   8129c:	01800044 	movi	r6,1
   812a0:	01c07fc4 	movi	r7,511
   812a4:	00811b00 	call	811b0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   812a8:	01000234 	movhi	r4,8
   812ac:	21077c04 	addi	r4,r4,7664
   812b0:	e17ffe17 	ldw	r5,-8(fp)
   812b4:	000d883a 	mov	r6,zero
   812b8:	01c07fc4 	movi	r7,511
   812bc:	00811b00 	call	811b0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   812c0:	01000234 	movhi	r4,8
   812c4:	21078204 	addi	r4,r4,7688
   812c8:	e17fff17 	ldw	r5,-4(fp)
   812cc:	01800044 	movi	r6,1
   812d0:	01c07fc4 	movi	r7,511
   812d4:	00811b00 	call	811b0 <alt_open_fd>
}  
   812d8:	e037883a 	mov	sp,fp
   812dc:	dfc00117 	ldw	ra,4(sp)
   812e0:	df000017 	ldw	fp,0(sp)
   812e4:	dec00204 	addi	sp,sp,8
   812e8:	f800283a 	ret

000812ec <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   812ec:	defffc04 	addi	sp,sp,-16
   812f0:	df000315 	stw	fp,12(sp)
   812f4:	df000304 	addi	fp,sp,12
   812f8:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   812fc:	e0bffe17 	ldw	r2,-8(fp)
   81300:	10800217 	ldw	r2,8(r2)
   81304:	10d00034 	orhi	r3,r2,16384
   81308:	e0bffe17 	ldw	r2,-8(fp)
   8130c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   81310:	e03ffd15 	stw	zero,-12(fp)
   81314:	00002006 	br	81398 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   81318:	e0bffd17 	ldw	r2,-12(fp)
   8131c:	00c00234 	movhi	r3,8
   81320:	18c77c04 	addi	r3,r3,7664
   81324:	10800324 	muli	r2,r2,12
   81328:	10c5883a 	add	r2,r2,r3
   8132c:	10c00017 	ldw	r3,0(r2)
   81330:	e0bffe17 	ldw	r2,-8(fp)
   81334:	10800017 	ldw	r2,0(r2)
   81338:	1880141e 	bne	r3,r2,8138c <alt_file_locked+0xa0>
   8133c:	e0bffd17 	ldw	r2,-12(fp)
   81340:	00c00234 	movhi	r3,8
   81344:	18c77c04 	addi	r3,r3,7664
   81348:	10800324 	muli	r2,r2,12
   8134c:	10c5883a 	add	r2,r2,r3
   81350:	10800204 	addi	r2,r2,8
   81354:	10800017 	ldw	r2,0(r2)
   81358:	1004403a 	cmpge	r2,r2,zero
   8135c:	10000b1e 	bne	r2,zero,8138c <alt_file_locked+0xa0>
   81360:	e0bffd17 	ldw	r2,-12(fp)
   81364:	10800324 	muli	r2,r2,12
   81368:	1007883a 	mov	r3,r2
   8136c:	00800234 	movhi	r2,8
   81370:	10877c04 	addi	r2,r2,7664
   81374:	1887883a 	add	r3,r3,r2
   81378:	e0bffe17 	ldw	r2,-8(fp)
   8137c:	18800326 	beq	r3,r2,8138c <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   81380:	00bffcc4 	movi	r2,-13
   81384:	e0bfff15 	stw	r2,-4(fp)
   81388:	00000a06 	br	813b4 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   8138c:	e0bffd17 	ldw	r2,-12(fp)
   81390:	10800044 	addi	r2,r2,1
   81394:	e0bffd15 	stw	r2,-12(fp)
   81398:	00800234 	movhi	r2,8
   8139c:	10881904 	addi	r2,r2,8292
   813a0:	10800017 	ldw	r2,0(r2)
   813a4:	1007883a 	mov	r3,r2
   813a8:	e0bffd17 	ldw	r2,-12(fp)
   813ac:	18bfda2e 	bgeu	r3,r2,81318 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   813b0:	e03fff15 	stw	zero,-4(fp)
   813b4:	e0bfff17 	ldw	r2,-4(fp)
}
   813b8:	e037883a 	mov	sp,fp
   813bc:	df000017 	ldw	fp,0(sp)
   813c0:	dec00104 	addi	sp,sp,4
   813c4:	f800283a 	ret

000813c8 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   813c8:	defff404 	addi	sp,sp,-48
   813cc:	dfc00b15 	stw	ra,44(sp)
   813d0:	df000a15 	stw	fp,40(sp)
   813d4:	df000a04 	addi	fp,sp,40
   813d8:	e13ffb15 	stw	r4,-20(fp)
   813dc:	e17ffc15 	stw	r5,-16(fp)
   813e0:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   813e4:	00bfffc4 	movi	r2,-1
   813e8:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
   813ec:	00bffb44 	movi	r2,-19
   813f0:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
   813f4:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   813f8:	e13ffb17 	ldw	r4,-20(fp)
   813fc:	01400234 	movhi	r5,8
   81400:	29481704 	addi	r5,r5,8284
   81404:	00817d40 	call	817d4 <alt_find_dev>
   81408:	e0bffa15 	stw	r2,-24(fp)
   8140c:	e0bffa17 	ldw	r2,-24(fp)
   81410:	1004c03a 	cmpne	r2,r2,zero
   81414:	1000051e 	bne	r2,zero,8142c <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   81418:	e13ffb17 	ldw	r4,-20(fp)
   8141c:	00818680 	call	81868 <alt_find_file>
   81420:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
   81424:	00800044 	movi	r2,1
   81428:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   8142c:	e0bffa17 	ldw	r2,-24(fp)
   81430:	1005003a 	cmpeq	r2,r2,zero
   81434:	1000301e 	bne	r2,zero,814f8 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
   81438:	e13ffa17 	ldw	r4,-24(fp)
   8143c:	00819880 	call	81988 <alt_get_fd>
   81440:	e0bff815 	stw	r2,-32(fp)
   81444:	e0bff817 	ldw	r2,-32(fp)
   81448:	1004403a 	cmpge	r2,r2,zero
   8144c:	1000031e 	bne	r2,zero,8145c <open+0x94>
    {
      status = index;
   81450:	e0bff817 	ldw	r2,-32(fp)
   81454:	e0bff715 	stw	r2,-36(fp)
   81458:	00002906 	br	81500 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
   8145c:	e0bff817 	ldw	r2,-32(fp)
   81460:	10800324 	muli	r2,r2,12
   81464:	1007883a 	mov	r3,r2
   81468:	00800234 	movhi	r2,8
   8146c:	10877c04 	addi	r2,r2,7664
   81470:	1885883a 	add	r2,r3,r2
   81474:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   81478:	e0fffc17 	ldw	r3,-16(fp)
   8147c:	00900034 	movhi	r2,16384
   81480:	10bfffc4 	addi	r2,r2,-1
   81484:	1886703a 	and	r3,r3,r2
   81488:	e0bff917 	ldw	r2,-28(fp)
   8148c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   81490:	e0bff617 	ldw	r2,-40(fp)
   81494:	1004c03a 	cmpne	r2,r2,zero
   81498:	1000061e 	bne	r2,zero,814b4 <open+0xec>
   8149c:	e13ff917 	ldw	r4,-28(fp)
   814a0:	00812ec0 	call	812ec <alt_file_locked>
   814a4:	e0bff715 	stw	r2,-36(fp)
   814a8:	e0bff717 	ldw	r2,-36(fp)
   814ac:	1004803a 	cmplt	r2,r2,zero
   814b0:	1000131e 	bne	r2,zero,81500 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   814b4:	e0bffa17 	ldw	r2,-24(fp)
   814b8:	10800317 	ldw	r2,12(r2)
   814bc:	1005003a 	cmpeq	r2,r2,zero
   814c0:	1000091e 	bne	r2,zero,814e8 <open+0x120>
   814c4:	e0bffa17 	ldw	r2,-24(fp)
   814c8:	10800317 	ldw	r2,12(r2)
   814cc:	e13ff917 	ldw	r4,-28(fp)
   814d0:	e17ffb17 	ldw	r5,-20(fp)
   814d4:	e1bffc17 	ldw	r6,-16(fp)
   814d8:	e1fffd17 	ldw	r7,-12(fp)
   814dc:	103ee83a 	callr	r2
   814e0:	e0bfff15 	stw	r2,-4(fp)
   814e4:	00000106 	br	814ec <open+0x124>
   814e8:	e03fff15 	stw	zero,-4(fp)
   814ec:	e0bfff17 	ldw	r2,-4(fp)
   814f0:	e0bff715 	stw	r2,-36(fp)
   814f4:	00000206 	br	81500 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
   814f8:	00bffb44 	movi	r2,-19
   814fc:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   81500:	e0bff717 	ldw	r2,-36(fp)
   81504:	1004403a 	cmpge	r2,r2,zero
   81508:	1000091e 	bne	r2,zero,81530 <open+0x168>
  {
    alt_release_fd (index);  
   8150c:	e13ff817 	ldw	r4,-32(fp)
   81510:	00815b00 	call	815b0 <alt_release_fd>
    ALT_ERRNO = -status;
   81514:	00815500 	call	81550 <alt_get_errno>
   81518:	e0fff717 	ldw	r3,-36(fp)
   8151c:	00c7c83a 	sub	r3,zero,r3
   81520:	10c00015 	stw	r3,0(r2)
    return -1;
   81524:	00bfffc4 	movi	r2,-1
   81528:	e0bffe15 	stw	r2,-8(fp)
   8152c:	00000206 	br	81538 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
   81530:	e0bff817 	ldw	r2,-32(fp)
   81534:	e0bffe15 	stw	r2,-8(fp)
   81538:	e0bffe17 	ldw	r2,-8(fp)
}
   8153c:	e037883a 	mov	sp,fp
   81540:	dfc00117 	ldw	ra,4(sp)
   81544:	df000017 	ldw	fp,0(sp)
   81548:	dec00204 	addi	sp,sp,8
   8154c:	f800283a 	ret

00081550 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   81550:	defffd04 	addi	sp,sp,-12
   81554:	dfc00215 	stw	ra,8(sp)
   81558:	df000115 	stw	fp,4(sp)
   8155c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   81560:	00800234 	movhi	r2,8
   81564:	10881a04 	addi	r2,r2,8296
   81568:	10800017 	ldw	r2,0(r2)
   8156c:	1005003a 	cmpeq	r2,r2,zero
   81570:	1000061e 	bne	r2,zero,8158c <alt_get_errno+0x3c>
   81574:	00800234 	movhi	r2,8
   81578:	10881a04 	addi	r2,r2,8296
   8157c:	10800017 	ldw	r2,0(r2)
   81580:	103ee83a 	callr	r2
   81584:	e0bfff15 	stw	r2,-4(fp)
   81588:	00000306 	br	81598 <alt_get_errno+0x48>
   8158c:	00800234 	movhi	r2,8
   81590:	1088df04 	addi	r2,r2,9084
   81594:	e0bfff15 	stw	r2,-4(fp)
   81598:	e0bfff17 	ldw	r2,-4(fp)
}
   8159c:	e037883a 	mov	sp,fp
   815a0:	dfc00117 	ldw	ra,4(sp)
   815a4:	df000017 	ldw	fp,0(sp)
   815a8:	dec00204 	addi	sp,sp,8
   815ac:	f800283a 	ret

000815b0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   815b0:	defffe04 	addi	sp,sp,-8
   815b4:	df000115 	stw	fp,4(sp)
   815b8:	df000104 	addi	fp,sp,4
   815bc:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   815c0:	e0bfff17 	ldw	r2,-4(fp)
   815c4:	108000d0 	cmplti	r2,r2,3
   815c8:	10000d1e 	bne	r2,zero,81600 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   815cc:	e0bfff17 	ldw	r2,-4(fp)
   815d0:	00c00234 	movhi	r3,8
   815d4:	18c77c04 	addi	r3,r3,7664
   815d8:	10800324 	muli	r2,r2,12
   815dc:	10c5883a 	add	r2,r2,r3
   815e0:	10800204 	addi	r2,r2,8
   815e4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   815e8:	e0bfff17 	ldw	r2,-4(fp)
   815ec:	00c00234 	movhi	r3,8
   815f0:	18c77c04 	addi	r3,r3,7664
   815f4:	10800324 	muli	r2,r2,12
   815f8:	10c5883a 	add	r2,r2,r3
   815fc:	10000015 	stw	zero,0(r2)
  }
}
   81600:	e037883a 	mov	sp,fp
   81604:	df000017 	ldw	fp,0(sp)
   81608:	dec00104 	addi	sp,sp,4
   8160c:	f800283a 	ret

00081610 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   81610:	defffa04 	addi	sp,sp,-24
   81614:	df000515 	stw	fp,20(sp)
   81618:	df000504 	addi	fp,sp,20
   8161c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   81620:	0005303a 	rdctl	r2,status
   81624:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   81628:	e0fffd17 	ldw	r3,-12(fp)
   8162c:	00bfff84 	movi	r2,-2
   81630:	1884703a 	and	r2,r3,r2
   81634:	1001703a 	wrctl	status,r2
  
  return context;
   81638:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   8163c:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
   81640:	e0bfff17 	ldw	r2,-4(fp)
   81644:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   81648:	e0bffc17 	ldw	r2,-16(fp)
   8164c:	10c00017 	ldw	r3,0(r2)
   81650:	e0bffc17 	ldw	r2,-16(fp)
   81654:	10800117 	ldw	r2,4(r2)
   81658:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
   8165c:	e0bffc17 	ldw	r2,-16(fp)
   81660:	10c00117 	ldw	r3,4(r2)
   81664:	e0bffc17 	ldw	r2,-16(fp)
   81668:	10800017 	ldw	r2,0(r2)
   8166c:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   81670:	e0fffc17 	ldw	r3,-16(fp)
   81674:	e0bffc17 	ldw	r2,-16(fp)
   81678:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
   8167c:	e0fffc17 	ldw	r3,-16(fp)
   81680:	e0bffc17 	ldw	r2,-16(fp)
   81684:	18800015 	stw	r2,0(r3)
   81688:	e0bffe17 	ldw	r2,-8(fp)
   8168c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   81690:	e0bffb17 	ldw	r2,-20(fp)
   81694:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   81698:	e037883a 	mov	sp,fp
   8169c:	df000017 	ldw	fp,0(sp)
   816a0:	dec00104 	addi	sp,sp,4
   816a4:	f800283a 	ret

000816a8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   816a8:	defffb04 	addi	sp,sp,-20
   816ac:	dfc00415 	stw	ra,16(sp)
   816b0:	df000315 	stw	fp,12(sp)
   816b4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   816b8:	d0a00717 	ldw	r2,-32740(gp)
   816bc:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   816c0:	d0a0ca17 	ldw	r2,-31960(gp)
   816c4:	10800044 	addi	r2,r2,1
   816c8:	d0a0ca15 	stw	r2,-31960(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   816cc:	00003106 	br	81794 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
   816d0:	e0bffe17 	ldw	r2,-8(fp)
   816d4:	10800017 	ldw	r2,0(r2)
   816d8:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   816dc:	e0bffe17 	ldw	r2,-8(fp)
   816e0:	10800403 	ldbu	r2,16(r2)
   816e4:	10803fcc 	andi	r2,r2,255
   816e8:	1005003a 	cmpeq	r2,r2,zero
   816ec:	1000051e 	bne	r2,zero,81704 <alt_tick+0x5c>
   816f0:	d0a0ca17 	ldw	r2,-31960(gp)
   816f4:	1004c03a 	cmpne	r2,r2,zero
   816f8:	1000021e 	bne	r2,zero,81704 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
   816fc:	e0bffe17 	ldw	r2,-8(fp)
   81700:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   81704:	e0bffe17 	ldw	r2,-8(fp)
   81708:	10c00217 	ldw	r3,8(r2)
   8170c:	d0a0ca17 	ldw	r2,-31960(gp)
   81710:	10c01e36 	bltu	r2,r3,8178c <alt_tick+0xe4>
   81714:	e0bffe17 	ldw	r2,-8(fp)
   81718:	10800403 	ldbu	r2,16(r2)
   8171c:	10803fcc 	andi	r2,r2,255
   81720:	1004c03a 	cmpne	r2,r2,zero
   81724:	1000191e 	bne	r2,zero,8178c <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
   81728:	e0bffe17 	ldw	r2,-8(fp)
   8172c:	10c00317 	ldw	r3,12(r2)
   81730:	e0bffe17 	ldw	r2,-8(fp)
   81734:	11000517 	ldw	r4,20(r2)
   81738:	183ee83a 	callr	r3
   8173c:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   81740:	e0bffd17 	ldw	r2,-12(fp)
   81744:	1004c03a 	cmpne	r2,r2,zero
   81748:	1000031e 	bne	r2,zero,81758 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
   8174c:	e13ffe17 	ldw	r4,-8(fp)
   81750:	00816100 	call	81610 <alt_alarm_stop>
   81754:	00000d06 	br	8178c <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
   81758:	e0bffe17 	ldw	r2,-8(fp)
   8175c:	10c00217 	ldw	r3,8(r2)
   81760:	e0bffd17 	ldw	r2,-12(fp)
   81764:	1887883a 	add	r3,r3,r2
   81768:	e0bffe17 	ldw	r2,-8(fp)
   8176c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   81770:	e0bffe17 	ldw	r2,-8(fp)
   81774:	10c00217 	ldw	r3,8(r2)
   81778:	d0a0ca17 	ldw	r2,-31960(gp)
   8177c:	1880032e 	bgeu	r3,r2,8178c <alt_tick+0xe4>
        {
          alarm->rollover = 1;
   81780:	e0fffe17 	ldw	r3,-8(fp)
   81784:	00800044 	movi	r2,1
   81788:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
   8178c:	e0bfff17 	ldw	r2,-4(fp)
   81790:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   81794:	d0e00704 	addi	r3,gp,-32740
   81798:	e0bffe17 	ldw	r2,-8(fp)
   8179c:	10ffcc1e 	bne	r2,r3,816d0 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   817a0:	e037883a 	mov	sp,fp
   817a4:	dfc00117 	ldw	ra,4(sp)
   817a8:	df000017 	ldw	fp,0(sp)
   817ac:	dec00204 	addi	sp,sp,8
   817b0:	f800283a 	ret

000817b4 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   817b4:	deffff04 	addi	sp,sp,-4
   817b8:	df000015 	stw	fp,0(sp)
   817bc:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   817c0:	000170fa 	wrctl	ienable,zero
}
   817c4:	e037883a 	mov	sp,fp
   817c8:	df000017 	ldw	fp,0(sp)
   817cc:	dec00104 	addi	sp,sp,4
   817d0:	f800283a 	ret

000817d4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   817d4:	defff904 	addi	sp,sp,-28
   817d8:	dfc00615 	stw	ra,24(sp)
   817dc:	df000515 	stw	fp,20(sp)
   817e0:	df000504 	addi	fp,sp,20
   817e4:	e13ffd15 	stw	r4,-12(fp)
   817e8:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
   817ec:	e0bffe17 	ldw	r2,-8(fp)
   817f0:	10800017 	ldw	r2,0(r2)
   817f4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   817f8:	e13ffd17 	ldw	r4,-12(fp)
   817fc:	0081b2c0 	call	81b2c <strlen>
   81800:	10800044 	addi	r2,r2,1
   81804:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   81808:	00000d06 	br	81840 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   8180c:	e0bffc17 	ldw	r2,-16(fp)
   81810:	11000217 	ldw	r4,8(r2)
   81814:	e1bffb17 	ldw	r6,-20(fp)
   81818:	e17ffd17 	ldw	r5,-12(fp)
   8181c:	0081af00 	call	81af0 <memcmp>
   81820:	1004c03a 	cmpne	r2,r2,zero
   81824:	1000031e 	bne	r2,zero,81834 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   81828:	e0bffc17 	ldw	r2,-16(fp)
   8182c:	e0bfff15 	stw	r2,-4(fp)
   81830:	00000706 	br	81850 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   81834:	e0bffc17 	ldw	r2,-16(fp)
   81838:	10800017 	ldw	r2,0(r2)
   8183c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   81840:	e0fffe17 	ldw	r3,-8(fp)
   81844:	e0bffc17 	ldw	r2,-16(fp)
   81848:	10fff01e 	bne	r2,r3,8180c <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   8184c:	e03fff15 	stw	zero,-4(fp)
   81850:	e0bfff17 	ldw	r2,-4(fp)
}
   81854:	e037883a 	mov	sp,fp
   81858:	dfc00117 	ldw	ra,4(sp)
   8185c:	df000017 	ldw	fp,0(sp)
   81860:	dec00204 	addi	sp,sp,8
   81864:	f800283a 	ret

00081868 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   81868:	defffa04 	addi	sp,sp,-24
   8186c:	dfc00515 	stw	ra,20(sp)
   81870:	df000415 	stw	fp,16(sp)
   81874:	df000404 	addi	fp,sp,16
   81878:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   8187c:	00800234 	movhi	r2,8
   81880:	10881504 	addi	r2,r2,8276
   81884:	10800017 	ldw	r2,0(r2)
   81888:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   8188c:	00003306 	br	8195c <alt_find_file+0xf4>
  {
    len = strlen(next->name);
   81890:	e0bffd17 	ldw	r2,-12(fp)
   81894:	11000217 	ldw	r4,8(r2)
   81898:	0081b2c0 	call	81b2c <strlen>
   8189c:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
   818a0:	e0bffd17 	ldw	r2,-12(fp)
   818a4:	10c00217 	ldw	r3,8(r2)
   818a8:	e0bffc17 	ldw	r2,-16(fp)
   818ac:	1885883a 	add	r2,r3,r2
   818b0:	10bfffc4 	addi	r2,r2,-1
   818b4:	10800003 	ldbu	r2,0(r2)
   818b8:	10803fcc 	andi	r2,r2,255
   818bc:	1080201c 	xori	r2,r2,128
   818c0:	10bfe004 	addi	r2,r2,-128
   818c4:	10800bd8 	cmpnei	r2,r2,47
   818c8:	1000031e 	bne	r2,zero,818d8 <alt_find_file+0x70>
    {
      len -= 1;
   818cc:	e0bffc17 	ldw	r2,-16(fp)
   818d0:	10bfffc4 	addi	r2,r2,-1
   818d4:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   818d8:	e0bffc17 	ldw	r2,-16(fp)
   818dc:	1007883a 	mov	r3,r2
   818e0:	e0bffe17 	ldw	r2,-8(fp)
   818e4:	1885883a 	add	r2,r3,r2
   818e8:	10800003 	ldbu	r2,0(r2)
   818ec:	10803fcc 	andi	r2,r2,255
   818f0:	1080201c 	xori	r2,r2,128
   818f4:	10bfe004 	addi	r2,r2,-128
   818f8:	10800be0 	cmpeqi	r2,r2,47
   818fc:	10000a1e 	bne	r2,zero,81928 <alt_find_file+0xc0>
   81900:	e0bffc17 	ldw	r2,-16(fp)
   81904:	1007883a 	mov	r3,r2
   81908:	e0bffe17 	ldw	r2,-8(fp)
   8190c:	1885883a 	add	r2,r3,r2
   81910:	10800003 	ldbu	r2,0(r2)
   81914:	10803fcc 	andi	r2,r2,255
   81918:	1080201c 	xori	r2,r2,128
   8191c:	10bfe004 	addi	r2,r2,-128
   81920:	1004c03a 	cmpne	r2,r2,zero
   81924:	10000a1e 	bne	r2,zero,81950 <alt_find_file+0xe8>
   81928:	e0bffd17 	ldw	r2,-12(fp)
   8192c:	11000217 	ldw	r4,8(r2)
   81930:	e1bffc17 	ldw	r6,-16(fp)
   81934:	e17ffe17 	ldw	r5,-8(fp)
   81938:	0081af00 	call	81af0 <memcmp>
   8193c:	1004c03a 	cmpne	r2,r2,zero
   81940:	1000031e 	bne	r2,zero,81950 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   81944:	e0bffd17 	ldw	r2,-12(fp)
   81948:	e0bfff15 	stw	r2,-4(fp)
   8194c:	00000806 	br	81970 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
   81950:	e0bffd17 	ldw	r2,-12(fp)
   81954:	10800017 	ldw	r2,0(r2)
   81958:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   8195c:	00c00234 	movhi	r3,8
   81960:	18c81504 	addi	r3,r3,8276
   81964:	e0bffd17 	ldw	r2,-12(fp)
   81968:	10ffc91e 	bne	r2,r3,81890 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   8196c:	e03fff15 	stw	zero,-4(fp)
   81970:	e0bfff17 	ldw	r2,-4(fp)
}
   81974:	e037883a 	mov	sp,fp
   81978:	dfc00117 	ldw	ra,4(sp)
   8197c:	df000017 	ldw	fp,0(sp)
   81980:	dec00204 	addi	sp,sp,8
   81984:	f800283a 	ret

00081988 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   81988:	defffc04 	addi	sp,sp,-16
   8198c:	df000315 	stw	fp,12(sp)
   81990:	df000304 	addi	fp,sp,12
   81994:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   81998:	00bffa04 	movi	r2,-24
   8199c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   819a0:	e03ffe15 	stw	zero,-8(fp)
   819a4:	00001e06 	br	81a20 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
   819a8:	e0bffe17 	ldw	r2,-8(fp)
   819ac:	00c00234 	movhi	r3,8
   819b0:	18c77c04 	addi	r3,r3,7664
   819b4:	10800324 	muli	r2,r2,12
   819b8:	10c5883a 	add	r2,r2,r3
   819bc:	10800017 	ldw	r2,0(r2)
   819c0:	1004c03a 	cmpne	r2,r2,zero
   819c4:	1000131e 	bne	r2,zero,81a14 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
   819c8:	e0bffe17 	ldw	r2,-8(fp)
   819cc:	00c00234 	movhi	r3,8
   819d0:	18c77c04 	addi	r3,r3,7664
   819d4:	10800324 	muli	r2,r2,12
   819d8:	10c7883a 	add	r3,r2,r3
   819dc:	e0bfff17 	ldw	r2,-4(fp)
   819e0:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
   819e4:	00800234 	movhi	r2,8
   819e8:	10881904 	addi	r2,r2,8292
   819ec:	10c00017 	ldw	r3,0(r2)
   819f0:	e0bffe17 	ldw	r2,-8(fp)
   819f4:	1880040e 	bge	r3,r2,81a08 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
   819f8:	00c00234 	movhi	r3,8
   819fc:	18c81904 	addi	r3,r3,8292
   81a00:	e0bffe17 	ldw	r2,-8(fp)
   81a04:	18800015 	stw	r2,0(r3)
      }
      rc = i;
   81a08:	e0bffe17 	ldw	r2,-8(fp)
   81a0c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   81a10:	00000606 	br	81a2c <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   81a14:	e0bffe17 	ldw	r2,-8(fp)
   81a18:	10800044 	addi	r2,r2,1
   81a1c:	e0bffe15 	stw	r2,-8(fp)
   81a20:	e0bffe17 	ldw	r2,-8(fp)
   81a24:	10800810 	cmplti	r2,r2,32
   81a28:	103fdf1e 	bne	r2,zero,819a8 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   81a2c:	e0bffd17 	ldw	r2,-12(fp)
}
   81a30:	e037883a 	mov	sp,fp
   81a34:	df000017 	ldw	fp,0(sp)
   81a38:	dec00104 	addi	sp,sp,4
   81a3c:	f800283a 	ret

00081a40 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
   81a40:	defffb04 	addi	sp,sp,-20
   81a44:	df000415 	stw	fp,16(sp)
   81a48:	df000404 	addi	fp,sp,16
   81a4c:	e13ffe15 	stw	r4,-8(fp)
   81a50:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
   81a54:	e0bfff17 	ldw	r2,-4(fp)
   81a58:	10820070 	cmpltui	r2,r2,2049
   81a5c:	1000021e 	bne	r2,zero,81a68 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
   81a60:	00820004 	movi	r2,2048
   81a64:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
   81a68:	e0fffe17 	ldw	r3,-8(fp)
   81a6c:	e0bfff17 	ldw	r2,-4(fp)
   81a70:	1885883a 	add	r2,r3,r2
   81a74:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   81a78:	e0bffe17 	ldw	r2,-8(fp)
   81a7c:	e0bffd15 	stw	r2,-12(fp)
   81a80:	00000506 	br	81a98 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
   81a84:	e0bffd17 	ldw	r2,-12(fp)
   81a88:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   81a8c:	e0bffd17 	ldw	r2,-12(fp)
   81a90:	10800804 	addi	r2,r2,32
   81a94:	e0bffd15 	stw	r2,-12(fp)
   81a98:	e0fffd17 	ldw	r3,-12(fp)
   81a9c:	e0bffc17 	ldw	r2,-16(fp)
   81aa0:	18bff836 	bltu	r3,r2,81a84 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
   81aa4:	e0bffe17 	ldw	r2,-8(fp)
   81aa8:	108007cc 	andi	r2,r2,31
   81aac:	1005003a 	cmpeq	r2,r2,zero
   81ab0:	1000021e 	bne	r2,zero,81abc <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
   81ab4:	e0bffd17 	ldw	r2,-12(fp)
   81ab8:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
   81abc:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
   81ac0:	e037883a 	mov	sp,fp
   81ac4:	df000017 	ldw	fp,0(sp)
   81ac8:	dec00104 	addi	sp,sp,4
   81acc:	f800283a 	ret

00081ad0 <exit>:
   81ad0:	defffe04 	addi	sp,sp,-8
   81ad4:	dc400015 	stw	r17,0(sp)
   81ad8:	000b883a 	mov	r5,zero
   81adc:	2023883a 	mov	r17,r4
   81ae0:	dfc00115 	stw	ra,4(sp)
   81ae4:	0081b500 	call	81b50 <__call_exitprocs>
   81ae8:	8809883a 	mov	r4,r17
   81aec:	0081d4c0 	call	81d4c <_exit>

00081af0 <memcmp>:
   81af0:	31ffffc4 	addi	r7,r6,-1
   81af4:	3000061e 	bne	r6,zero,81b10 <memcmp+0x20>
   81af8:	00000a06 	br	81b24 <memcmp+0x34>
   81afc:	39ffffc4 	addi	r7,r7,-1
   81b00:	00bfffc4 	movi	r2,-1
   81b04:	21000044 	addi	r4,r4,1
   81b08:	29400044 	addi	r5,r5,1
   81b0c:	38800526 	beq	r7,r2,81b24 <memcmp+0x34>
   81b10:	20c00003 	ldbu	r3,0(r4)
   81b14:	28800003 	ldbu	r2,0(r5)
   81b18:	18bff826 	beq	r3,r2,81afc <memcmp+0xc>
   81b1c:	1885c83a 	sub	r2,r3,r2
   81b20:	f800283a 	ret
   81b24:	0005883a 	mov	r2,zero
   81b28:	f800283a 	ret

00081b2c <strlen>:
   81b2c:	20800007 	ldb	r2,0(r4)
   81b30:	10000526 	beq	r2,zero,81b48 <strlen+0x1c>
   81b34:	2007883a 	mov	r3,r4
   81b38:	18c00044 	addi	r3,r3,1
   81b3c:	18800007 	ldb	r2,0(r3)
   81b40:	103ffd1e 	bne	r2,zero,81b38 <strlen+0xc>
   81b44:	1905c83a 	sub	r2,r3,r4
   81b48:	f800283a 	ret

00081b4c <register_fini>:
   81b4c:	f800283a 	ret

00081b50 <__call_exitprocs>:
   81b50:	defff304 	addi	sp,sp,-52
   81b54:	00800234 	movhi	r2,8
   81b58:	10881e04 	addi	r2,r2,8312
   81b5c:	df000b15 	stw	fp,44(sp)
   81b60:	17000017 	ldw	fp,0(r2)
   81b64:	00800034 	movhi	r2,0
   81b68:	10800004 	addi	r2,r2,0
   81b6c:	1005003a 	cmpeq	r2,r2,zero
   81b70:	d8800215 	stw	r2,8(sp)
   81b74:	e0800c04 	addi	r2,fp,48
   81b78:	dd800915 	stw	r22,36(sp)
   81b7c:	dd400815 	stw	r21,32(sp)
   81b80:	dfc00c15 	stw	ra,48(sp)
   81b84:	ddc00a15 	stw	r23,40(sp)
   81b88:	dd000715 	stw	r20,28(sp)
   81b8c:	dcc00615 	stw	r19,24(sp)
   81b90:	dc800515 	stw	r18,20(sp)
   81b94:	dc400415 	stw	r17,16(sp)
   81b98:	dc000315 	stw	r16,12(sp)
   81b9c:	282d883a 	mov	r22,r5
   81ba0:	d9000115 	stw	r4,4(sp)
   81ba4:	d8800015 	stw	r2,0(sp)
   81ba8:	282b003a 	cmpeq	r21,r5,zero
   81bac:	e4400c17 	ldw	r17,48(fp)
   81bb0:	88001226 	beq	r17,zero,81bfc <__call_exitprocs+0xac>
   81bb4:	ddc00017 	ldw	r23,0(sp)
   81bb8:	88800117 	ldw	r2,4(r17)
   81bbc:	8c802217 	ldw	r18,136(r17)
   81bc0:	143fffc4 	addi	r16,r2,-1
   81bc4:	80000b16 	blt	r16,zero,81bf4 <__call_exitprocs+0xa4>
   81bc8:	9027003a 	cmpeq	r19,r18,zero
   81bcc:	a800171e 	bne	r21,zero,81c2c <__call_exitprocs+0xdc>
   81bd0:	9800051e 	bne	r19,zero,81be8 <__call_exitprocs+0x98>
   81bd4:	8409883a 	add	r4,r16,r16
   81bd8:	2105883a 	add	r2,r4,r4
   81bdc:	1485883a 	add	r2,r2,r18
   81be0:	10c02017 	ldw	r3,128(r2)
   81be4:	b0c01226 	beq	r22,r3,81c30 <__call_exitprocs+0xe0>
   81be8:	843fffc4 	addi	r16,r16,-1
   81bec:	00bfffc4 	movi	r2,-1
   81bf0:	80bff61e 	bne	r16,r2,81bcc <__call_exitprocs+0x7c>
   81bf4:	d8800217 	ldw	r2,8(sp)
   81bf8:	10003226 	beq	r2,zero,81cc4 <__call_exitprocs+0x174>
   81bfc:	dfc00c17 	ldw	ra,48(sp)
   81c00:	df000b17 	ldw	fp,44(sp)
   81c04:	ddc00a17 	ldw	r23,40(sp)
   81c08:	dd800917 	ldw	r22,36(sp)
   81c0c:	dd400817 	ldw	r21,32(sp)
   81c10:	dd000717 	ldw	r20,28(sp)
   81c14:	dcc00617 	ldw	r19,24(sp)
   81c18:	dc800517 	ldw	r18,20(sp)
   81c1c:	dc400417 	ldw	r17,16(sp)
   81c20:	dc000317 	ldw	r16,12(sp)
   81c24:	dec00d04 	addi	sp,sp,52
   81c28:	f800283a 	ret
   81c2c:	8409883a 	add	r4,r16,r16
   81c30:	88c00117 	ldw	r3,4(r17)
   81c34:	2105883a 	add	r2,r4,r4
   81c38:	1445883a 	add	r2,r2,r17
   81c3c:	18ffffc4 	addi	r3,r3,-1
   81c40:	11800217 	ldw	r6,8(r2)
   81c44:	1c001826 	beq	r3,r16,81ca8 <__call_exitprocs+0x158>
   81c48:	10000215 	stw	zero,8(r2)
   81c4c:	303fe626 	beq	r6,zero,81be8 <__call_exitprocs+0x98>
   81c50:	8d000117 	ldw	r20,4(r17)
   81c54:	9800121e 	bne	r19,zero,81ca0 <__call_exitprocs+0x150>
   81c58:	00c00044 	movi	r3,1
   81c5c:	1c06983a 	sll	r3,r3,r16
   81c60:	90804017 	ldw	r2,256(r18)
   81c64:	1884703a 	and	r2,r3,r2
   81c68:	10000d26 	beq	r2,zero,81ca0 <__call_exitprocs+0x150>
   81c6c:	90804117 	ldw	r2,260(r18)
   81c70:	1884703a 	and	r2,r3,r2
   81c74:	10000e1e 	bne	r2,zero,81cb0 <__call_exitprocs+0x160>
   81c78:	2105883a 	add	r2,r4,r4
   81c7c:	1485883a 	add	r2,r2,r18
   81c80:	11400017 	ldw	r5,0(r2)
   81c84:	d9000117 	ldw	r4,4(sp)
   81c88:	303ee83a 	callr	r6
   81c8c:	88800117 	ldw	r2,4(r17)
   81c90:	a0bfc61e 	bne	r20,r2,81bac <__call_exitprocs+0x5c>
   81c94:	b8800017 	ldw	r2,0(r23)
   81c98:	147fd326 	beq	r2,r17,81be8 <__call_exitprocs+0x98>
   81c9c:	003fc306 	br	81bac <__call_exitprocs+0x5c>
   81ca0:	303ee83a 	callr	r6
   81ca4:	003ff906 	br	81c8c <__call_exitprocs+0x13c>
   81ca8:	8c000115 	stw	r16,4(r17)
   81cac:	003fe706 	br	81c4c <__call_exitprocs+0xfc>
   81cb0:	2105883a 	add	r2,r4,r4
   81cb4:	1485883a 	add	r2,r2,r18
   81cb8:	11000017 	ldw	r4,0(r2)
   81cbc:	303ee83a 	callr	r6
   81cc0:	003ff206 	br	81c8c <__call_exitprocs+0x13c>
   81cc4:	88800117 	ldw	r2,4(r17)
   81cc8:	10000b1e 	bne	r2,zero,81cf8 <__call_exitprocs+0x1a8>
   81ccc:	89000017 	ldw	r4,0(r17)
   81cd0:	20000a26 	beq	r4,zero,81cfc <__call_exitprocs+0x1ac>
   81cd4:	b9000015 	stw	r4,0(r23)
   81cd8:	90000226 	beq	r18,zero,81ce4 <__call_exitprocs+0x194>
   81cdc:	9009883a 	mov	r4,r18
   81ce0:	00000000 	call	0 <__alt_mem_onchip_mem-0x80000>
   81ce4:	8809883a 	mov	r4,r17
   81ce8:	00000000 	call	0 <__alt_mem_onchip_mem-0x80000>
   81cec:	bc400017 	ldw	r17,0(r23)
   81cf0:	883fb11e 	bne	r17,zero,81bb8 <__call_exitprocs+0x68>
   81cf4:	003fc106 	br	81bfc <__call_exitprocs+0xac>
   81cf8:	89000017 	ldw	r4,0(r17)
   81cfc:	882f883a 	mov	r23,r17
   81d00:	2023883a 	mov	r17,r4
   81d04:	883fac1e 	bne	r17,zero,81bb8 <__call_exitprocs+0x68>
   81d08:	003fbc06 	br	81bfc <__call_exitprocs+0xac>

00081d0c <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
   81d0c:	defffd04 	addi	sp,sp,-12
   81d10:	df000215 	stw	fp,8(sp)
   81d14:	df000204 	addi	fp,sp,8
   81d18:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
   81d1c:	e0bfff17 	ldw	r2,-4(fp)
   81d20:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   81d24:	e0bffe17 	ldw	r2,-8(fp)
   81d28:	1005003a 	cmpeq	r2,r2,zero
   81d2c:	1000021e 	bne	r2,zero,81d38 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
   81d30:	002af070 	cmpltui	zero,zero,43969
   81d34:	00000106 	br	81d3c <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
   81d38:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
   81d3c:	e037883a 	mov	sp,fp
   81d40:	df000017 	ldw	fp,0(sp)
   81d44:	dec00104 	addi	sp,sp,4
   81d48:	f800283a 	ret

00081d4c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   81d4c:	defffd04 	addi	sp,sp,-12
   81d50:	dfc00215 	stw	ra,8(sp)
   81d54:	df000115 	stw	fp,4(sp)
   81d58:	df000104 	addi	fp,sp,4
   81d5c:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
   81d60:	e13fff17 	ldw	r4,-4(fp)
   81d64:	0081d0c0 	call	81d0c <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   81d68:	003fff06 	br	81d68 <_exit+0x1c>
   81d6c:	00081b4c 	andi	zero,zero,8301
