name: FDCAN
description: Controller area network
groupName: FDCAN
registers:
  - name: FDCAN_CREL
    displayName: FDCAN_CREL
    description: FDCAN core release register
    addressOffset: 0
    size: 32
    resetValue: 840176152
    resetMask: 4294967295
    fields:
      - name: DAY
        description: '18'
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: MON
        description: '12'
        bitOffset: 8
        bitWidth: 8
        access: read-only
      - name: YEAR
        description: '4'
        bitOffset: 16
        bitWidth: 4
        access: read-only
      - name: SUBSTEP
        description: '1'
        bitOffset: 20
        bitWidth: 4
        access: read-only
      - name: STEP
        description: '2'
        bitOffset: 24
        bitWidth: 4
        access: read-only
      - name: REL
        description: '3'
        bitOffset: 28
        bitWidth: 4
        access: read-only
  - name: FDCAN_ENDN
    displayName: FDCAN_ENDN
    description: FDCAN endian register
    addressOffset: 4
    size: 32
    resetValue: 2271560481
    resetMask: 4294967295
    fields:
      - name: ETV
        description: "Endianness test value\nThe endianness test value is 0x8765 4321."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: FDCAN_DBTP
    displayName: FDCAN_DBTP
    description: FDCAN data bit timing and prescaler register
    addressOffset: 12
    size: 32
    resetValue: 2611
    resetMask: 4294967295
    fields:
      - name: DSJW
        description: "Synchronization jump width\nMust always be smaller than DTSEG2,\
          \ valid values are 0 to 15. The value used by the hardware is the one programmed,\
          \ incremented by 1: tSJW = (DSJW + 1) x tq."
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: DTSEG2
        description: "Data time segment after sample point\nValid values are 0 to\
          \ 15. The value used by the hardware is the one programmed, incremented\
          \ by 1, i.e. tBS2 = (DTSEG2 + 1) x tq."
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: DTSEG1
        description: "Data time segment before sample point\nValid values are 0 to\
          \ 31. The value used by the hardware is the one programmed, incremented\
          \ by 1, i.e. tBS1 = (DTSEG1 + 1) x tq."
        bitOffset: 8
        bitWidth: 5
        access: read-write
      - name: DBRP
        description: "Data bit rate prescaler\nThe value by which the oscillator frequency\
          \ is divided to generate the bit time quanta. The bit time is built up from\
          \ a multiple of this quanta. Valid values for the Baud Rate Prescaler are\
          \ 0 to 31. The hardware interpreters this value as the value programmed\
          \ plus 1."
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: TDC
        description: Transceiver delay compensation
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Transceiver delay compensation disabled
            value: 0
          - name: B_0x1
            description: Transceiver delay compensation enabled
            value: 1
  - name: FDCAN_TEST
    displayName: FDCAN_TEST
    description: FDCAN test register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBCK
        description: Loop back mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset value, Loop Back mode is disabled
            value: 0
          - name: B_0x1
            description: Loop Back mode is enabled (see Power down (Sleep mode))
            value: 1
      - name: TX
        description: Control of transmit pin
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset value, FDCANx_TX TX is controlled by the CAN core,
              updated at the end of the CAN bit time
            value: 0
          - name: B_0x1
            description: Sample point can be monitored at pin FDCANx_TX
            value: 1
          - name: B_0x2
            description: Dominant (0) level at pin FDCANx_TX
            value: 2
          - name: B_0x3
            description: Recessive (1) at pin FDCANx_TX
            value: 3
      - name: RX
        description: "Receive pin\nMonitors the actual value of pin FDCANx_RX"
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: The CAN bus is dominant (FDCANx_RX = 0)
            value: 0
          - name: B_0x1
            description: The CAN bus is recessive (FDCANx_RX = 1)
            value: 1
  - name: FDCAN_RWD
    displayName: FDCAN_RWD
    description: FDCAN RAM watchdog register
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WDC
        description: "Watchdog configuration\nStart value of the message RAM watchdog\
          \ counter. With the reset value of 00, the counter is disabled.\nThese are\
          \ protected write (P) bits, write access is possible only when the bit 1\
          \ [CCE] and bit 0 [INIT] of FDCAN_CCCR register are set to 1."
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: WDV
        description: "Watchdog value\nActual message RAM watchdog counter value."
        bitOffset: 8
        bitWidth: 8
        access: read-only
  - name: FDCAN_CCCR
    displayName: FDCAN_CCCR
    description: FDCAN CC control register
    addressOffset: 24
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: INIT
        description: Initialization
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation
            value: 0
          - name: B_0x1
            description: Initialization started
            value: 1
      - name: CCE
        description: Configuration change enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The CPU has no write access to the protected configuration
              registers.
            value: 0
          - name: B_0x1
            description: The CPU has write access to the protected configuration registers
              (while CCCR.INIT = 1).
            value: 1
      - name: ASM
        description: "ASM restricted operation mode\nThe restricted operation mode\
          \ is intended for applications that adapt themselves to different CAN bit\
          \ rates. The application tests different bit rates and leaves the Restricted\
          \ operation Mode after it has received a valid frame. In the optional Restricted\
          \ operation Mode the node is able to transmit and receive data and remote\
          \ frames and it gives acknowledge to valid frames, but it does not send\
          \ active error frames or overload frames. In case of an error condition\
          \ or overload condition, it does not send dominant bits, instead it waits\
          \ for the occurrence of bus idle condition to resynchronize itself to the\
          \ CAN communication. The error counters are not incremented. Bit ASM can\
          \ only be set by software when both CCE and INIT are set to 1. The bit can\
          \ be reset by the software at any time."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal CAN operation
            value: 0
          - name: B_0x1
            description: Restricted operation Mode active
            value: 1
      - name: CSA
        description: Clock stop acknowledge
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No clock stop acknowledged
            value: 0
          - name: B_0x1
            description: FDCAN may be set in power down by stopping APB clock and
              kernel clock.
            value: 1
      - name: CSR
        description: Clock stop request
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No clock stop requested
            value: 0
          - name: B_0x1
            description: Clock stop requested. When clock stop is requested, first
              INIT and then CSA is set after all pending transfer requests have been
              completed and the CAN bus reached idle.
            value: 1
      - name: MON
        description: "Bus monitoring mode\nBit MON can only be set by software when\
          \ both CCE and INIT are set to 1. The bit can be reset by the Host at any\
          \ time."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bus monitoring mode disabled
            value: 0
          - name: B_0x1
            description: Bus monitoring mode enabled
            value: 1
      - name: DAR
        description: Disable automatic retransmission
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Automatic retransmission of messages not transmitted successfully
              enabled
            value: 0
          - name: B_0x1
            description: Automatic retransmission disabled
            value: 1
      - name: TEST
        description: Test mode enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation, register TEST holds reset values
            value: 0
          - name: B_0x1
            description: Test Mode, write access to register TEST enabled
            value: 1
      - name: FDOE
        description: FD operation enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FD operation disabled
            value: 0
          - name: B_0x1
            description: FD operation enabled
            value: 1
      - name: BRSE
        description: FDCAN bit rate switching
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bit rate switching for transmissions disabled
            value: 0
          - name: B_0x1
            description: Bit rate switching for transmissions enabled
            value: 1
      - name: PXHD
        description: Protocol exception handling disable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Protocol exception handling enabled
            value: 0
          - name: B_0x1
            description: Protocol exception handling disabled
            value: 1
      - name: EFBI
        description: Edge filtering during bus integration
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Edge filtering disabled
            value: 0
          - name: B_0x1
            description: Two consecutive dominant tq required to detect an edge for
              hard synchronization
            value: 1
      - name: TXP
        description: If this bit is set, the FDCAN pauses for two CAN bit times before
          starting the next transmission after successfully transmitting a frame.
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: NISO
        description: "Non ISO operation\nIf this bit is set, the FDCAN uses the CAN\
          \ FD frame format as specified by the Bosch CAN FD Specification V1.0."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CAN FD frame format according to ISO11898-1
            value: 0
          - name: B_0x1
            description: CAN FD frame format according to Bosch CAN FD Specification
              V1.0
            value: 1
  - name: FDCAN_NBTP
    displayName: FDCAN_NBTP
    description: FDCAN nominal bit timing and prescaler register
    addressOffset: 28
    size: 32
    resetValue: 100665859
    resetMask: 4294967295
    fields:
      - name: NTSEG2
        description: "Nominal time segment after sample point\nValid values are 0\
          \ to 127. The actual interpretation by the hardware of this value is such\
          \ that one more than the programmed value is used."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: NTSEG1
        description: "Nominal time segment before sample point\nValid values are 0\
          \ to 255. The actual interpretation by the hardware of this value is such\
          \ that one more than the programmed value is used.\nThese are protected\
          \ write (P) bits, write access is possible only when the bit 1 [CCE] and\
          \ bit 0 [INIT] of CCCR register are set to 1."
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: NBRP
        description: "Bit rate prescaler\nValue by which the oscillator frequency\
          \ is divided for generating the bit time quanta. The bit time is built up\
          \ from a multiple of this quanta. Valid values are 0 to 511. The actual\
          \ interpretation by the hardware of this value is such that one more than\
          \ the value programmed here is used.\nThese are protected write (P) bits,\
          \ write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of\
          \ CCCR register are set to 1."
        bitOffset: 16
        bitWidth: 9
        access: read-write
      - name: NSJW
        description: "Nominal (re)synchronization jump width\nValid values are 0 to\
          \ 127. The actual interpretation by the hardware of this value is such that\
          \ the used value is the one programmed incremented by one.\nThese are protected\
          \ write (P) bits, write access is possible only when the bit 1 [CCE] and\
          \ bit 0 [INIT] of CCCR register are set to 1."
        bitOffset: 25
        bitWidth: 7
        access: read-write
  - name: FDCAN_TSCC
    displayName: FDCAN_TSCC
    description: FDCAN timestamp counter configuration register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSS
        description: "Timestamp select\nThese are protected write (P) bits, write\
          \ access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR\
          \ register are set to 1."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Timestamp counter value always 0x0000
            value: 0
          - name: B_0x1
            description: Timestamp counter value incremented according to TCP
            value: 1
          - name: B_0x2
            description: External timestamp counter from TIM3 value (tim3_cnt[0:15])
            value: 2
          - name: B_0x3
            description: Same as 00.
            value: 3
      - name: TCP
        description: "Timestamp counter prescaler\nConfigures the timestamp and timeout\
          \ counters time unit in multiples of CAN bit times\n."
        bitOffset: 16
        bitWidth: 4
        access: read-write
  - name: FDCAN_TSCV
    displayName: FDCAN_TSCV
    description: FDCAN timestamp counter value register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSC
        description: "Timestamp counter\nThe internal/external timestamp counter value\
          \ is captured on start of frame (both Rx and Tx)."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: FDCAN_TOCC
    displayName: FDCAN_TOCC
    description: FDCAN timeout counter configuration register
    addressOffset: 40
    size: 32
    resetValue: 4294901760
    resetMask: 4294967295
    fields:
      - name: ETOC
        description: "Timeout counter enable\nThis is a protected write (P) bit, write\
          \ access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR\
          \ register are set to 1."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Timeout counter disabled
            value: 0
          - name: B_0x1
            description: Timeout counter enabled
            value: 1
      - name: TOS
        description: "Timeout select\nWhen operating in Continuous mode, a write to\
          \ TOCV presets the counter to the value configured by TOCC[TOP] and continues\
          \ down-counting. When the timeout counter is controlled by one of the FIFOs,\
          \ an empty FIFO presets the counter to the value configured by TOCC[TOP].\
          \ Down-counting is started when the first FIFO element is stored.\nThese\
          \ are protected write (P) bits, write access is possible only when the bit\
          \ 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1."
        bitOffset: 1
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Continuous operation
            value: 0
          - name: B_0x1
            description: Timeout controlled by Tx event FIFO
            value: 1
          - name: B_0x2
            description: Timeout controlled by Rx FIFO 0
            value: 2
          - name: B_0x3
            description: Timeout controlled by Rx FIFO 1
            value: 3
      - name: TOP
        description: "Timeout period\nStart value of the timeout counter (down-counter).\
          \ Configures the timeout period."
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: FDCAN_TOCV
    displayName: FDCAN_TOCV
    description: FDCAN timeout counter value register
    addressOffset: 44
    size: 32
    resetValue: 65535
    resetMask: 4294967295
    fields:
      - name: TOC
        description: "Timeout counter\nThe timeout counter is decremented in multiples\
          \ of CAN bit times depending on the configuration of TSCC.TCP. When decremented\
          \ to 0, interrupt flag IR.TOO is set and the timeout counter is stopped.\
          \ Start and reset/restart conditions are configured via TOCC.TOS."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: FDCAN_ECR
    displayName: FDCAN_ECR
    description: FDCAN error counter register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TEC
        description: "Transmit error counter\nActual state of the transmit error counter,\
          \ values between 0 and 255.\nWhen CCCR.ASM is set, the CAN protocol controller\
          \ does not increment TEC and REC when a CAN protocol error is detected,\
          \ but CEL is still incremented."
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: REC
        description: "Receive error counter\nActual state of the receive error counter,\
          \ values between 0 and 127."
        bitOffset: 8
        bitWidth: 7
        access: read-only
      - name: RP
        description: Receive error passive
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: The receive error counter is below the error passive level
              of 128.
            value: 0
          - name: B_0x1
            description: The receive error counter has reached the error passive level
              of 128.
            value: 1
      - name: CEL
        description: "CAN error logging\nThe counter is incremented each time when\
          \ a CAN protocol error causes the transmit error counter or the receive\
          \ error counter to be incremented. It is reset by read access to CEL. The\
          \ counter stops at 0xFF; the next increment of TEC or REC sets interrupt\
          \ flag IR[ELO].\nAccess type is RX: reset on read."
        bitOffset: 16
        bitWidth: 8
        access: read-write
  - name: FDCAN_PSR
    displayName: FDCAN_PSR
    description: FDCAN protocol status register
    addressOffset: 68
    size: 32
    resetValue: 1799
    resetMask: 4294967295
    fields:
      - name: LEC
        description: "Last error code\nThe LEC indicates the type of the last error\
          \ to occur on the CAN bus. This field is cleared to 0 when a message has\
          \ been transferred (reception or transmission) without error.\nAccess type\
          \ is RS: set on read."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'No Error: No error occurred since LEC has been reset by
              successful reception or transmission.'
            value: 0
          - name: B_0x1
            description: 'Stuff Error: More than 5 equal bits in a sequence have occurred
              in a part of a received message where this is not allowed.'
            value: 1
          - name: B_0x2
            description: 'Form Error: A fixed format part of a received frame has
              the wrong format.'
            value: 2
          - name: B_0x3
            description: 'AckError: The message transmitted by the FDCAN was not acknowledged
              by another node.'
            value: 3
          - name: B_0x4
            description: 'Bit1Error: During the transmission of a message (with the
              exception of the arbitration field), the device wanted to send a recessive
              level (bit of logical value 1), but the monitored bus value was dominant.'
            value: 4
          - name: B_0x5
            description: 'Bit0Error: During the transmission of a message (or acknowledge
              bit, or active error flag, or overload flag), the device wanted to send
              a dominant level (data or identifier bit logical value 0), but the monitored
              bus value was recessive. During Bus_Off recovery this status is set
              each time a sequence of 11 recessive bits has been monitored. This enables
              the CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating
              the bus is not stuck at dominant or continuously disturbed).'
            value: 5
          - name: B_0x6
            description: 'CRCError: The CRC check sum of a received message was incorrect.
              The CRC of an incoming message does not match with the CRC calculated
              from the received data.'
            value: 6
          - name: B_0x7
            description: "NoChange: Any read access to the Protocol status register\
              \ re-initializes the LEC to '7'. When the LEC shows the value '7', no\
              \ CAN bus event was detected since the last CPU read access to the Protocol\
              \ status register."
            value: 7
      - name: ACT
        description: "Activity\nMonitors the module's CAN communication state."
        bitOffset: 3
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 'Synchronizing: node is synchronizing on CAN communication.'
            value: 0
          - name: B_0x1
            description: 'Idle: node is neither receiver nor transmitter.'
            value: 1
          - name: B_0x2
            description: 'Receiver: node is operating as receiver.'
            value: 2
          - name: B_0x3
            description: 'Transmitter: node is operating as transmitter.'
            value: 3
      - name: EP
        description: Error passive
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: The FDCAN is in the Error_Active state. It normally takes
              part in bus communication and sends an active error flag when an error
              has been detected.
            value: 0
          - name: B_0x1
            description: The FDCAN is in the Error_Passive state.
            value: 1
      - name: EW
        description: Warning Sstatus
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Both error counters are below the Error_Warning limit of
              96.
            value: 0
          - name: B_0x1
            description: At least one of error counter has reached the Error_Warning
              limit of 96.
            value: 1
      - name: BO
        description: Bus_Off status
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: The FDCAN is not Bus_Off.
            value: 0
          - name: B_0x1
            description: The FDCAN is in Bus_Off state.
            value: 1
      - name: DLEC
        description: "Data last error code\nType of last error that occurred in the\
          \ data phase of a FDCAN format frame with its BRS flag set. Coding is the\
          \ same as for LEC. This field is cleared to 0 when a FDCAN format frame\
          \ with its BRS flag set has been transferred (reception or transmission)\
          \ without error.\nAccess type is RS: set on read."
        bitOffset: 8
        bitWidth: 3
        access: read-write
      - name: RESI
        description: "ESI flag of last received FDCAN message\nThis bit is set together\
          \ with REDL, independent of acceptance filtering.\nAccess type is RX: reset\
          \ on read."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Last received FDCAN message did not have its ESI flag set.
            value: 0
          - name: B_0x1
            description: Last received FDCAN message had its ESI flag set.
            value: 1
      - name: RBRS
        description: "BRS flag of last received FDCAN message\nThis bit is set together\
          \ with REDL, independent of acceptance filtering.\nAccess type is RX: reset\
          \ on read."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Last received FDCAN message did not have its BRS flag set.
            value: 0
          - name: B_0x1
            description: Last received FDCAN message had its BRS flag set.
            value: 1
      - name: REDL
        description: "Received FDCAN message\nThis bit is set independent of acceptance\
          \ filtering.\nAccess type is RX: reset on read."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Since this bit was reset by the CPU, no FDCAN message has
              been received.
            value: 0
          - name: B_0x1
            description: Message in FDCAN format with EDL flag set has been received.
            value: 1
      - name: PXE
        description: Protocol exception event
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No protocol exception event occurred since last read access
            value: 0
          - name: B_0x1
            description: Protocol exception event occurred
            value: 1
      - name: TDCV
        description: "Transmitter delay compensation value\nPosition of the secondary\
          \ sample point, defined by the sum of the measured delay from FDCAN_TX to\
          \ FDCAN_RX and TDCR.TDCO. The SSP position is, in the data phase, the number\
          \ of minimum time quanta (mtq) between the start of the transmitted bit\
          \ and the secondary sample point. Valid values are 0 to 127 mtq."
        bitOffset: 16
        bitWidth: 7
        access: read-only
  - name: FDCAN_TDCR
    displayName: FDCAN_TDCR
    description: FDCAN transmitter delay compensation register
    addressOffset: 72
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDCF
        description: "Transmitter delay compensation filter window length\nDefines\
          \ the minimum value for the SSP position, dominant edges on FDCAN_RX that\
          \ would result in an earlier SSP position are ignored for transmitter delay\
          \ measurements.\nThese are protected write (P) bits, which means that write\
          \ access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT]\
          \ of CCCR register are set to 1."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: TDCO
        description: "Transmitter delay compensation offset\nOffset value defining\
          \ the distance between the measured delay from FDCAN_TX to FDCAN_RX and\
          \ the secondary sample point. Valid values are 0 to 127 mtq.\nThese are\
          \ protected write (P) bits, which means that write access by the bits is\
          \ possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are\
          \ set to 1."
        bitOffset: 8
        bitWidth: 7
        access: read-write
  - name: FDCAN_IR
    displayName: FDCAN_IR
    description: FDCAN interrupt register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RF0N
        description: Rx FIFO 0 new message
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No new message written to Rx FIFO 0
            value: 0
          - name: B_0x1
            description: New message written to Rx FIFO 0
            value: 1
      - name: RF0F
        description: Rx FIFO 0 full
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Rx FIFO 0 not full
            value: 0
          - name: B_0x1
            description: Rx FIFO 0 full
            value: 1
      - name: RF0L
        description: Rx FIFO 0 message lost
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No Rx FIFO 0 message lost
            value: 0
          - name: B_0x1
            description: Rx FIFO 0 message lost
            value: 1
      - name: RF1N
        description: Rx FIFO 1 new message
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No new message written to Rx FIFO 1
            value: 0
          - name: B_0x1
            description: New message written to Rx FIFO 1
            value: 1
      - name: RF1F
        description: Rx FIFO 1 full
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Rx FIFO 1 not full
            value: 0
          - name: B_0x1
            description: Rx FIFO 1 full
            value: 1
      - name: RF1L
        description: Rx FIFO 1 message lost
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No Rx FIFO 1 message lost
            value: 0
          - name: B_0x1
            description: Rx FIFO 1 message lost
            value: 1
      - name: HPM
        description: High-priority message
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No high-priority message received
            value: 0
          - name: B_0x1
            description: High-priority message received
            value: 1
      - name: TC
        description: Transmission completed
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No transmission completed
            value: 0
          - name: B_0x1
            description: Transmission completed
            value: 1
      - name: TCF
        description: Transmission cancellation finished
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No transmission cancellation finished
            value: 0
          - name: B_0x1
            description: Transmission cancellation finished
            value: 1
      - name: TFE
        description: Tx FIFO empty
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Tx FIFO non-empty
            value: 0
          - name: B_0x1
            description: Tx FIFO empty
            value: 1
      - name: TEFN
        description: Tx event FIFO New Entry
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Tx event FIFO unchanged
            value: 0
          - name: B_0x1
            description: Tx handler wrote Tx event FIFO element.
            value: 1
      - name: TEFF
        description: Tx event FIFO full
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Tx event FIFO Not full
            value: 0
          - name: B_0x1
            description: Tx event FIFO full
            value: 1
      - name: TEFL
        description: Tx event FIFO element lost
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No Tx event FIFO element lost
            value: 0
          - name: B_0x1
            description: Tx event FIFO element lost
            value: 1
      - name: TSW
        description: Timestamp wraparound
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No timestamp counter wrap-around
            value: 0
          - name: B_0x1
            description: Timestamp counter wrapped around
            value: 1
      - name: MRAF
        description: "Message RAM access failure\nThe flag is set when the Rx handler:\n\
          has not completed acceptance filtering or storage of an accepted message\
          \ until the arbitration field of the following message has been received.\
          \ In this case acceptance filtering or message storage is aborted and the\
          \ Rx handler starts processing of the following message.\nwas unable to\
          \ write a message to the message RAM. In this case message storage is aborted.\n\
          In both cases the FIFO put index is not updated. The partly stored message\
          \ is overwritten when the next message is stored to this location.\nThe\
          \ flag is also set when the Tx Handler was not able to read a message from\
          \ the Message RAM in time. In this case message transmission is aborted.\
          \ In case of a Tx Handler access failure the FDCAN is switched into Restricted\
          \ operation Mode (see mode). To leave Restricted operation Mode, the Host\
          \ CPU has to reset CCCR.ASM."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No Message RAM access failure occurred
            value: 0
          - name: B_0x1
            description: Message RAM access failure occurred
            value: 1
      - name: TOO
        description: Timeout occurred
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No timeout
            value: 0
          - name: B_0x1
            description: Timeout reached
            value: 1
      - name: ELO
        description: Error logging overflow
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CAN error logging counter did not overflow.
            value: 0
          - name: B_0x1
            description: Overflow of CAN error logging counter occurred.
            value: 1
      - name: EP
        description: Error passive
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Error_Passive status unchanged
            value: 0
          - name: B_0x1
            description: Error_Passive status changed
            value: 1
      - name: EW
        description: Warning status
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Error_Warning status unchanged
            value: 0
          - name: B_0x1
            description: Error_Warning status changed
            value: 1
      - name: BO
        description: Bus_Off status
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bus_Off status unchanged
            value: 0
          - name: B_0x1
            description: Bus_Off status changed
            value: 1
      - name: WDI
        description: Watchdog interrupt
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No message RAM watchdog event occurred
            value: 0
          - name: B_0x1
            description: Message RAM watchdog event due to missing READY
            value: 1
      - name: PEA
        description: Protocol error in arbitration phase (nominal bit time is used)
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No protocol error in arbitration phase
            value: 0
          - name: B_0x1
            description: Protocol error in arbitration phase detected (PSR.LEC different
              from 0,7)
            value: 1
      - name: PED
        description: Protocol error in data phase (data bit time is used)
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No protocol error in data phase
            value: 0
          - name: B_0x1
            description: Protocol error in data phase detected (PSR.DLEC different
              from 0,7)
            value: 1
      - name: ARA
        description: Access to reserved address
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No access to reserved address occurred
            value: 0
          - name: B_0x1
            description: Access to reserved address occurred
            value: 1
  - name: FDCAN_IE
    displayName: FDCAN_IE
    description: FDCAN interrupt enable register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RF0NE
        description: Rx FIFO 0 new message interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: RF0FE
        description: Rx FIFO 0 full interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: RF0LE
        description: Rx FIFO 0 message lost interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: RF1NE
        description: Rx FIFO 1 new message interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: RF1FE
        description: Rx FIFO 1 full interrupt enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: RF1LE
        description: Rx FIFO 1 message lost interrupt enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: HPME
        description: High-priority message interrupt enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: TCE
        description: Transmission completed interrupt enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: TCFE
        description: Transmission cancellation finished interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: TFEE
        description: Tx FIFO empty interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: TEFNE
        description: Tx event FIFO new entry interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: TEFFE
        description: Tx event FIFO full interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: TEFLE
        description: Tx event FIFO element lost interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: TSWE
        description: Timestamp wraparound interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: MRAFE
        description: Message RAM access failure interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: TOOE
        description: Timeout occurred interrupt enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: ELOE
        description: Error logging overflow interrupt enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: EPE
        description: Error passive interrupt enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: EWE
        description: Warning status interrupt enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: BOE
        description: Bus_Off status
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: WDIE
        description: Watchdog interrupt enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: PEAE
        description: Protocol error in arbitration phase enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: PEDE
        description: Protocol error in data phase enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: ARAE
        description: Access to reserved address enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
  - name: FDCAN_ILS
    displayName: FDCAN_ILS
    description: FDCAN interrupt line select register
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RxFIFO0
        description: "RX FIFO bit grouping the following interruption\nRF0LL: Rx FIFO\
          \ 0 message lost interrupt line\nRF0FL: Rx FIFO 0 full interrupt line\n\
          RF0NL: Rx FIFO 0 new message interrupt line"
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: RxFIFO1
        description: "RX FIFO bit grouping the following interruption\nRF1LL: Rx FIFO\
          \ 1 message lost interrupt line\nRF1FL: Rx FIFO 1 full Interrupt line\n\
          RF1NL: Rx FIFO 1 new message interrupt line"
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SMSG
        description: "Status message bit grouping the following interruption\nTCFL:\
          \ Transmission cancellation finished interrupt line\nTCL: Transmission completed\
          \ interrupt line\nHPML: High-priority message interrupt line"
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: TFERR
        description: "Tx FIFO ERROR grouping the following interruption\nTEFLL: Tx\
          \ event FIFO element lost interrupt line\nTEFFL: Tx event FIFO full interrupt\
          \ line\nTEFNL: Tx event FIFO new entry interrupt line\nTFEL: Tx FIFO empty\
          \ interrupt line"
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: MISC
        description: "Interrupt regrouping the following interruption\nTOOL: Timeout\
          \ occurred interrupt line\nMRAFL: Message RAM access failure interrupt line\n\
          TSWL: Timestamp wraparound interrupt line"
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: BERR
        description: "Bit and line error grouping the following interruption\nEPL\
          \ Error passive interrupt line\nELOL: Error logging overflow interrupt line"
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PERR
        description: "Protocol error grouping the following interruption\nARAL: Access\
          \ to reserved address line\nPEDL: Protocol error in data phase line\nPEAL:\
          \ Protocol error in arbitration phase line\nWDIL: Watchdog interrupt line\n\
          BOL: Bus_Off status\nEWL: Warning status interrupt line"
        bitOffset: 6
        bitWidth: 1
        access: read-write
  - name: FDCAN_ILE
    displayName: FDCAN_ILE
    description: FDCAN interrupt line enable register
    addressOffset: 92
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EINT0
        description: Enable interrupt line 0
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt line fdcan_intr1_it disabled
            value: 0
          - name: B_0x1
            description: Interrupt line fdcan_intr1_it enabled
            value: 1
      - name: EINT1
        description: Enable interrupt line 1
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt line fdcan_intr0_it disabled
            value: 0
          - name: B_0x1
            description: Interrupt line fdcan_intr0_it enabled
            value: 1
  - name: FDCAN_RXGFC
    displayName: FDCAN_RXGFC
    description: FDCAN global filter configuration register
    addressOffset: 128
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RRFE
        description: "Reject remote frames extended\nThese are protected write (P)\
          \ bits, which means that write access by the bits is possible only when\
          \ the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Filter remote frames with 29-bit standard IDs
            value: 0
          - name: B_0x1
            description: Reject all remote frames with 29-bit standard IDs
            value: 1
      - name: RRFS
        description: "Reject remote frames standard\nThese are protected write (P)\
          \ bits, which means that write access by the bits is possible only when\
          \ the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Filter remote frames with 11-bit standard IDs
            value: 0
          - name: B_0x1
            description: Reject all remote frames with 11-bit standard IDs
            value: 1
      - name: ANFE
        description: "Accept non-matching frames extended\nDefines how received messages\
          \ with 29-bit IDs that do not match any element of the filter list are treated.\n\
          These are protected write (P) bits, which means that write access by the\
          \ bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register\
          \ are set to 1."
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Accept in Rx FIFO 0
            value: 0
          - name: B_0x1
            description: Accept in Rx FIFO 1
            value: 1
          - name: B_0x2
            description: Reject
            value: 2
          - name: B_0x3
            description: Reject
            value: 3
      - name: ANFS
        description: "Accept Non-matching frames standard\nDefines how received messages\
          \ with 11-bit IDs that do not match any element of the filter list are treated.\n\
          These are protected write (P) bits, which means that write access by the\
          \ bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register\
          \ are set to 1."
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Accept in Rx FIFO 0
            value: 0
          - name: B_0x1
            description: Accept in Rx FIFO 1
            value: 1
          - name: B_0x2
            description: Reject
            value: 2
          - name: B_0x3
            description: Reject
            value: 3
      - name: F1OM
        description: "FIFO 1 operation mode (overwrite or blocking)\nThis is a protected\
          \ write (P) bits, which means that write access by the bits is possible\
          \ only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to\
          \ 1."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: F0OM
        description: "FIFO 0 operation mode (overwrite or blocking)\nThis is protected\
          \ write (P) bits, which means that write access by the bits is possible\
          \ only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to\
          \ 1."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: LSS
        description: "List size standard\n28: Values greater than 28 are interpreted\
          \ as 28.\nThese are protected write (P) bits, which means that write access\
          \ by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of\
          \ CCCR register are set to 1."
        bitOffset: 16
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No standard message ID filter
            value: 0
          - name: B_0x1
            description: Number of standard message ID filter elements
            value: 1
          - name: B_0x2
            description: Number of standard message ID filter elements
            value: 2
          - name: B_0x3
            description: Number of standard message ID filter elements
            value: 3
          - name: B_0x4
            description: Number of standard message ID filter elements
            value: 4
          - name: B_0x5
            description: Number of standard message ID filter elements
            value: 5
          - name: B_0x6
            description: Number of standard message ID filter elements
            value: 6
          - name: B_0x7
            description: Number of standard message ID filter elements
            value: 7
          - name: B_0x8
            description: Number of standard message ID filter elements
            value: 8
          - name: B_0x9
            description: Number of standard message ID filter elements
            value: 9
          - name: B_0xa
            description: Number of standard message ID filter elements
            value: 10
          - name: B_0xb
            description: Number of standard message ID filter elements
            value: 11
          - name: B_0xc
            description: Number of standard message ID filter elements
            value: 12
          - name: B_0xd
            description: Number of standard message ID filter elements
            value: 13
          - name: B_0xe
            description: Number of standard message ID filter elements
            value: 14
          - name: B_0xf
            description: Number of standard message ID filter elements
            value: 15
          - name: B_0x10
            description: Number of standard message ID filter elements
            value: 16
          - name: B_0x11
            description: Number of standard message ID filter elements
            value: 17
          - name: B_0x12
            description: Number of standard message ID filter elements
            value: 18
          - name: B_0x13
            description: Number of standard message ID filter elements
            value: 19
          - name: B_0x14
            description: Number of standard message ID filter elements
            value: 20
          - name: B_0x15
            description: Number of standard message ID filter elements
            value: 21
          - name: B_0x16
            description: Number of standard message ID filter elements
            value: 22
          - name: B_0x17
            description: Number of standard message ID filter elements
            value: 23
          - name: B_0x18
            description: Number of standard message ID filter elements
            value: 24
          - name: B_0x19
            description: Number of standard message ID filter elements
            value: 25
          - name: B_0x1a
            description: Number of standard message ID filter elements
            value: 26
          - name: B_0x1b
            description: Number of standard message ID filter elements
            value: 27
          - name: B_0x1c
            description: Number of standard message ID filter elements
            value: 28
      - name: LSE
        description: "List size extended\n8: Values greater than 8 are interpreted\
          \ as 8.\nThese are protected write (P) bits, which means that write access\
          \ by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of\
          \ CCCR register are set to 1."
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No extended message ID filter
            value: 0
          - name: B_0x1
            description: Number of extended message ID filter elements
            value: 1
          - name: B_0x2
            description: Number of extended message ID filter elements
            value: 2
          - name: B_0x3
            description: Number of extended message ID filter elements
            value: 3
          - name: B_0x4
            description: Number of extended message ID filter elements
            value: 4
          - name: B_0x5
            description: Number of extended message ID filter elements
            value: 5
          - name: B_0x6
            description: Number of extended message ID filter elements
            value: 6
          - name: B_0x7
            description: Number of extended message ID filter elements
            value: 7
          - name: B_0x8
            description: Number of extended message ID filter elements
            value: 8
  - name: FDCAN_XIDAM
    displayName: FDCAN_XIDAM
    description: FDCAN extended ID and mask register
    addressOffset: 132
    size: 32
    resetValue: 536870911
    resetMask: 4294967295
    fields:
      - name: EIDM
        description: "Extended ID mask\nFor acceptance filtering of extended frames\
          \ the Extended ID AND Mask is AND-ed with the Message ID of a received frame.\
          \ Intended for masking of 29-bit IDs in SAE J1939. With the reset value\
          \ of all bits set to 1 the mask is not active.\nThese are protected write\
          \ (P) bits, which means that write access by the bits is possible only when\
          \ the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1."
        bitOffset: 0
        bitWidth: 29
        access: read-write
  - name: FDCAN_HPMS
    displayName: FDCAN_HPMS
    description: FDCAN high-priority message status register
    addressOffset: 136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BIDX
        description: "Buffer index\nIndex of Rx FIFO element to which the message\
          \ was stored. Only valid when MSI[1] = 1."
        bitOffset: 0
        bitWidth: 3
        access: read-only
      - name: MSI
        description: Message storage indicator
        bitOffset: 6
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No FIFO selected
            value: 0
          - name: B_0x1
            description: FIFO overrun
            value: 1
          - name: B_0x2
            description: Message stored in FIFO 0
            value: 2
          - name: B_0x3
            description: Message stored in FIFO 1
            value: 3
      - name: FIDX
        description: "Filter index\nIndex of matching filter element. Range is 0 to\
          \ RXGFC[LSS] - 1 or RXGFC[LSE] - 1."
        bitOffset: 8
        bitWidth: 5
        access: read-only
      - name: FLST
        description: "Filter list\nIndicates the filter list of the matching filter\
          \ element."
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Standard filter list
            value: 0
          - name: B_0x1
            description: Extended filter list
            value: 1
  - name: FDCAN_RXF0S
    displayName: FDCAN_RXF0S
    description: FDCAN Rx FIFO 0 status register
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: F0FL
        description: "Rx FIFO 0 fill level\nNumber of elements stored in Rx FIFO 0,\
          \ range 0 to 3."
        bitOffset: 0
        bitWidth: 4
        access: read-only
      - name: F0GI
        description: "Rx FIFO 0 get index\nRx FIFO 0 read index pointer, range 0 to\
          \ 2."
        bitOffset: 8
        bitWidth: 2
        access: read-only
      - name: F0PI
        description: "Rx FIFO 0 put index\nRx FIFO 0 write index pointer, range 0\
          \ to 2."
        bitOffset: 16
        bitWidth: 2
        access: read-only
      - name: F0F
        description: Rx FIFO 0 full
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Rx FIFO 0 not full
            value: 0
          - name: B_0x1
            description: Rx FIFO 0 full
            value: 1
      - name: RF0L
        description: "Rx FIFO 0 message lost\nThis bit is a copy of interrupt flag\
          \ IR[RF0L]. When IR[RF0L] is reset, this bit is also reset."
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No Rx FIFO 0 message lost
            value: 0
          - name: B_0x1
            description: Rx FIFO 0 message lost, also set after write attempt to Rx
              FIFO 0 of size 0
            value: 1
  - name: FDCAN_RXF0A
    displayName: FDCAN_RXF0A
    description: CAN Rx FIFO 0 acknowledge register
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: F0AI
        description: "Rx FIFO 0 acknowledge index\nAfter the Host has read a message\
          \ or a sequence of messages from Rx FIFO 0 it has to write the buffer index\
          \ of the last element read from Rx FIFO 0 to F0AI. This sets the Rx FIFO\
          \ 0 get index RXF0S[F0GI] to F0AI + 1 and update the FIFO 0 fill level RXF0S[F0FL]."
        bitOffset: 0
        bitWidth: 3
        access: read-write
  - name: FDCAN_RXF1S
    displayName: FDCAN_RXF1S
    description: FDCAN Rx FIFO 1 status register
    addressOffset: 152
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: F1FL
        description: "Rx FIFO 1 fill level\nNumber of elements stored in Rx FIFO 1,\
          \ range 0 to 3."
        bitOffset: 0
        bitWidth: 4
        access: read-only
      - name: F1GI
        description: "Rx FIFO 1 get index\nRx FIFO 1 read index pointer, range 0 to\
          \ 2."
        bitOffset: 8
        bitWidth: 2
        access: read-only
      - name: F1PI
        description: "Rx FIFO 1 put index\nRx FIFO 1 write index pointer, range 0\
          \ to 2."
        bitOffset: 16
        bitWidth: 2
        access: read-only
      - name: F1F
        description: Rx FIFO 1 full
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Rx FIFO 1 not full
            value: 0
          - name: B_0x1
            description: Rx FIFO 1 full
            value: 1
      - name: RF1L
        description: "Rx FIFO 1 message lost\nThis bit is a copy of interrupt flag\
          \ IR[RF1L]. When IR[RF1L] is reset, this bit is also reset."
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No Rx FIFO 1 message lost
            value: 0
          - name: B_0x1
            description: Rx FIFO 1 message lost, also set after write attempt to Rx
              FIFO 1 of size 0
            value: 1
  - name: FDCAN_RXF1A
    displayName: FDCAN_RXF1A
    description: FDCAN Rx FIFO 1 acknowledge register
    addressOffset: 156
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: F1AI
        description: "Rx FIFO 1 acknowledge index\nAfter the Host has read a message\
          \ or a sequence of messages from Rx FIFO 1 it has to write the buffer index\
          \ of the last element read from Rx FIFO 1 to F1AI. This sets the Rx FIFO\
          \ 1 get index RXF1S[F1GI] to F1AI + 1 and update the FIFO 1 Fill Level RXF1S[F1FL]."
        bitOffset: 0
        bitWidth: 3
        access: read-write
  - name: FDCAN_TXBC
    displayName: FDCAN_TXBC
    description: FDCAN Tx buffer configuration register
    addressOffset: 192
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TFQM
        description: "Tx FIFO/queue mode\nThis is a protected write (P) bit, which\
          \ means that write access by the bits is possible only when the bit 1 [CCE]\
          \ and bit 0 [INIT] of CCCR register are set to 1."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Tx FIFO operation
            value: 0
          - name: B_0x1
            description: Tx queue operation.
            value: 1
  - name: FDCAN_TXFQS
    displayName: FDCAN_TXFQS
    description: FDCAN Tx FIFO/queue status register
    addressOffset: 196
    size: 32
    resetValue: 3
    resetMask: 4294967295
    fields:
      - name: TFFL
        description: "Tx FIFO free level\nNumber of consecutive free Tx FIFO elements\
          \ starting from TFGI, range 0 to 3. Read as 0 when Tx queue operation is\
          \ configured (TXBC[TFQM] = 1)."
        bitOffset: 0
        bitWidth: 3
        access: read-only
      - name: TFGI
        description: "Tx FIFO get index\nTx FIFO read index pointer, range 0 to 3.\
          \ Read as 0 when Tx queue operation is configured (TXBC.TFQM = 1)"
        bitOffset: 8
        bitWidth: 2
        access: read-only
      - name: TFQPI
        description: "Tx FIFO/queue put index\nTx FIFO/queue write index pointer,\
          \ range 0 to 3"
        bitOffset: 16
        bitWidth: 2
        access: read-only
      - name: TFQF
        description: Tx FIFO/queue full
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Tx FIFO/queue not full
            value: 0
          - name: B_0x1
            description: Tx FIFO/queue full
            value: 1
  - name: FDCAN_TXBRP
    displayName: FDCAN_TXBRP
    description: FDCAN Tx buffer request pending register
    addressOffset: 200
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TRP
        description: "Transmission request pending\nEach Tx buffer has its own transmission\
          \ request pending bit. The bits are set via register TXBAR. The bits are\
          \ reset after a requested transmission has completed or has been canceled\
          \ via register TXBCR.\nAfter a TXBRP bit has been set, a Tx scan is started\
          \ to check for the pending Tx request with the highest priority (Tx buffer\
          \ with lowest Message ID).\nA cancellation request resets the corresponding\
          \ transmission request pending bit of register TXBRP. In case a transmission\
          \ has already been started when a cancellation is requested, this is done\
          \ at the end of the transmission, regardless whether the transmission was\
          \ successful or not. The cancellation request bits are reset directly after\
          \ the corresponding TXBRP bit has been reset.\nAfter a cancellation has\
          \ been requested, a finished cancellation is signaled via TXBCF\nafter successful\
          \ transmission together with the corresponding TXBTO bit\nwhen the transmission\
          \ has not yet been started at the point of cancellation\nwhen the transmission\
          \ has been aborted due to lost arbitration\nwhen an error occurred during\
          \ frame transmission\nIn DAR mode all transmissions are automatically canceled\
          \ if they are not successful. The corresponding TXBCF bit is set for all\
          \ unsuccessful transmissions."
        bitOffset: 0
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No transmission request pending
            value: 0
          - name: B_0x1
            description: Transmission request pending
            value: 1
  - name: FDCAN_TXBAR
    displayName: FDCAN_TXBAR
    description: FDCAN Tx buffer add request register
    addressOffset: 204
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AR
        description: "Add request\nEach Tx buffer has its own add request bit. Writing\
          \ a 1 sets the corresponding add request bit; writing a 0 has no impact.\
          \ This enables the Host to set transmission requests for multiple Tx buffers\
          \ with one write to TXBAR. When no Tx scan is running, the bits are reset\
          \ immediately, else the bits remain set until the Tx scan process has completed."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No transmission request added
            value: 0
          - name: B_0x1
            description: Transmission requested added.
            value: 1
  - name: FDCAN_TXBCR
    displayName: FDCAN_TXBCR
    description: FDCAN Tx buffer cancellation request register
    addressOffset: 208
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CR
        description: "Cancellation request\nEach Tx buffer has its own cancellation\
          \ request bit. Writing a 1 sets the corresponding CR bit; writing a 0 has\
          \ no impact.\nThis enables the Host to set cancellation requests for multiple\
          \ Tx buffers with one write to TXBCR. The bits remain set until the corresponding\
          \ TXBRP bit is reset."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No cancellation pending
            value: 0
          - name: B_0x1
            description: Cancellation pending
            value: 1
  - name: FDCAN_TXBTO
    displayName: FDCAN_TXBTO
    description: FDCAN Tx buffer transmission occurred register
    addressOffset: 212
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TO
        description: "Transmission occurred.\nEach Tx buffer has its own TO bit. The\
          \ bits are set when the corresponding TXBRP bit is cleared after a successful\
          \ transmission. The bits are reset when a new transmission is requested\
          \ by writing a 1 to the corresponding bit of register TXBAR."
        bitOffset: 0
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No transmission occurred
            value: 0
          - name: B_0x1
            description: Transmission occurred
            value: 1
  - name: FDCAN_TXBCF
    displayName: FDCAN_TXBCF
    description: FDCAN Tx buffer cancellation finished register
    addressOffset: 216
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CF
        description: "Cancellation finished\nEach Tx buffer has its own CF bit. The\
          \ bits are set when the corresponding TXBRP bit is cleared after a cancellation\
          \ was requested via TXBCR. In case the corresponding TXBRP bit was not set\
          \ at the point of cancellation, CF is set immediately. The bits are reset\
          \ when a new transmission is requested by writing a 1 to the corresponding\
          \ bit of register TXBAR."
        bitOffset: 0
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No transmit buffer cancellation
            value: 0
          - name: B_0x1
            description: Transmit buffer cancellation finished
            value: 1
  - name: FDCAN_TXBTIE
    displayName: FDCAN_TXBTIE
    description: FDCAN Tx buffer transmission interrupt enable register
    addressOffset: 220
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIE
        description: "Transmission interrupt enable\nEach Tx buffer has its own TIE\
          \ bit."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Transmission interrupt disabled
            value: 0
          - name: B_0x1
            description: Transmission interrupt enable
            value: 1
  - name: FDCAN_TXBCIE
    displayName: FDCAN_TXBCIE
    description: FDCAN Tx buffer cancellation finished interrupt enable register
    addressOffset: 224
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFIE
        description: "Cancellation finished interrupt enable.\nEach Tx buffer has\
          \ its own CFIE bit."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Cancellation finished interrupt disabled
            value: 0
          - name: B_0x1
            description: Cancellation finished interrupt enabled
            value: 1
  - name: FDCAN_TXEFS
    displayName: FDCAN_TXEFS
    description: FDCAN Tx event FIFO status register
    addressOffset: 228
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EFFL
        description: "Event FIFO fill level\nNumber of elements stored in Tx event\
          \ FIFO, range 0 to 3."
        bitOffset: 0
        bitWidth: 3
        access: read-only
      - name: EFGI
        description: "Event FIFO get index\nTx event FIFO read index pointer, range\
          \ 0 to 3."
        bitOffset: 8
        bitWidth: 2
        access: read-only
      - name: EFPI
        description: "Event FIFO put index\nTx event FIFO write index pointer, range\
          \ 0 to 3."
        bitOffset: 16
        bitWidth: 2
        access: read-only
      - name: EFF
        description: Event FIFO full
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Tx event FIFO not full
            value: 0
          - name: B_0x1
            description: Tx event FIFO full
            value: 1
      - name: TEFL
        description: "Tx event FIFO element lost\nThis bit is a copy of interrupt\
          \ flag IR[TEFL]. When IR[TEFL] is reset, this bit is also reset.\n0 No Tx\
          \ event FIFO element lost\n1 Tx event FIFO element lost, also set after\
          \ write attempt to Tx event FIFO of size 0."
        bitOffset: 25
        bitWidth: 1
        access: read-only
  - name: FDCAN_TXEFA
    displayName: FDCAN_TXEFA
    description: FDCAN Tx event FIFO acknowledge register
    addressOffset: 232
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EFAI
        description: "Event FIFO acknowledge index\nAfter the Host has read an element\
          \ or a sequence of elements from the Tx event FIFO, it has to write the\
          \ index of the last element read from Tx event FIFO to EFAI. This sets the\
          \ Tx event FIFO get index TXEFS[EFGI] to EFAI + 1 and updates the FIFO 0\
          \ fill level TXEFS[EFFL]."
        bitOffset: 0
        bitWidth: 2
        access: read-write
  - name: FDCAN_CKDIV
    displayName: FDCAN_CKDIV
    description: FDCAN CFG clock divider register
    addressOffset: 256
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PDIV
        description: "input clock divider\nThe APB clock could be divided prior to\
          \ be used by the CAN sub system. The rate must be computed using the divider\
          \ output clock.\nThese are protected write (P) bits, which means that write\
          \ access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT]\
          \ of CCCR register are set to 1."
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Divide by 1
            value: 0
          - name: B_0x1
            description: Divide by 2
            value: 1
          - name: B_0x2
            description: Divide by 4
            value: 2
          - name: B_0x3
            description: Divide by 6
            value: 3
          - name: B_0x4
            description: Divide by 8
            value: 4
          - name: B_0x5
            description: Divide by 10
            value: 5
          - name: B_0x6
            description: Divide by 12
            value: 6
          - name: B_0x7
            description: Divide by 14
            value: 7
          - name: B_0x8
            description: Divide by 16
            value: 8
          - name: B_0x9
            description: Divide by 18
            value: 9
          - name: B_0xA
            description: Divide by 20
            value: 10
          - name: B_0xB
            description: Divide by 22
            value: 11
          - name: B_0xC
            description: Divide by 24
            value: 12
          - name: B_0xD
            description: Divide by 26
            value: 13
          - name: B_0xE
            description: Divide by 28
            value: 14
          - name: B_0xF
            description: Divide by 30
            value: 15
interrupts:
  - name: FDCAN1_IT0
    description: FDCAN1 interrupt 0
  - name: FDCAN1_IT1
    description: FDCAN1 interrupt 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
