-- all messages logged in file C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/impl_1/reveal_error.log
-- Analyzing Verilog file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/impl_1/reveal_workspace/tmpreveal/eval_top_reveal_coretop.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/rtl/lpddr4_core.sv' (VERI-1482)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/rtl/lpddr4_core.sv(0): WARNING: generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/rtl/lpddr4_core.sv(0): WARNING: parameter '**' declared inside generate block shall be treated as localparam (VERI-2023)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/rtl/lpddr4_core.sv(0): WARNING: literal value truncated to fit in ** bits (VERI-1208)
-- Analyzing Verilog file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-1482)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(63): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/kitcar.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(63): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(65): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/ahbl0.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(65): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(66): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/ahbl2apb0.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(66): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(67): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/lscc_traffic_gen_csr.sv' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(67): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(68): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/lscc_lfsr.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(68): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(69): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/lscc_ahb_master.sv' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(69): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(70): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/lscc_ahbl_traffic_gen.sv' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(70): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(71): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/ahbl_tragen.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(71): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(72): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/apb0.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(72): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(73): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/cpu0.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(73): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(74): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/gpio0.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(74): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(75): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/lscc_osc.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(75): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(76): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/memc_apb.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(76): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(77): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/osc0.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(77): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(78): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/lscc_ram_dp_true.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(78): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(79): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/sysmem0.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/sysmem0.v(5031): WARNING: generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(79): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(80): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/sysmem0_sim.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(80): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(81): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/uart0.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/uart0.v(2433): WARNING: generate block is allowed only inside loop and conditional generate in SystemVerilog mode (VERI-2365)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(81): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(82): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/memc_traffic_gen.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(82): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(84): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/lscc_dummy_model_lfsr.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(84): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(85): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/lscc_axi_master_dummy.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/lscc_axi_master_dummy.v(58): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/lscc_dummy_model_lfsr.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/lscc_axi_master_dummy.v(58): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/lscc_axi_master_dummy.v' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/lscc_axi_master_dummy.v(117): WARNING: parameter 'AXI_WR_CTRL_WIDTH' becomes localparam in 'lscc_axi_master_dummy' with formal parameter declaration list (VERI-1199)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/lscc_axi_master_dummy.v(118): WARNING: parameter 'AXI_RD_CTRL_WIDTH' becomes localparam in 'lscc_axi_master_dummy' with formal parameter declaration list (VERI-1199)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(85): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(87): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/axi_bridge/axi_if.sv' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(87): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(88): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/axi_bridge/bus2sch_if.sv' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(88): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(89): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/axi_bridge/rd_rtrn_rsp_if.sv' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(89): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(90): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/axi_bridge/lpddr4_mc_axi_iface_top.sv' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(90): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(91): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/axi_bridge/lpddr4_mc_axi_slv_rd.sv' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(91): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(92): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/axi_bridge/lpddr4_mc_axi_slv_wr.sv' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(92): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(93): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/axi_bridge/lscc_fifo.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(93): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(94): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/axi_bridge/lpddr4_mc_bus_rd_fifo.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(94): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(131): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/dut_params.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(131): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(632): INFO: analyzing included file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/dut_inst.v' (VERI-1328)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(632): INFO: back to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv' (VERI-2320)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv(97): INFO: compiling module 'eval_top' (VERI-1018)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/dut_inst.v(23): WARNING: actual bit length 1 differs from formal bit length 256 for port 'rd_rsp_rid_o' (VERI-1330)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/rtl/lpddr4_core.sv(511): WARNING: actual bit length 1 differs from formal bit length 2 for port 'awqos_i' (VERI-1330)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/rtl/lpddr4_core.sv(548): WARNING: actual bit length 256 differs from formal bit length 4 for port 'rd_rsp_rid_o' (VERI-1330)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/rtl/lpddr4_core.sv(0): WARNING: actual bit length ** differs from formal bit length ** for port '**' (VERI-1330)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/rtl/lpddr4_core.sv(572): WARNING: port 'arsize_i' remains unconnected for this instance (VERI-1927)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/rtl/lpddr4_core.sv(0): WARNING: port '**' is not connected on this instance (VERI-2435)
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/traffic_gen/memc_traffic_gen.v(301): WARNING: port 'ahbl_hready_o' remains unconnected for this instance (VERI-1927)
-- Pretty printing all design elements in library 'work' to file 'C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/impl_1/reveal_workspace/tmpreveal/eval_top_rvl.v' (VERI-1491)
