{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528195079452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528195079457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 13:37:59 2018 " "Processing started: Tue Jun 05 13:37:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528195079457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195079457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_to_vga -c adc_to_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_to_vga -c adc_to_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195079457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528195080210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528195080210 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADC.v(82) " "Verilog HDL information at ADC.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "ADC.v" "" { Text "D:/Proje/biz/adc_to_vga/ADC.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528195089776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.v" "" { Text "D:/Proje/biz/adc_to_vga/ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195089778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195089778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude " "Found entity 1: magnitude" {  } { { "magnitude.v" "" { Text "D:/Proje/biz/adc_to_vga/magnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195089780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195089780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_to_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_to_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_to_vga " "Found entity 1: adc_to_vga" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195089782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195089782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "frequency.v" "" { Text "D:/Proje/biz/adc_to_vga/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195089785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195089785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/biz/adc_to_vga/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195089787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195089787 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.v(93) " "Verilog HDL information at vga.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528195089789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.v(119) " "Verilog HDL information at vga.v(119): always construct contains both blocking and non-blocking assignments" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528195089792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195089793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195089793 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC ADC.v(24) " "Verilog HDL Parameter Declaration warning at ADC.v(24): Parameter Declaration in module \"ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.v" "" { Text "D:/Proje/biz/adc_to_vga/ADC.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1528195089793 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC ADC.v(25) " "Verilog HDL Parameter Declaration warning at ADC.v(25): Parameter Declaration in module \"ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.v" "" { Text "D:/Proje/biz/adc_to_vga/ADC.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1528195089793 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.v(88) " "Verilog HDL Instantiation warning at vga.v(88): instance has no name" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 88 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1528195089794 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adc_to_vga.v(25) " "Verilog HDL Instantiation warning at adc_to_vga.v(25): instance has no name" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1528195089930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_to_vga " "Elaborating entity \"adc_to_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528195090004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:system_1 " "Elaborating entity \"ADC\" for hierarchy \"ADC:system_1\"" {  } { { "adc_to_vga.v" "system_1" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195090005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ADC.v(19) " "Verilog HDL or VHDL warning at ADC.v(19): object \"temp\" assigned a value but never read" {  } { { "ADC.v" "" { Text "D:/Proje/biz/adc_to_vga/ADC.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528195090007 "|adc_to_vga|ADC:system_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude magnitude:system_2 " "Elaborating entity \"magnitude\" for hierarchy \"magnitude:system_2\"" {  } { { "adc_to_vga.v" "system_2" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195090007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 magnitude.v(28) " "Verilog HDL assignment warning at magnitude.v(28): truncated value with size 32 to match size of target (14)" {  } { { "magnitude.v" "" { Text "D:/Proje/biz/adc_to_vga/magnitude.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528195090008 "|adc_to_vga|magnitude:system_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency frequency:system_3 " "Elaborating entity \"frequency\" for hierarchy \"frequency:system_3\"" {  } { { "adc_to_vga.v" "system_3" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195090009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:comb_3 " "Elaborating entity \"vga\" for hierarchy \"vga:comb_3\"" {  } { { "adc_to_vga.v" "comb_3" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195090011 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vrms_sayi1 vga.v(18) " "Verilog HDL warning at vga.v(18): object vrms_sayi1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090014 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vrms_sayi2 vga.v(19) " "Verilog HDL warning at vga.v(19): object vrms_sayi2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090014 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v1 vga.v(51) " "Verilog HDL warning at vga.v(51): object v1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090016 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v2 vga.v(51) " "Verilog HDL warning at vga.v(51): object v2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090016 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v3 vga.v(51) " "Verilog HDL warning at vga.v(51): object v3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090016 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v4 vga.v(51) " "Verilog HDL warning at vga.v(51): object v4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090016 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v5 vga.v(51) " "Verilog HDL warning at vga.v(51): object v5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v6 vga.v(51) " "Verilog HDL warning at vga.v(51): object v6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v7 vga.v(51) " "Verilog HDL warning at vga.v(51): object v7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v8 vga.v(51) " "Verilog HDL warning at vga.v(51): object v8 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S1 vga.v(52) " "Verilog HDL warning at vga.v(52): object S1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S2 vga.v(52) " "Verilog HDL warning at vga.v(52): object S2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S3 vga.v(52) " "Verilog HDL warning at vga.v(52): object S3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S4 vga.v(52) " "Verilog HDL warning at vga.v(52): object S4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S5 vga.v(52) " "Verilog HDL warning at vga.v(52): object S5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S6 vga.v(52) " "Verilog HDL warning at vga.v(52): object S6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S7 vga.v(52) " "Verilog HDL warning at vga.v(52): object S7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t1 vga.v(53) " "Verilog HDL warning at vga.v(53): object t1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t2 vga.v(53) " "Verilog HDL warning at vga.v(53): object t2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t3 vga.v(53) " "Verilog HDL warning at vga.v(53): object t3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t4 vga.v(53) " "Verilog HDL warning at vga.v(53): object t4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090017 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t5 vga.v(53) " "Verilog HDL warning at vga.v(53): object t5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t6 vga.v(53) " "Verilog HDL warning at vga.v(53): object t6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t7 vga.v(53) " "Verilog HDL warning at vga.v(53): object t7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g1 vga.v(54) " "Verilog HDL warning at vga.v(54): object g1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g2 vga.v(54) " "Verilog HDL warning at vga.v(54): object g2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g3 vga.v(54) " "Verilog HDL warning at vga.v(54): object g3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g4 vga.v(54) " "Verilog HDL warning at vga.v(54): object g4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g5 vga.v(54) " "Verilog HDL warning at vga.v(54): object g5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g6 vga.v(54) " "Verilog HDL warning at vga.v(54): object g6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g7 vga.v(54) " "Verilog HDL warning at vga.v(54): object g7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h1 vga.v(55) " "Verilog HDL warning at vga.v(55): object h1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h2 vga.v(55) " "Verilog HDL warning at vga.v(55): object h2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h3 vga.v(55) " "Verilog HDL warning at vga.v(55): object h3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h4 vga.v(55) " "Verilog HDL warning at vga.v(55): object h4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h5 vga.v(55) " "Verilog HDL warning at vga.v(55): object h5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h6 vga.v(55) " "Verilog HDL warning at vga.v(55): object h6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h7 vga.v(55) " "Verilog HDL warning at vga.v(55): object h7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y1 vga.v(56) " "Verilog HDL warning at vga.v(56): object y1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090018 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y2 vga.v(56) " "Verilog HDL warning at vga.v(56): object y2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y3 vga.v(56) " "Verilog HDL warning at vga.v(56): object y3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y4 vga.v(56) " "Verilog HDL warning at vga.v(56): object y4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y5 vga.v(56) " "Verilog HDL warning at vga.v(56): object y5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y6 vga.v(56) " "Verilog HDL warning at vga.v(56): object y6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y7 vga.v(56) " "Verilog HDL warning at vga.v(56): object y7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l1 vga.v(57) " "Verilog HDL warning at vga.v(57): object l1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l2 vga.v(57) " "Verilog HDL warning at vga.v(57): object l2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l3 vga.v(57) " "Verilog HDL warning at vga.v(57): object l3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l4 vga.v(57) " "Verilog HDL warning at vga.v(57): object l4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l5 vga.v(57) " "Verilog HDL warning at vga.v(57): object l5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l6 vga.v(57) " "Verilog HDL warning at vga.v(57): object l6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l7 vga.v(57) " "Verilog HDL warning at vga.v(57): object l7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u1 vga.v(58) " "Verilog HDL warning at vga.v(58): object u1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u2 vga.v(58) " "Verilog HDL warning at vga.v(58): object u2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u3 vga.v(58) " "Verilog HDL warning at vga.v(58): object u3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u4 vga.v(58) " "Verilog HDL warning at vga.v(58): object u4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u5 vga.v(58) " "Verilog HDL warning at vga.v(58): object u5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090019 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u6 vga.v(58) " "Verilog HDL warning at vga.v(58): object u6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090020 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u7 vga.v(58) " "Verilog HDL warning at vga.v(58): object u7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528195090020 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "clk_2 vga.v(64) " "Verilog HDL warning at vga.v(64): initial value for variable clk_2 should be constant" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 64 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1528195090021 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk_2 vga.v(76) " "Verilog HDL Event Control warning at vga.v(76): posedge or negedge of vector \"clk_2\" depends solely on its least-significant bit" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 76 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1528195090021 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk_25 vga.v(119) " "Verilog HDL Event Control warning at vga.v(119): posedge or negedge of vector \"clk_25\" depends solely on its least-significant bit" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 119 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1528195090023 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(202) " "Verilog HDL Case Statement warning at vga.v(202): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 202 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090028 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(318) " "Verilog HDL Case Statement warning at vga.v(318): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 318 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090031 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(424) " "Verilog HDL Case Statement warning at vga.v(424): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 424 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090034 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(538) " "Verilog HDL Case Statement warning at vga.v(538): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 538 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090037 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(643) " "Verilog HDL Case Statement warning at vga.v(643): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 643 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090040 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(758) " "Verilog HDL Case Statement warning at vga.v(758): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 758 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090044 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(861) " "Verilog HDL Case Statement warning at vga.v(861): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 861 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090046 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(915) " "Verilog HDL Case Statement warning at vga.v(915): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 915 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090048 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1028) " "Verilog HDL Case Statement warning at vga.v(1028): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1028 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090052 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1146) " "Verilog HDL Case Statement warning at vga.v(1146): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1146 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090054 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1249) " "Verilog HDL Case Statement warning at vga.v(1249): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1249 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528195090057 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(1960) " "Verilog HDL assignment warning at vga.v(1960): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528195090076 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(1963) " "Verilog HDL assignment warning at vga.v(1963): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528195090077 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(1970) " "Verilog HDL assignment warning at vga.v(1970): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528195090078 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(1987) " "Verilog HDL assignment warning at vga.v(1987): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528195090098 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vrms_sayi1 0 vga.v(18) " "Net \"vrms_sayi1\" at vga.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090137 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vrms_sayi2 0 vga.v(19) " "Net \"vrms_sayi2\" at vga.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090137 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v1 0 vga.v(51) " "Net \"v1\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090137 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v2 0 vga.v(51) " "Net \"v2\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090137 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v3 0 vga.v(51) " "Net \"v3\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090137 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v4 0 vga.v(51) " "Net \"v4\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v5 0 vga.v(51) " "Net \"v5\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v6 0 vga.v(51) " "Net \"v6\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v7 0 vga.v(51) " "Net \"v7\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v8 0 vga.v(51) " "Net \"v8\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S1 0 vga.v(52) " "Net \"S1\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S2 0 vga.v(52) " "Net \"S2\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S3 0 vga.v(52) " "Net \"S3\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S4 0 vga.v(52) " "Net \"S4\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S5 0 vga.v(52) " "Net \"S5\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S6 0 vga.v(52) " "Net \"S6\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S7 0 vga.v(52) " "Net \"S7\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t1 0 vga.v(53) " "Net \"t1\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t2 0 vga.v(53) " "Net \"t2\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t3 0 vga.v(53) " "Net \"t3\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t4 0 vga.v(53) " "Net \"t4\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t5 0 vga.v(53) " "Net \"t5\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t6 0 vga.v(53) " "Net \"t6\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t7 0 vga.v(53) " "Net \"t7\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g1 0 vga.v(54) " "Net \"g1\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g2 0 vga.v(54) " "Net \"g2\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g3 0 vga.v(54) " "Net \"g3\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g4 0 vga.v(54) " "Net \"g4\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090138 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g5 0 vga.v(54) " "Net \"g5\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g6 0 vga.v(54) " "Net \"g6\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g7 0 vga.v(54) " "Net \"g7\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h1 0 vga.v(55) " "Net \"h1\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h2 0 vga.v(55) " "Net \"h2\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h3 0 vga.v(55) " "Net \"h3\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h4 0 vga.v(55) " "Net \"h4\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h5 0 vga.v(55) " "Net \"h5\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h6 0 vga.v(55) " "Net \"h6\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h7 0 vga.v(55) " "Net \"h7\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y1 0 vga.v(56) " "Net \"y1\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y2 0 vga.v(56) " "Net \"y2\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y3 0 vga.v(56) " "Net \"y3\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y4 0 vga.v(56) " "Net \"y4\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y5 0 vga.v(56) " "Net \"y5\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y6 0 vga.v(56) " "Net \"y6\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y7 0 vga.v(56) " "Net \"y7\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l1 0 vga.v(57) " "Net \"l1\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l2 0 vga.v(57) " "Net \"l2\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l3 0 vga.v(57) " "Net \"l3\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l4 0 vga.v(57) " "Net \"l4\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l5 0 vga.v(57) " "Net \"l5\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l6 0 vga.v(57) " "Net \"l6\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l7 0 vga.v(57) " "Net \"l7\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090139 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u1 0 vga.v(58) " "Net \"u1\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090140 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u2 0 vga.v(58) " "Net \"u2\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090140 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u3 0 vga.v(58) " "Net \"u3\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090140 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u4 0 vga.v(58) " "Net \"u4\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090140 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u5 0 vga.v(58) " "Net \"u5\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090140 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u6 0 vga.v(58) " "Net \"u6\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090140 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u7 0 vga.v(58) " "Net \"u7\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528195090140 "|adc_to_vga|vga:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator vga:comb_3\|hvsync_generator:comb_331 " "Elaborating entity \"hvsync_generator\" for hierarchy \"vga:comb_3\|hvsync_generator:comb_331\"" {  } { { "vga.v" "comb_331" { Text "D:/Proje/biz/adc_to_vga/vga.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195090390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(18) " "Verilog HDL assignment warning at hvsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/biz/adc_to_vga/hvsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528195090391 "|adc_to_vga|vga:comb_3|hvsync_generator:comb_100"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hvsync_generator.v(27) " "Verilog HDL assignment warning at hvsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/biz/adc_to_vga/hvsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528195090391 "|adc_to_vga|vga:comb_3|hvsync_generator:comb_100"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div0\"" {  } { { "vga.v" "Div0" { Text "D:/Proje/biz/adc_to_vga/vga.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod0\"" {  } { { "vga.v" "Mod0" { Text "D:/Proje/biz/adc_to_vga/vga.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div1\"" {  } { { "vga.v" "Div1" { Text "D:/Proje/biz/adc_to_vga/vga.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod1\"" {  } { { "vga.v" "Mod1" { Text "D:/Proje/biz/adc_to_vga/vga.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div4\"" {  } { { "vga.v" "Div4" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod5\"" {  } { { "vga.v" "Mod5" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div3\"" {  } { { "vga.v" "Div3" { Text "D:/Proje/biz/adc_to_vga/vga.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod4\"" {  } { { "vga.v" "Mod4" { Text "D:/Proje/biz/adc_to_vga/vga.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div2\"" {  } { { "vga.v" "Div2" { Text "D:/Proje/biz/adc_to_vga/vga.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod3\"" {  } { { "vga.v" "Mod3" { Text "D:/Proje/biz/adc_to_vga/vga.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod2\"" {  } { { "vga.v" "Mod2" { Text "D:/Proje/biz/adc_to_vga/vga.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frequency:system_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frequency:system_3\|Div0\"" {  } { { "frequency.v" "Div0" { Text "D:/Proje/biz/adc_to_vga/frequency.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195093623 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528195093623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div0\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195093670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div0 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093670 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195093670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195093716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195093716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195093729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195093729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195093744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195093744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Mod0\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195093754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093754 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195093754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195093799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195093799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div4\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195093825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div4 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093825 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195093825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195093870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195093870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195093883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195093883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195093904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195093904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Mod5\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195093916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Mod5 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195093916 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195093916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_j3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195093962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195093962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195093976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195093976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195093994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195093994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div3\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195094006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div3 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094006 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195094006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195094052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195094052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195094066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195094066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195094085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195094085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div2\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195094105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div2 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094105 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195094105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195094151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195094151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency:system_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"frequency:system_3\|lpm_divide:Div0\"" {  } { { "frequency.v" "" { Text "D:/Proje/biz/adc_to_vga/frequency.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195094178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequency:system_3\|lpm_divide:Div0 " "Instantiated megafunction \"frequency:system_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195094178 ""}  } { { "frequency.v" "" { Text "D:/Proje/biz/adc_to_vga/frequency.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195094178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195094222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195094222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195094238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195094238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195094319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195094319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195094353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195094353 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1528195095368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528195103758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528195109753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proje/biz/adc_to_vga/output_files/adc_to_vga.map.smsg " "Generated suppressed messages file D:/Proje/biz/adc_to_vga/output_files/adc_to_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195109942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528195110898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195110898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6742 " "Implemented 6742 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528195111508 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528195111508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6609 " "Implemented 6609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528195111508 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "94 " "Implemented 94 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1528195111508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528195111508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528195111602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 13:38:31 2018 " "Processing ended: Tue Jun 05 13:38:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528195111602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528195111602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528195111602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195111602 ""}
