INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/imports/axis_dwidth_converter_1_example_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1_example_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/imports/axis_dwidth_converter_1_example_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1_example_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/imports/exdes_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exdes_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/imports/exdes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exdes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.srcs/sources_1/ip/proc_sys_reset_0/sim/proc_sys_reset_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc_sys_reset_0
