; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-p7:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@assertFunc_1 = internal constant [8 x i8] c"unknown\00"
@assertFile_1 = internal constant [87 x i8] c"/tmp/torchinductor_yxiao986/cz/cczac2eaclb2qgupewbkhuqbgrjc3yh6kr3ro5drwkli43zgawth.py\00"
@assertMessage_1 = internal constant [66 x i8] c"index out of bounds: 0 <= tl.broadcast_to(tmp28, [XBLOCK]) < 8192\00"
@assertFunc_0 = internal constant [8 x i8] c"unknown\00"
@assertFile_0 = internal constant [87 x i8] c"/tmp/torchinductor_yxiao986/cz/cczac2eaclb2qgupewbkhuqbgrjc3yh6kr3ro5drwkli43zgawth.py\00"
@assertMessage_0 = internal constant [66 x i8] c"index out of bounds: 0 <= tl.broadcast_to(tmp10, [XBLOCK]) < 8192\00"

; Function Attrs: noreturn
declare !dbg !5 void @__assertfail(ptr, ptr, i32, ptr, i64) local_unnamed_addr #0

define ptx_kernel void @triton_poi_fused_cat_2(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, ptr addrspace(1) readnone captures(none) %5) local_unnamed_addr #1 !dbg !9 {
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !10
  %8 = shl i32 %7, 9, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl nuw nsw i32 %9, 1, !dbg !12
  %11 = and i32 %10, 510, !dbg !12
  %12 = or disjoint i32 %11, %8, !dbg !13
  %13 = icmp slt i32 %12, %4, !dbg !14
  %14 = sdiv i32 %12, 64, !dbg !15
  %15 = mul i32 %14, 64, !dbg !16
  %.decomposed = sub i32 %12, %15, !dbg !16
  %16 = srem i32 %14, 3, !dbg !17
  %17 = sdiv i32 %12, 192, !dbg !18
  %18 = icmp slt i32 %.decomposed, 32, !dbg !19
  %19 = shl nsw i32 %16, 6, !dbg !20
  %20 = mul i32 %17, 960, !dbg !21
  %21 = add i32 %19, %20, !dbg !22
  %22 = add i32 %21, 576, !dbg !23
  %23 = add i32 %22, %.decomposed, !dbg !24
  %24 = sext i32 %23 to i64, !dbg !25
  %25 = getelementptr half, ptr addrspace(1) %0, i64 %24, !dbg !25
  %26 = and i1 %18, %13, !dbg !26
  %27 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %25, i1 %26) #4, !dbg !27
  %28 = sext i32 %17 to i64, !dbg !28
  %29 = getelementptr i64, ptr addrspace(1) %1, i64 %28, !dbg !28
  %30 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %29, i1 %26) #4, !dbg !29
  %31 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %29, i1 %26) #4, !dbg !29
  %32 = lshr i64 %30, 50, !dbg !30
  %33 = and i64 %32, 8192, !dbg !30
  %34 = add i64 %33, %30, !dbg !30
  %35 = icmp ugt i64 %34, 8191, !dbg !31
  %.not1 = and i1 %26, %35, !dbg !32
  br i1 %.not1, label %36, label %37, !dbg !32

36:                                               ; preds = %6
  tail call void @__assertfail(ptr nonnull @assertMessage_0, ptr nonnull @assertFile_0, i32 37, ptr nonnull @assertFunc_0, i64 1), !dbg !32
  unreachable, !dbg !32

37:                                               ; preds = %6
  %38 = sext i32 %.decomposed to i64, !dbg !19
  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !32
  %.idx = shl i64 %34, 7, !dbg !33
  %39 = getelementptr i8, ptr addrspace(1) %2, i64 %.idx, !dbg !33
  %40 = getelementptr half, ptr addrspace(1) %39, i64 %38, !dbg !33
  %41 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %40, i1 %26) #4, !dbg !34
  %42 = add i32 %21, 608, !dbg !35
  %43 = add i32 %42, %.decomposed, !dbg !36
  %44 = sext i32 %43 to i64, !dbg !37
  %45 = getelementptr half, ptr addrspace(1) %0, i64 %44, !dbg !37
  %46 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %45, i1 %26) #4, !dbg !38
  %47 = getelementptr i8, ptr addrspace(1) %39, i64 64, !dbg !39
  %48 = getelementptr half, ptr addrspace(1) %47, i64 %38, !dbg !39
  %49 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %48, i1 %26) #4, !dbg !40
  %50 = icmp sgt i32 %.decomposed, 31, !dbg !41
  %51 = add nsw i32 %.decomposed, -32, !dbg !42
  %52 = add i32 %42, %51, !dbg !43
  %53 = sext i32 %52 to i64, !dbg !44
  %54 = getelementptr half, ptr addrspace(1) %0, i64 %53, !dbg !44
  %55 = and i1 %50, %13, !dbg !45
  %56 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %54, i1 %55) #4, !dbg !46
  %57 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %29, i1 %55) #4, !dbg !47
  %58 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %29, i1 %55) #4, !dbg !47
  %59 = lshr i64 %57, 50, !dbg !48
  %60 = and i64 %59, 8192, !dbg !48
  %61 = add i64 %60, %57, !dbg !48
  %62 = icmp ugt i64 %61, 8191, !dbg !49
  %.not2 = and i1 %55, %62, !dbg !50
  br i1 %.not2, label %63, label %64, !dbg !50

63:                                               ; preds = %37
  tail call void @__assertfail(ptr nonnull @assertMessage_1, ptr nonnull @assertFile_1, i32 55, ptr nonnull @assertFunc_1, i64 1), !dbg !50
  unreachable, !dbg !50

64:                                               ; preds = %37
  %65 = bitcast i32 %56 to <2 x half>, !dbg !46
  %66 = bitcast i32 %27 to <2 x half>, !dbg !27
  %67 = bitcast i32 %41 to <2 x half>, !dbg !34
  %68 = bitcast i32 %46 to <2 x half>, !dbg !38
  %69 = bitcast i32 %49 to <2 x half>, !dbg !40
  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !50
  %70 = sext i32 %51 to i64, !dbg !51
  %.idx3 = shl i64 %61, 7, !dbg !52
  %71 = getelementptr i8, ptr addrspace(1) %2, i64 %.idx3, !dbg !52
  %72 = getelementptr half, ptr addrspace(1) %71, i64 %70, !dbg !52
  %73 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %72, i1 %55) #4, !dbg !53
  %74 = bitcast i32 %73 to <2 x half>, !dbg !53
  %75 = add i32 %22, %51, !dbg !54
  %76 = sext i32 %75 to i64, !dbg !55
  %77 = getelementptr half, ptr addrspace(1) %0, i64 %76, !dbg !55
  %78 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %77, i1 %55) #4, !dbg !56
  %79 = bitcast i32 %78 to <2 x half>, !dbg !56
  %80 = getelementptr i8, ptr addrspace(1) %71, i64 64, !dbg !57
  %81 = getelementptr half, ptr addrspace(1) %80, i64 %70, !dbg !57
  %82 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %81, i1 %55) #4, !dbg !58
  %83 = bitcast i32 %82 to <2 x half>, !dbg !58
  %84 = sext i32 %12 to i64, !dbg !59
  %85 = getelementptr half, ptr addrspace(1) %3, i64 %84, !dbg !59
  %86 = fpext <2 x half> %65 to <2 x float>, !dbg !60
  %87 = fpext <2 x half> %66 to <2 x float>, !dbg !61
  %88 = fpext <2 x half> %67 to <2 x float>, !dbg !62
  %89 = fmul <2 x float> %87, %88, !dbg !63
  %90 = fpext <2 x half> %68 to <2 x float>, !dbg !64
  %91 = fpext <2 x half> %69 to <2 x float>, !dbg !65
  %92 = fmul <2 x float> %90, %91, !dbg !66
  %93 = fsub <2 x float> %89, %92, !dbg !67
  %94 = fpext <2 x half> %74 to <2 x float>, !dbg !68
  %95 = fmul <2 x float> %86, %94, !dbg !69
  %96 = fpext <2 x half> %79 to <2 x float>, !dbg !70
  %97 = fpext <2 x half> %83 to <2 x float>, !dbg !71
  %98 = fmul <2 x float> %96, %97, !dbg !72
  %99 = fadd <2 x float> %95, %98, !dbg !73
  %100 = insertelement <2 x i1> poison, i1 %18, i64 0, !dbg !74
  %101 = shufflevector <2 x i1> %100, <2 x i1> poison, <2 x i32> zeroinitializer, !dbg !74
  %102 = select <2 x i1> %101, <2 x float> %93, <2 x float> %99, !dbg !74
  %103 = fptrunc <2 x float> %102 to <2 x half>, !dbg !75
  %104 = bitcast <2 x half> %103 to i32, !dbg !75
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %104, ptr addrspace(1) %85, i1 %13) #4, !dbg !75
  ret void, !dbg !76
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef range(i32 0, 2147483647) i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef range(i32 0, 1024) i32 @llvm.nvvm.read.ptx.sreg.tid.x() #2

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier.cta.sync.aligned.all(i32) #3

attributes #0 = { noreturn }
attributes #1 = { "nvvm.reqntid"="256" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { convergent nocallback nounwind }
attributes #4 = { nounwind }

!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!2, !3}
!llvm.ident = !{!4}

!0 = distinct !DICompileUnit(language: DW_LANG_C, file: !1, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!1 = !DIFile(filename: "cczac2eaclb2qgupewbkhuqbgrjc3yh6kr3ro5drwkli43zgawth.py", directory: "/tmp/torchinductor_yxiao986/cz")
!2 = !{i32 2, !"Debug Info Version", i32 3}
!3 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!4 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!5 = !DISubprogram(name: "__assertfail", linkageName: "__assertfail", scope: !6, file: !6, type: !7, spFlags: DISPFlagOptimized)
!6 = !DIFile(filename: "<unknown>", directory: "")
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = distinct !DISubprogram(name: "triton_poi_fused_cat_2", linkageName: "triton_poi_fused_cat_2", scope: !1, file: !1, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !0)
!10 = !DILocation(line: 19, column: 28, scope: !9)
!11 = !DILocation(line: 19, column: 33, scope: !9)
!12 = !DILocation(line: 20, column: 36, scope: !9)
!13 = !DILocation(line: 20, column: 23, scope: !9)
!14 = !DILocation(line: 21, column: 21, scope: !9)
!15 = !DILocation(line: 23, column: 21, scope: !9)
!16 = !DILocation(line: 22, column: 19, scope: !9)
!17 = !DILocation(line: 23, column: 27, scope: !9)
!18 = !DILocation(line: 24, column: 19, scope: !9)
!19 = !DILocation(line: 30, column: 18, scope: !9)
!20 = !DILocation(line: 31, column: 39, scope: !9)
!21 = !DILocation(line: 31, column: 48, scope: !9)
!22 = !DILocation(line: 31, column: 36, scope: !9)
!23 = !DILocation(line: 31, column: 44, scope: !9)
!24 = !DILocation(line: 31, column: 54, scope: !9)
!25 = !DILocation(line: 31, column: 30, scope: !9)
!26 = !DILocation(line: 31, column: 67, scope: !9)
!27 = !DILocation(line: 31, column: 60, scope: !9)
!28 = !DILocation(line: 32, column: 30, scope: !9)
!29 = !DILocation(line: 32, column: 35, scope: !9)
!30 = !DILocation(line: 36, column: 33, scope: !9)
!31 = !DILocation(line: 37, column: 65, scope: !9)
!32 = !DILocation(line: 37, column: 126, scope: !9)
!33 = !DILocation(line: 38, column: 31, scope: !9)
!34 = !DILocation(line: 38, column: 49, scope: !9)
!35 = !DILocation(line: 40, column: 45, scope: !9)
!36 = !DILocation(line: 40, column: 55, scope: !9)
!37 = !DILocation(line: 40, column: 31, scope: !9)
!38 = !DILocation(line: 40, column: 61, scope: !9)
!39 = !DILocation(line: 41, column: 31, scope: !9)
!40 = !DILocation(line: 41, column: 54, scope: !9)
!41 = !DILocation(line: 46, column: 20, scope: !9)
!42 = !DILocation(line: 49, column: 63, scope: !9)
!43 = !DILocation(line: 49, column: 55, scope: !9)
!44 = !DILocation(line: 49, column: 31, scope: !9)
!45 = !DILocation(line: 49, column: 77, scope: !9)
!46 = !DILocation(line: 49, column: 69, scope: !9)
!47 = !DILocation(line: 50, column: 36, scope: !9)
!48 = !DILocation(line: 54, column: 35, scope: !9)
!49 = !DILocation(line: 55, column: 65, scope: !9)
!50 = !DILocation(line: 55, column: 127, scope: !9)
!51 = !DILocation(line: 56, column: 43, scope: !9)
!52 = !DILocation(line: 56, column: 31, scope: !9)
!53 = !DILocation(line: 56, column: 57, scope: !9)
!54 = !DILocation(line: 58, column: 55, scope: !9)
!55 = !DILocation(line: 58, column: 31, scope: !9)
!56 = !DILocation(line: 58, column: 69, scope: !9)
!57 = !DILocation(line: 59, column: 31, scope: !9)
!58 = !DILocation(line: 59, column: 62, scope: !9)
!59 = !DILocation(line: 65, column: 25, scope: !9)
!60 = !DILocation(line: 49, column: 128, scope: !9)
!61 = !DILocation(line: 31, column: 118, scope: !9)
!62 = !DILocation(line: 38, column: 107, scope: !9)
!63 = !DILocation(line: 39, column: 19, scope: !9)
!64 = !DILocation(line: 40, column: 119, scope: !9)
!65 = !DILocation(line: 41, column: 112, scope: !9)
!66 = !DILocation(line: 42, column: 20, scope: !9)
!67 = !DILocation(line: 43, column: 20, scope: !9)
!68 = !DILocation(line: 56, column: 116, scope: !9)
!69 = !DILocation(line: 57, column: 20, scope: !9)
!70 = !DILocation(line: 58, column: 128, scope: !9)
!71 = !DILocation(line: 59, column: 121, scope: !9)
!72 = !DILocation(line: 60, column: 20, scope: !9)
!73 = !DILocation(line: 61, column: 20, scope: !9)
!74 = !DILocation(line: 0, scope: !9)
!75 = !DILocation(line: 65, column: 37, scope: !9)
!76 = !DILocation(line: 65, column: 4, scope: !9)
