Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Nov 12 18:01:23 2019
| Host         : C940-van-Willem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_timing_summary_routed.rpt -pb VGA_timing_summary_routed.pb -rpx VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: Pong_map/BallClock_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Pong_map/PalletClock_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pong_map/SevenSegClock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.046        0.000                      0                  154        0.169        0.000                      0                  154        3.000        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
CLK                    {0.000 5.000}      10.000          100.000         
  clk_25Mhz_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_25Mhz_clk_wiz_0       34.046        0.000                      0                  154        0.169        0.000                      0                  154       19.363        0.000                       0                    77  
  clkfbout_clk_wiz_0                                                                                                                                                    37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_0
  To Clock:  clk_25Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25Mhz_clk_wiz_0 rise@39.725ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.642ns (12.732%)  route 4.400ns (87.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.229 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.647    -0.893    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  Vcount_reg[0]/Q
                         net (fo=138, routed)         3.636     3.262    Vcount_reg[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.764     4.150    Vcount
    SLICE_X13Y93         FDRE                                         r  Vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.524    38.229    pixelClock
    SLICE_X13Y93         FDRE                                         r  Vcount_reg[7]/C
                         clock pessimism              0.559    38.788    
                         clock uncertainty           -0.164    38.625    
    SLICE_X13Y93         FDRE (Setup_fdre_C_R)       -0.429    38.196    Vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25Mhz_clk_wiz_0 rise@39.725ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.642ns (12.732%)  route 4.400ns (87.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.229 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.647    -0.893    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  Vcount_reg[0]/Q
                         net (fo=138, routed)         3.636     3.262    Vcount_reg[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.764     4.150    Vcount
    SLICE_X13Y93         FDRE                                         r  Vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.524    38.229    pixelClock
    SLICE_X13Y93         FDRE                                         r  Vcount_reg[8]/C
                         clock pessimism              0.559    38.788    
                         clock uncertainty           -0.164    38.625    
    SLICE_X13Y93         FDRE (Setup_fdre_C_R)       -0.429    38.196    Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25Mhz_clk_wiz_0 rise@39.725ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.642ns (12.732%)  route 4.400ns (87.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.229 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.647    -0.893    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  Vcount_reg[0]/Q
                         net (fo=138, routed)         3.636     3.262    Vcount_reg[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.764     4.150    Vcount
    SLICE_X13Y93         FDRE                                         r  Vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.524    38.229    pixelClock
    SLICE_X13Y93         FDRE                                         r  Vcount_reg[9]/C
                         clock pessimism              0.559    38.788    
                         clock uncertainty           -0.164    38.625    
    SLICE_X13Y93         FDRE (Setup_fdre_C_R)       -0.429    38.196    Vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.149ns  (required time - arrival time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25Mhz_clk_wiz_0 rise@39.725ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.642ns (13.133%)  route 4.246ns (86.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.232 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.647    -0.893    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  Vcount_reg[0]/Q
                         net (fo=138, routed)         3.636     3.262    Vcount_reg[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.610     3.996    Vcount
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.527    38.232    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
                         clock pessimism              0.600    38.832    
                         clock uncertainty           -0.164    38.669    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524    38.145    Vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 34.149    

Slack (MET) :             34.149ns  (required time - arrival time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25Mhz_clk_wiz_0 rise@39.725ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.642ns (13.133%)  route 4.246ns (86.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.232 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.647    -0.893    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  Vcount_reg[0]/Q
                         net (fo=138, routed)         3.636     3.262    Vcount_reg[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.610     3.996    Vcount
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.527    38.232    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[1]/C
                         clock pessimism              0.600    38.832    
                         clock uncertainty           -0.164    38.669    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524    38.145    Vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 34.149    

Slack (MET) :             34.149ns  (required time - arrival time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25Mhz_clk_wiz_0 rise@39.725ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.642ns (13.133%)  route 4.246ns (86.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.232 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.647    -0.893    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  Vcount_reg[0]/Q
                         net (fo=138, routed)         3.636     3.262    Vcount_reg[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.610     3.996    Vcount
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.527    38.232    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[4]/C
                         clock pessimism              0.600    38.832    
                         clock uncertainty           -0.164    38.669    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524    38.145    Vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 34.149    

Slack (MET) :             34.149ns  (required time - arrival time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25Mhz_clk_wiz_0 rise@39.725ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.642ns (13.133%)  route 4.246ns (86.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.232 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.647    -0.893    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  Vcount_reg[0]/Q
                         net (fo=138, routed)         3.636     3.262    Vcount_reg[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.610     3.996    Vcount
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.527    38.232    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[5]/C
                         clock pessimism              0.600    38.832    
                         clock uncertainty           -0.164    38.669    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524    38.145    Vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 34.149    

Slack (MET) :             34.202ns  (required time - arrival time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25Mhz_clk_wiz_0 rise@39.725ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.642ns (13.138%)  route 4.245ns (86.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.229 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.647    -0.893    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  Vcount_reg[0]/Q
                         net (fo=138, routed)         3.636     3.262    Vcount_reg[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.608     3.994    Vcount
    SLICE_X9Y94          FDRE                                         r  Vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.524    38.229    pixelClock
    SLICE_X9Y94          FDRE                                         r  Vcount_reg[2]/C
                         clock pessimism              0.559    38.788    
                         clock uncertainty           -0.164    38.625    
    SLICE_X9Y94          FDRE (Setup_fdre_C_R)       -0.429    38.196    Vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                 34.202    

Slack (MET) :             34.202ns  (required time - arrival time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25Mhz_clk_wiz_0 rise@39.725ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.642ns (13.138%)  route 4.245ns (86.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.229 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.647    -0.893    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  Vcount_reg[0]/Q
                         net (fo=138, routed)         3.636     3.262    Vcount_reg[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.608     3.994    Vcount
    SLICE_X9Y94          FDRE                                         r  Vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.524    38.229    pixelClock
    SLICE_X9Y94          FDRE                                         r  Vcount_reg[3]/C
                         clock pessimism              0.559    38.788    
                         clock uncertainty           -0.164    38.625    
    SLICE_X9Y94          FDRE (Setup_fdre_C_R)       -0.429    38.196    Vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                 34.202    

Slack (MET) :             34.263ns  (required time - arrival time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_25Mhz_clk_wiz_0 rise@39.725ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.642ns (13.304%)  route 4.184ns (86.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.229 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.647    -0.893    pixelClock
    SLICE_X10Y93         FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  Vcount_reg[0]/Q
                         net (fo=138, routed)         3.636     3.262    Vcount_reg[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  Vcount[9]_i_1/O
                         net (fo=10, routed)          0.547     3.933    Vcount
    SLICE_X13Y94         FDRE                                         r  Vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK (IN)
                         net (fo=0)                   0.000    39.725    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          1.524    38.229    pixelClock
    SLICE_X13Y94         FDRE                                         r  Vcount_reg[6]/C
                         clock pessimism              0.559    38.788    
                         clock uncertainty           -0.164    38.625    
    SLICE_X13Y94         FDRE (Setup_fdre_C_R)       -0.429    38.196    Vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                 34.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_0 rise@0.000ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.209ns (37.654%)  route 0.346ns (62.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.576    -0.588    pixelClock
    SLICE_X12Y97         FDRE                                         r  Hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Hcount_reg[1]/Q
                         net (fo=27, routed)          0.346    -0.078    Hcount_reg[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.033 r  Hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    p_0_in[5]
    SLICE_X14Y100        FDRE                                         r  Hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.841    -0.832    pixelClock
    SLICE_X14Y100        FDRE                                         r  Hcount_reg[5]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.121    -0.202    Hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_0 rise@0.000ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.272ns (43.475%)  route 0.354ns (56.525%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.576    -0.588    pixelClock
    SLICE_X15Y98         FDRE                                         r  Hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 f  Hcount_reg[3]/Q
                         net (fo=27, routed)          0.275    -0.186    Hcount_reg[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I3_O)        0.099    -0.087 r  Hcount[9]_i_3/O
                         net (fo=3, routed)           0.079    -0.008    Hcount[9]_i_3_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.037 r  Hcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.037    p_0_in[9]
    SLICE_X14Y100        FDRE                                         r  Hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.841    -0.832    pixelClock
    SLICE_X14Y100        FDRE                                         r  Hcount_reg[9]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.121    -0.202    Hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_0 rise@0.000ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.272ns (43.337%)  route 0.356ns (56.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.576    -0.588    pixelClock
    SLICE_X15Y98         FDRE                                         r  Hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 f  Hcount_reg[3]/Q
                         net (fo=27, routed)          0.275    -0.186    Hcount_reg[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I3_O)        0.099    -0.087 r  Hcount[9]_i_3/O
                         net (fo=3, routed)           0.081    -0.006    Hcount[9]_i_3_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I3_O)        0.045     0.039 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.039    p_0_in[8]
    SLICE_X14Y100        FDRE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.841    -0.832    pixelClock
    SLICE_X14Y100        FDRE                                         r  Hcount_reg[8]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.120    -0.203    Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_0 rise@0.000ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.213%)  route 0.182ns (49.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.575    -0.589    pixelClock
    SLICE_X13Y93         FDRE                                         r  Vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Vcount_reg[7]/Q
                         net (fo=62, routed)          0.182    -0.266    Vcount_reg[7]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.043    -0.223 r  Vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.223    p_0_in__0[9]
    SLICE_X13Y93         FDRE                                         r  Vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.846    -0.827    pixelClock
    SLICE_X13Y93         FDRE                                         r  Vcount_reg[9]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.107    -0.482    Vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Pong_map/BalTeller_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong_map/BalTeller_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_0 rise@0.000ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.565    -0.599    Pong_map/clk_25Mhz
    SLICE_X51Y96         FDRE                                         r  Pong_map/BalTeller_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Pong_map/BalTeller_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.339    Pong_map/BalTeller_reg_n_0_[4]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  Pong_map/BalTeller_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    Pong_map/data0[4]
    SLICE_X51Y96         FDRE                                         r  Pong_map/BalTeller_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.835    -0.838    Pong_map/clk_25Mhz
    SLICE_X51Y96         FDRE                                         r  Pong_map/BalTeller_reg[4]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105    -0.494    Pong_map/BalTeller_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Pong_map/BalTeller_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong_map/BalTeller_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_0 rise@0.000ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.566    -0.598    Pong_map/clk_25Mhz
    SLICE_X51Y98         FDRE                                         r  Pong_map/BalTeller_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Pong_map/BalTeller_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.338    Pong_map/BalTeller_reg_n_0_[12]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  Pong_map/BalTeller_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    Pong_map/data0[12]
    SLICE_X51Y98         FDRE                                         r  Pong_map/BalTeller_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.836    -0.837    Pong_map/clk_25Mhz
    SLICE_X51Y98         FDRE                                         r  Pong_map/BalTeller_reg[12]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.493    Pong_map/BalTeller_reg[12]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Pong_map/BalTeller_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong_map/BalTeller_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_0 rise@0.000ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.566    -0.598    Pong_map/clk_25Mhz
    SLICE_X51Y99         FDRE                                         r  Pong_map/BalTeller_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Pong_map/BalTeller_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.338    Pong_map/BalTeller_reg_n_0_[16]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  Pong_map/BalTeller_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.230    Pong_map/data0[16]
    SLICE_X51Y99         FDRE                                         r  Pong_map/BalTeller_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.836    -0.837    Pong_map/clk_25Mhz
    SLICE_X51Y99         FDRE                                         r  Pong_map/BalTeller_reg[16]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105    -0.493    Pong_map/BalTeller_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Pong_map/BalTeller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong_map/BalTeller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_0 rise@0.000ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.566    -0.598    Pong_map/clk_25Mhz
    SLICE_X51Y97         FDRE                                         r  Pong_map/BalTeller_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Pong_map/BalTeller_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.338    Pong_map/BalTeller_reg_n_0_[8]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  Pong_map/BalTeller_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    Pong_map/data0[8]
    SLICE_X51Y97         FDRE                                         r  Pong_map/BalTeller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.836    -0.837    Pong_map/clk_25Mhz
    SLICE_X51Y97         FDRE                                         r  Pong_map/BalTeller_reg[8]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.493    Pong_map/BalTeller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Pong_map/PalletTeller_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong_map/PalletTeller_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_0 rise@0.000ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.568    -0.596    Pong_map/clk_25Mhz
    SLICE_X14Y108        FDRE                                         r  Pong_map/PalletTeller_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Pong_map/PalletTeller_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.307    Pong_map/PalletTeller_reg_n_0_[11]
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  Pong_map/PalletTeller_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    Pong_map/PalletTeller_reg[12]_i_1_n_5
    SLICE_X14Y108        FDRE                                         r  Pong_map/PalletTeller_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.839    -0.834    Pong_map/clk_25Mhz
    SLICE_X14Y108        FDRE                                         r  Pong_map/PalletTeller_reg[11]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.134    -0.462    Pong_map/PalletTeller_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Pong_map/PalletTeller_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong_map/PalletTeller_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_25Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_0 rise@0.000ns - clk_25Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.568    -0.596    Pong_map/clk_25Mhz
    SLICE_X14Y109        FDRE                                         r  Pong_map/PalletTeller_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Pong_map/PalletTeller_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.307    Pong_map/PalletTeller_reg_n_0_[15]
    SLICE_X14Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  Pong_map/PalletTeller_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.197    Pong_map/PalletTeller_reg[16]_i_2_n_5
    SLICE_X14Y109        FDRE                                         r  Pong_map/PalletTeller_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_25Mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=75, routed)          0.839    -0.834    Pong_map/clk_25Mhz
    SLICE_X14Y109        FDRE                                         r  Pong_map/PalletTeller_reg[15]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X14Y109        FDRE (Hold_fdre_C_D)         0.134    -0.462    Pong_map/PalletTeller_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25Mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X15Y106    Pong_map/PalletClock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X15Y98     Hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y97     Hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y97     Hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X15Y98     Hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y100    Hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y100    Hcount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y104    Hcount_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y100    Hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y100    Hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y100    Hcount_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y100    Hcount_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     Pong_map/BalTeller_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     Pong_map/BalTeller_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     Pong_map/BalTeller_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y99     Pong_map/BalTeller_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y99     Pong_map/BalTeller_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y99     Pong_map/BalTeller_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y106    Pong_map/PalletClock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y98     Hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y97     Hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y97     Hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X15Y98     Hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y100    Hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y100    Hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y104    Hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y104    Hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y100    Hcount_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT



