# lab1_src
This code is referenced by https://riscv.org/2015/09/risc-v-in-verilog/
Note: this code is only used for education, not for commercial.
