
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v
# synth_design -part xc7z020clg484-3 -top wrapper_norm_corr_5_seq -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top wrapper_norm_corr_5_seq -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 181252 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.531 ; gain = 27.895 ; free physical = 246195 ; free virtual = 314803
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm_corr_5_seq' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:2]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'wrapper_norm_seq' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:182]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'my_wrapper_divider' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:246]
	Parameter INPUT_WIDTH_A bound to: 5'b10000 
	Parameter INPUT_WIDTH_B bound to: 5'b10001 
	Parameter OUTPUT_WIDTH bound to: 4'b1000 
	Parameter S1 bound to: 2'b00 
	Parameter S2 bound to: 2'b01 
	Parameter S3 bound to: 2'b10 
	Parameter S4 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'my_divider' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:320]
	Parameter INPUT_WIDTH_A bound to: 5'b10000 
	Parameter INPUT_WIDTH_B bound to: 5'b10001 
	Parameter OUTPUT_WIDTH bound to: 4'b1000 
	Parameter LOGN bound to: 3'b100 
	Parameter S1 bound to: 2'b00 
	Parameter S2 bound to: 2'b01 
	Parameter S3 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'my_divider' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:320]
WARNING: [Synth 8-567] referenced signal 'Done' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:279]
INFO: [Synth 8-6155] done synthesizing module 'my_wrapper_divider' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:246]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm_seq' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:182]
INFO: [Synth 8-6157] synthesizing module 'wrapper_corr_5_seq' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:33]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'sh_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:156]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'sh_reg' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:156]
INFO: [Synth 8-6157] synthesizing module 'corr_seq' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:113]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'corr_seq' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:113]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_corr_5_seq' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:33]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_norm_corr_5_seq' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 247058 ; free virtual = 315667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 247053 ; free virtual = 315661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 80.656 ; free physical = 247052 ; free virtual = 315660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'y_reg' in module 'my_divider'
INFO: [Synth 8-5544] ROM "LC" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Rsel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ER" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'y_reg' in module 'my_wrapper_divider'
INFO: [Synth 8-5544] ROM "LA" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S1 |                              001 |                               00
                      S2 |                              010 |                               01
                      S3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'y_reg' using encoding 'one-hot' in module 'my_divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S1 |                             0001 |                               00
                      S2 |                             0010 |                               01
                      S3 |                             0100 |                               10
                      S4 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'y_reg' using encoding 'one-hot' in module 'my_wrapper_divider'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.297 ; gain = 88.660 ; free physical = 247000 ; free virtual = 315609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 32    
	                8 Bit    Registers := 30    
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
Module my_wrapper_divider 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module wrapper_norm_seq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module sh_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module corr_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module wrapper_corr_5_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_1/in_r_re_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:138]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_1/in_r_im_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:139]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_2/in_r_re_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:138]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_2/in_r_im_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:139]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_3/in_r_re_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:138]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_3/in_r_im_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:139]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_4/in_r_re_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:138]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_4/in_r_im_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:139]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_5/in_r_re_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_re_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:138]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_5/in_r_im_reg_reg[7:0]' into 'corr_5_inst/inst_corr_0/in_r_im_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:139]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_0/in_l_re_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_1/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:136]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_0/in_l_im_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_1/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:137]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_1/in_l_re_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_2/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:136]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_1/in_l_im_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_2/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:137]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_2/in_l_re_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_3/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:136]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_2/in_l_im_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_3/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:137]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_3/in_l_re_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_4/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:136]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_3/in_l_im_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_4/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:137]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_4/in_l_re_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_5/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:136]
INFO: [Synth 8-4471] merging register 'corr_5_inst/inst_corr_4/in_l_im_reg_reg[7:0]' into 'corr_5_inst/inst_sh_reg_5/dout_2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v:137]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1737.316 ; gain = 263.680 ; free physical = 246127 ; free virtual = 314739
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1737.320 ; gain = 263.684 ; free physical = 246063 ; free virtual = 314676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.320 ; gain = 263.684 ; free physical = 246030 ; free virtual = 314650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.320 ; gain = 263.684 ; free physical = 245983 ; free virtual = 314602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.320 ; gain = 263.684 ; free physical = 245981 ; free virtual = 314600
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.320 ; gain = 263.684 ; free physical = 245976 ; free virtual = 314595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.320 ; gain = 263.684 ; free physical = 245972 ; free virtual = 314590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.320 ; gain = 263.684 ; free physical = 245966 ; free virtual = 314585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.320 ; gain = 263.684 ; free physical = 245966 ; free virtual = 314585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   144|
|2     |LUT1   |     7|
|3     |LUT2   |   422|
|4     |LUT3   |   116|
|5     |LUT4   |   276|
|6     |LUT5   |    40|
|7     |LUT6   |   444|
|8     |FDRE   |   930|
|9     |FDSE   |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+---------------------+------+
|      |Instance              |Module               |Cells |
+------+----------------------+---------------------+------+
|1     |top                   |                     |  2387|
|2     |  corr_5_inst         |wrapper_corr_5_seq   |  1944|
|3     |    inst_corr_0       |corr_seq             |   616|
|4     |    inst_corr_1       |corr_seq_7           |   152|
|5     |    inst_corr_2       |corr_seq_8           |   152|
|6     |    inst_corr_3       |corr_seq_9           |   152|
|7     |    inst_corr_4       |corr_seq_10          |   152|
|8     |    inst_corr_5       |corr_seq_11          |   236|
|9     |    inst_sh_reg_0     |sh_reg               |    16|
|10    |    inst_sh_reg_1     |sh_reg_12            |    68|
|11    |    inst_sh_reg_2     |sh_reg_13            |    72|
|12    |    inst_sh_reg_3     |sh_reg_14            |    72|
|13    |    inst_sh_reg_4     |sh_reg_15            |    72|
|14    |    inst_sh_reg_5     |sh_reg_16            |    72|
|15    |    inst_sh_reg_r_1   |sh_reg_17            |    16|
|16    |  norm_inst_left      |wrapper_norm_seq     |   222|
|17    |    my_div_inst_1     |my_wrapper_divider_3 |    61|
|18    |      my_divider_inst |my_divider_6         |    57|
|19    |    my_div_inst_2     |my_wrapper_divider_4 |    60|
|20    |      my_divider_inst |my_divider_5         |    56|
|21    |  norm_inst_right     |wrapper_norm_seq_0   |   221|
|22    |    my_div_inst_1     |my_wrapper_divider   |    60|
|23    |      my_divider_inst |my_divider_2         |    56|
|24    |    my_div_inst_2     |my_wrapper_divider_1 |    60|
|25    |      my_divider_inst |my_divider           |    56|
+------+----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.320 ; gain = 263.684 ; free physical = 245965 ; free virtual = 314584
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.320 ; gain = 263.684 ; free physical = 245964 ; free virtual = 314582
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.324 ; gain = 263.684 ; free physical = 245972 ; free virtual = 314591
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.492 ; gain = 0.000 ; free physical = 245723 ; free virtual = 314342
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1853.492 ; gain = 379.953 ; free physical = 245772 ; free virtual = 314391
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2416.145 ; gain = 562.652 ; free physical = 245143 ; free virtual = 313765
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.145 ; gain = 0.000 ; free physical = 245144 ; free virtual = 313766
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.156 ; gain = 0.000 ; free physical = 245142 ; free virtual = 313766
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2551.434 ; gain = 0.004 ; free physical = 244783 ; free virtual = 313405

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 142e925f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244779 ; free virtual = 313402

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 142e925f8

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244758 ; free virtual = 313381
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 81d7460d

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244762 ; free virtual = 313385
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bb447a89

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244768 ; free virtual = 313390
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bb447a89

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244766 ; free virtual = 313389
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fc96f649

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244768 ; free virtual = 313390
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fc96f649

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244768 ; free virtual = 313391
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244768 ; free virtual = 313391
Ending Logic Optimization Task | Checksum: fc96f649

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244769 ; free virtual = 313391

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fc96f649

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244766 ; free virtual = 313389

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fc96f649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244766 ; free virtual = 313389

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244766 ; free virtual = 313389
Ending Netlist Obfuscation Task | Checksum: fc96f649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2551.434 ; gain = 0.000 ; free physical = 244766 ; free virtual = 313389
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2551.434 ; gain = 0.004 ; free physical = 244766 ; free virtual = 313389
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: fc96f649
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module wrapper_norm_corr_5_seq ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2583.430 ; gain = 0.000 ; free physical = 244706 ; free virtual = 313329
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.597 | TNS=0.000 |
IDT: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2586.422 ; gain = 2.992 ; free physical = 244692 ; free virtual = 313315
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2587.418 ; gain = 3.988 ; free physical = 244699 ; free virtual = 313322
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2784.609 ; gain = 197.191 ; free physical = 244714 ; free virtual = 313337
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2784.609 ; gain = 201.180 ; free physical = 244711 ; free virtual = 313333

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244726 ; free virtual = 313349


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design wrapper_norm_corr_5_seq ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 938
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: fc96f649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244723 ; free virtual = 313346
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: fc96f649
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2784.609 ; gain = 233.176 ; free physical = 244727 ; free virtual = 313350
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28031112 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fc96f649

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244750 ; free virtual = 313372
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: fc96f649

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244749 ; free virtual = 313371
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: fc96f649

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244703 ; free virtual = 313326
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: fc96f649

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244732 ; free virtual = 313355
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fc96f649

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244732 ; free virtual = 313355

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244731 ; free virtual = 313354
Ending Netlist Obfuscation Task | Checksum: fc96f649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244732 ; free virtual = 313354
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244433 ; free virtual = 313067
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 98d3f4e5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244432 ; free virtual = 313066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244432 ; free virtual = 313065

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3b98a6d6

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244440 ; free virtual = 313065

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6639a9d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244436 ; free virtual = 313061

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6639a9d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244436 ; free virtual = 313061
Phase 1 Placer Initialization | Checksum: 6639a9d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244436 ; free virtual = 313061

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c90f2e9b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244417 ; free virtual = 313042

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244422 ; free virtual = 313047

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 100d0f7d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244422 ; free virtual = 313047
Phase 2 Global Placement | Checksum: b9bc731d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244416 ; free virtual = 313041

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b9bc731d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244415 ; free virtual = 313040

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 187d86cea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244408 ; free virtual = 313033

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14e265004

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244407 ; free virtual = 313032

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cf7e21c9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244406 ; free virtual = 313031

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f63ee860

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244376 ; free virtual = 313001

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 147a87512

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244372 ; free virtual = 312997

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11a9d9fcf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244369 ; free virtual = 312994
Phase 3 Detail Placement | Checksum: 11a9d9fcf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244368 ; free virtual = 312993

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: aeb938dc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: aeb938dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244369 ; free virtual = 312995
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.336. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10ef3f77f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244362 ; free virtual = 312987
Phase 4.1 Post Commit Optimization | Checksum: 10ef3f77f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244357 ; free virtual = 312982

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10ef3f77f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244347 ; free virtual = 312972

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10ef3f77f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244340 ; free virtual = 312966

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244340 ; free virtual = 312965
Phase 4.4 Final Placement Cleanup | Checksum: 15ef8196c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244335 ; free virtual = 312960
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15ef8196c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244329 ; free virtual = 312954
Ending Placer Task | Checksum: df06f9f9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244327 ; free virtual = 312952
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244324 ; free virtual = 312949
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244326 ; free virtual = 312951
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244340 ; free virtual = 312965
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244310 ; free virtual = 312938
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 39d91f12 ConstDB: 0 ShapeSum: a52ddae7 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "wen" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wen". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 7675ea45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244342 ; free virtual = 313021
Post Restoration Checksum: NetGraph: 43823255 NumContArr: 32f3b7f0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7675ea45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244341 ; free virtual = 313020

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7675ea45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244307 ; free virtual = 312986

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7675ea45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244306 ; free virtual = 312985
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c2820c33

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244280 ; free virtual = 312955
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.459  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 14a854b25

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244280 ; free virtual = 312960

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1678ee553

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244268 ; free virtual = 312939

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.343  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10aad5a24

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244240 ; free virtual = 312912
Phase 4 Rip-up And Reroute | Checksum: 10aad5a24

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244241 ; free virtual = 312912

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10aad5a24

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244242 ; free virtual = 312913

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10aad5a24

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244242 ; free virtual = 312913
Phase 5 Delay and Skew Optimization | Checksum: 10aad5a24

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244241 ; free virtual = 312912

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c5335727

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244235 ; free virtual = 312906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.343  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c5335727

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244233 ; free virtual = 312905
Phase 6 Post Hold Fix | Checksum: 1c5335727

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244233 ; free virtual = 312904

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.195299 %
  Global Horizontal Routing Utilization  = 0.283976 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 136ff308b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244220 ; free virtual = 312892

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 136ff308b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244218 ; free virtual = 312889

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e3a01423

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244209 ; free virtual = 312880

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.343  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e3a01423

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244206 ; free virtual = 312878
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244238 ; free virtual = 312910

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244237 ; free virtual = 312909
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244236 ; free virtual = 312907
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244214 ; free virtual = 312886
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2784.609 ; gain = 0.000 ; free physical = 244210 ; free virtual = 312886
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2901.750 ; gain = 0.000 ; free physical = 245159 ; free virtual = 313795
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:38:37 2022...
