{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1686219683604 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_uart EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"top_uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686219683604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686219683636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686219683636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686219683636 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686219683700 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686219683715 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686219683906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686219683906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686219683906 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686219683906 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686219683906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 535 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686219683906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 537 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686219683906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 539 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686219683906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 541 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686219683906 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686219683906 ""}
{ "Info" "ISTA_SDC_FOUND" "top_uart.sdc " "Reading SDC File: 'top_uart.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1686219684632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1686219684632 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1686219684648 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1686219684648 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686219684648 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686219684648 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686219684648 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686219684648 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686219684664 ""}  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 20 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 521 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686219684664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686219684870 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686219684870 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686219684874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686219684874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686219684874 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686219684874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686219684874 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686219684874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686219685075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1686219685075 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686219685075 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686219685107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686219685576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686219685663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686219685663 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686219685876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686219685876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686219686043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1686219686502 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686219686502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686219686566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1686219686566 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1686219686566 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686219686566 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1686219686582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686219686613 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686219686866 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686219686898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686219687216 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686219687563 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone III " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd 3.3-V LVTTL U22 " "Pin rxd uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { rxd } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 22 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219688117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "n_rst 2.5 V H2 " "Pin n_rst uses I/O standard 2.5 V at H2" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { n_rst } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_rst" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 20 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219688117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw9 2.5 V E4 " "Pin sw9 uses I/O standard 2.5 V at E4" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { sw9 } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw9" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 24 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219688117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_data\[3\] 2.5 V G4 " "Pin tx_data\[3\] uses I/O standard 2.5 V at G4" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_data[3] } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[3\]" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 21 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219688117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_data\[0\] 2.5 V J6 " "Pin tx_data\[0\] uses I/O standard 2.5 V at J6" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_data[0] } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[0\]" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 21 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219688117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_data\[1\] 2.5 V H5 " "Pin tx_data\[1\] uses I/O standard 2.5 V at H5" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_data[1] } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[1\]" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 21 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219688117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tx_data\[2\] 2.5 V H6 " "Pin tx_data\[2\] uses I/O standard 2.5 V at H6" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_data[2] } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[2\]" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 21 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219688117 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "load 2.5 V G3 " "Pin load uses I/O standard 2.5 V at G3" {  } { { "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/verilog/altera/13.1/quartus/bin64/pin_planner.ppl" { load } } } { "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/verilog/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "load" } } } } { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 23 0 0 } } { "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/verilog/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/verilog/git_basic2023/lab02_tlqkf/uart1/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1686219688117 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1686219688117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/verilog/git_basic2023/lab02_tlqkf/uart1/output_files/top_uart.fit.smsg " "Generated suppressed messages file C:/verilog/git_basic2023/lab02_tlqkf/uart1/output_files/top_uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686219688196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5327 " "Peak virtual memory: 5327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686219688419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 19:21:28 2023 " "Processing ended: Thu Jun 08 19:21:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686219688419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686219688419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686219688419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686219688419 ""}
