<stg><name>sqrt</name>


<trans_list>

<trans id="195" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
<literal name="and_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="7" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
<literal name="and_ln27_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
<literal name="and_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="38" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0 %p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="128">
<![CDATA[
:1 %trunc_ln27 = trunc i128 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln27 = icmp_eq  i32 %trunc_ln27, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln27_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:4 %normalizer = bitcast i32 %trunc_ln27_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln27 = br i1 %icmp_ln27, void %.critedge21, void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_1 = fcmp_oeq  i32 %normalizer, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln27_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln27_8"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln27_1 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3 %icmp_ln27_2 = icmp_eq  i23 %trunc_ln27_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %or_ln27 = or i1 %icmp_ln27_2, i1 %icmp_ln27_1

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_1 = fcmp_oeq  i32 %normalizer, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %and_ln27 = and i1 %or_ln27, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln27 = br i1 %and_ln27, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln27_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln27_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln27_1 = bitcast i32 %trunc_ln27_2

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_3 = fcmp_oeq  i32 %bitcast_ln27_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 87, i32 94

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln27_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 64, i32 86

]]></Node>
<StgValue><ssdm name="trunc_ln27_9"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln27_3 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln27_4 = icmp_eq  i23 %trunc_ln27_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln27_1 = or i1 %icmp_ln27_4, i1 %icmp_ln27_3

]]></Node>
<StgValue><ssdm name="or_ln27_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_3 = fcmp_oeq  i32 %bitcast_ln27_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln27_1 = and i1 %or_ln27_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln27_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln27 = br i1 %and_ln27_1, void %.critedge, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:0 %trunc_ln27_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln27_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:1 %bitcast_ln27_2 = bitcast i32 %trunc_ln27_3

]]></Node>
<StgValue><ssdm name="bitcast_ln27_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:7 %tmp_5 = fcmp_oeq  i32 %bitcast_ln27_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:2 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 119, i32 126

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:3 %trunc_ln27_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 96, i32 118

]]></Node>
<StgValue><ssdm name="trunc_ln27_s"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BaneqEf.exit:4 %icmp_ln27_5 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_5"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BaneqEf.exit:5 %icmp_ln27_6 = icmp_eq  i23 %trunc_ln27_s, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_6"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit:6 %or_ln27_2 = or i1 %icmp_ln27_6, i1 %icmp_ln27_5

]]></Node>
<StgValue><ssdm name="or_ln27_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:7 %tmp_5 = fcmp_oeq  i32 %bitcast_ln27_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit:8 %and_ln27_2 = and i1 %or_ln27_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln27_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:9 %br_ln271 = br i1 %and_ln27_2, void %.critedge, void %_ZNK3BaneqEf.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0 %tmp_7 = fcmp_oeq  i32 %normalizer, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0 %tmp_7 = fcmp_oeq  i32 %normalizer, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:1 %and_ln27_3 = and i1 %or_ln27, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln27_3"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln27 = br i1 %and_ln27_3, void %.critedge21, void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln27_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln27_4"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln27_3 = bitcast i32 %trunc_ln27_4

]]></Node>
<StgValue><ssdm name="bitcast_ln27_3"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_9 = fcmp_oeq  i32 %bitcast_ln27_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 87, i32 94

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln27_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 64, i32 86

]]></Node>
<StgValue><ssdm name="trunc_ln27_6"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln27_7 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_7"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln27_8 = icmp_eq  i23 %trunc_ln27_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_8"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln27_3 = or i1 %icmp_ln27_8, i1 %icmp_ln27_7

]]></Node>
<StgValue><ssdm name="or_ln27_3"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_9 = fcmp_oeq  i32 %bitcast_ln27_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln27_4 = and i1 %or_ln27_3, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln27_4"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln27 = br i1 %and_ln27_4, void %.critedge21, void %_ZNK3BaneqEf.exit11

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:0 %trunc_ln27_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln27_5"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:1 %bitcast_ln27_4 = bitcast i32 %trunc_ln27_5

]]></Node>
<StgValue><ssdm name="bitcast_ln27_4"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:7 %tmp_6 = fcmp_oeq  i32 %bitcast_ln27_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:2 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 119, i32 126

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:3 %trunc_ln27_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 96, i32 118

]]></Node>
<StgValue><ssdm name="trunc_ln27_7"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BaneqEf.exit11:4 %icmp_ln27_9 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_9"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BaneqEf.exit11:5 %icmp_ln27_10 = icmp_eq  i23 %trunc_ln27_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_10"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit11:6 %or_ln27_4 = or i1 %icmp_ln27_10, i1 %icmp_ln27_9

]]></Node>
<StgValue><ssdm name="or_ln27_4"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit11:7 %tmp_6 = fcmp_oeq  i32 %bitcast_ln27_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit11:8 %and_ln27_5 = and i1 %or_ln27_4, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln27_5"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit11:9 %br_ln271 = br i1 %and_ln27_5, void %.critedge21, void %_ZNK3BaneqEf.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge21:0 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
.critedge21:1 %bitcast_ln279 = bitcast i32 %trunc_ln1

]]></Node>
<StgValue><ssdm name="bitcast_ln279"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:2 %eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge21:3 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
.critedge21:4 %bitcast_ln280 = bitcast i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="bitcast_ln280"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:5 %eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="31" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge21:21 %p = partselect i31 @_ssdm_op_PartSelect.i31.i128.i32.i32, i128 %p_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
<literal name="and_ln27_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
<literal name="and_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit._crit_edge:1 %trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27_3" val="1"/>
<literal name="and_ln27_4" val="1"/>
<literal name="and_ln27_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="and_ln27" val="1"/>
<literal name="and_ln27_1" val="1"/>
<literal name="and_ln27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit._crit_edge:2 %bitcast_ln272 = bitcast i32 %trunc_ln3

]]></Node>
<StgValue><ssdm name="bitcast_ln272"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:2 %eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:5 %eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:2 %eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:5 %eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:2 %eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:5 %eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="117" st_id="11" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:2 %eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:5 %eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="119" st_id="12" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:2 %eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:5 %eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:2 %eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:5 %eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:2 %eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:5 %eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="125" st_id="15" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:2 %eps_2 = fdiv i32 %bitcast_ln279, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:5 %eps_2_1 = fdiv i32 %bitcast_ln280, i32 %normalizer

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:8 %mul5_i = fmul i32 %eps_2, i32 0

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:10 %mul12_i = fmul i32 %eps_2_1, i32 0

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="129" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:8 %mul5_i = fmul i32 %eps_2, i32 0

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:10 %mul12_i = fmul i32 %eps_2_1, i32 0

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="131" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:8 %mul5_i = fmul i32 %eps_2, i32 0

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:10 %mul12_i = fmul i32 %eps_2_1, i32 0

]]></Node>
<StgValue><ssdm name="mul12_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="133" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:9 %eps_3 = fadd i32 %mul5_i, i32 %mul5_i

]]></Node>
<StgValue><ssdm name="eps_3"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:11 %add16_i = fadd i32 %mul12_i, i32 %mul12_i

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="135" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:9 %eps_3 = fadd i32 %mul5_i, i32 %mul5_i

]]></Node>
<StgValue><ssdm name="eps_3"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:11 %add16_i = fadd i32 %mul12_i, i32 %mul12_i

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:12 %mul19_i = fmul i32 %eps_2, i32 %eps_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="138" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:9 %eps_3 = fadd i32 %mul5_i, i32 %mul5_i

]]></Node>
<StgValue><ssdm name="eps_3"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:11 %add16_i = fadd i32 %mul12_i, i32 %mul12_i

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:12 %mul19_i = fmul i32 %eps_2, i32 %eps_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="141" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:9 %eps_3 = fadd i32 %mul5_i, i32 %mul5_i

]]></Node>
<StgValue><ssdm name="eps_3"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:11 %add16_i = fadd i32 %mul12_i, i32 %mul12_i

]]></Node>
<StgValue><ssdm name="add16_i"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:12 %mul19_i = fmul i32 %eps_2, i32 %eps_2

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="144" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:6 %conv = fmul i32 %eps_2, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:13 %eps_3_1 = fadd i32 %add16_i, i32 %mul19_i

]]></Node>
<StgValue><ssdm name="eps_3_1"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:14 %mul = fmul i32 %eps_3, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="147" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:6 %conv = fmul i32 %eps_2, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="148" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:13 %eps_3_1 = fadd i32 %add16_i, i32 %mul19_i

]]></Node>
<StgValue><ssdm name="eps_3_1"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:14 %mul = fmul i32 %eps_3, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="150" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:6 %conv = fmul i32 %eps_2, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="151" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:13 %eps_3_1 = fadd i32 %add16_i, i32 %mul19_i

]]></Node>
<StgValue><ssdm name="eps_3_1"/></StgValue>
</operation>

<operation id="152" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:14 %mul = fmul i32 %eps_3, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="153" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:13 %eps_3_1 = fadd i32 %add16_i, i32 %mul19_i

]]></Node>
<StgValue><ssdm name="eps_3_1"/></StgValue>
</operation>

<operation id="154" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:15 %add = fadd i32 %conv, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="155" st_id="26" stage="8" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:18 %normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer

]]></Node>
<StgValue><ssdm name="normalizer_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="156" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:7 %conv1 = fmul i32 %eps_2_1, i32 0.5

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="157" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:15 %add = fadd i32 %conv, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="158" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:16 %mul1 = fmul i32 %eps_3_1, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="159" st_id="27" stage="7" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:18 %normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer

]]></Node>
<StgValue><ssdm name="normalizer_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="160" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:7 %conv1 = fmul i32 %eps_2_1, i32 0.5

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="161" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:15 %add = fadd i32 %conv, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="162" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:16 %mul1 = fmul i32 %eps_3_1, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="163" st_id="28" stage="6" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:18 %normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer

]]></Node>
<StgValue><ssdm name="normalizer_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="164" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:7 %conv1 = fmul i32 %eps_2_1, i32 0.5

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="165" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:15 %add = fadd i32 %conv, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="166" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:16 %mul1 = fmul i32 %eps_3_1, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="167" st_id="29" stage="5" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:18 %normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer

]]></Node>
<StgValue><ssdm name="normalizer_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="168" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:17 %add1 = fadd i32 %conv1, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="169" st_id="30" stage="4" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:18 %normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer

]]></Node>
<StgValue><ssdm name="normalizer_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="170" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:17 %add1 = fadd i32 %conv1, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="171" st_id="31" stage="3" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:18 %normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer

]]></Node>
<StgValue><ssdm name="normalizer_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="172" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:17 %add1 = fadd i32 %conv1, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="173" st_id="32" stage="2" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:18 %normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer

]]></Node>
<StgValue><ssdm name="normalizer_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="174" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:17 %add1 = fadd i32 %conv1, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="175" st_id="33" stage="1" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:18 %normalizer_2 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer

]]></Node>
<StgValue><ssdm name="normalizer_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="176" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:19 %num_res_1 = fmul i32 %add, i32 %normalizer_2

]]></Node>
<StgValue><ssdm name="num_res_1"/></StgValue>
</operation>

<operation id="177" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:20 %num_res_2 = fmul i32 %add1, i32 %normalizer_2

]]></Node>
<StgValue><ssdm name="num_res_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="178" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:19 %num_res_1 = fmul i32 %add, i32 %normalizer_2

]]></Node>
<StgValue><ssdm name="num_res_1"/></StgValue>
</operation>

<operation id="179" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:20 %num_res_2 = fmul i32 %add1, i32 %normalizer_2

]]></Node>
<StgValue><ssdm name="num_res_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="180" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:19 %num_res_1 = fmul i32 %add, i32 %normalizer_2

]]></Node>
<StgValue><ssdm name="num_res_1"/></StgValue>
</operation>

<operation id="181" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge21:20 %num_res_2 = fmul i32 %add1, i32 %normalizer_2

]]></Node>
<StgValue><ssdm name="num_res_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="182" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_2" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27_1" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_5" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_4" val="0"/>
</and_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln27_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.critedge21:22 %br_ln297 = br void

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="183" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %this_num_0_write_assign = phi i32 %normalizer, void %_ZNK3BaneqEf.exit._crit_edge, i32 %normalizer_2, void %.critedge21

]]></Node>
<StgValue><ssdm name="this_num_0_write_assign"/></StgValue>
</operation>

<operation id="184" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %this_num_1_write_assign = phi i32 %p_1_1, void %_ZNK3BaneqEf.exit._crit_edge, i32 %num_res_1, void %.critedge21

]]></Node>
<StgValue><ssdm name="this_num_1_write_assign"/></StgValue>
</operation>

<operation id="185" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %this_num_2_write_assign = phi i32 %bitcast_ln272, void %_ZNK3BaneqEf.exit._crit_edge, i32 %num_res_2, void %.critedge21

]]></Node>
<StgValue><ssdm name="this_num_2_write_assign"/></StgValue>
</operation>

<operation id="186" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:3 %this_p_write_assign = phi i31 0, void %_ZNK3BaneqEf.exit._crit_edge, i31 %p, void %.critedge21

]]></Node>
<StgValue><ssdm name="this_p_write_assign"/></StgValue>
</operation>

<operation id="187" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="31">
<![CDATA[
:4 %sext_ln0 = sext i31 %this_p_write_assign

]]></Node>
<StgValue><ssdm name="sext_ln0"/></StgValue>
</operation>

<operation id="188" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:5 %mrv = insertvalue i128 <undef>, i32 %sext_ln0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="189" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:6 %mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="190" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:7 %mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="191" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:8 %mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="192" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="128">
<![CDATA[
:9 %ret_ln298 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln298"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="193" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit._crit_edge:0 %p_1_1 = phi i32 %bitcast_ln27_1, void %_ZNK3BaneqEf.exit, i32 %bitcast_ln27_3, void %_ZNK3BaneqEf.exit11

]]></Node>
<StgValue><ssdm name="p_1_1"/></StgValue>
</operation>

<operation id="194" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit._crit_edge:3 %br_ln272 = br void

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
