Simplify logic to find chip layout bounds