

================================================================
== Vitis HLS Report for 'MAC_Pipeline_VITIS_LOOP_56_2'
================================================================
* Date:           Wed Oct 30 15:12:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MAC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_2  |        ?|        ?|        18|         15|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    120|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   2|    306|    231|    -|
|Memory           |        0|   -|     32|      7|    -|
|Multiplexer      |        -|   -|      -|    267|    -|
|Register         |        -|   -|    499|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   2|    837|    625|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   2|      2|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   2|  306|  231|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |MAC_tanh_in_U  |MAC_Pipeline_VITIS_LOOP_56_2_MAC_tanh_in_ROM_AUTO_1R  |        0|  32|   7|    0|    13|   32|     1|          416|
    +---------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                                      |        0|  32|   7|    0|    13|   32|     1|          416|
    +---------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_190_p2     |         +|   0|  0|  38|          31|           1|
    |and_ln58_fu_249_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_fu_185_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln58_1_fu_237_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln58_fu_231_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln58_fu_243_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln67_fu_255_p3  |    select|   0|  0|  32|           1|          30|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 120|          98|          70|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         16|    1|         16|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_xold_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_y_load      |   9|          2|   32|         64|
    |grp_fu_115_opcode            |  13|          3|    2|          6|
    |grp_fu_115_p0                |  13|          3|   32|         96|
    |grp_fu_115_p1                |  13|          3|   32|         96|
    |grp_fu_123_p0                |  17|          4|   32|        128|
    |grp_fu_123_p1                |  21|          5|   32|        160|
    |grp_fu_128_p0                |  13|          3|   32|         96|
    |grp_fu_128_p1                |  13|          3|   32|         96|
    |i_fu_72                      |   9|          2|   31|         62|
    |pow_fu_68                    |   9|          2|   32|         64|
    |xold_fu_64                   |   9|          2|   32|         64|
    |y_fu_60                      |   9|          2|   32|         64|
    |z_fu_56                      |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 267|         62|  422|       1148|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |MAC_tanh_in_load_reg_369     |  32|   0|   32|          0|
    |ap_CS_fsm                    |  15|   0|   15|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_72                      |  31|   0|   31|          0|
    |icmp_ln56_reg_340            |   1|   0|    1|          0|
    |mul7_reg_386                 |  32|   0|   32|          0|
    |pow_fu_68                    |  32|   0|   32|          0|
    |pow_load_reg_351             |  32|   0|   32|          0|
    |reg_137                      |  32|   0|   32|          0|
    |reg_143                      |  32|   0|   32|          0|
    |reg_149                      |  32|   0|   32|          0|
    |select_ln67_reg_363          |   1|   0|   32|         31|
    |xold_fu_64                   |  32|   0|   32|          0|
    |xold_load_reg_380            |  32|   0|   32|          0|
    |y_1_reg_391                  |  32|   0|   32|          0|
    |y_fu_60                      |  32|   0|   32|          0|
    |y_load_reg_374               |  32|   0|   32|          0|
    |z_fu_56                      |  32|   0|   32|          0|
    |z_load_reg_344               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 499|   0|  530|         31|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_173_p_din0    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_173_p_din1    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_173_p_opcode  |  out|    2|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_173_p_dout0   |   in|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_173_p_ce      |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_161_p_din0    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_161_p_din1    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_161_p_dout0   |   in|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_161_p_ce      |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_165_p_din0    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_165_p_din1    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_165_p_dout0   |   in|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_165_p_ce      |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_169_p_din0    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_169_p_din1    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_169_p_opcode  |  out|    5|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_169_p_dout0   |   in|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|grp_fu_169_p_ce      |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_56_2|  return value|
|z_5_reload           |   in|   32|     ap_none|                    z_5_reload|        scalar|
|j                    |   in|   32|     ap_none|                             j|        scalar|
|x_2_out              |  out|   32|      ap_vld|                       x_2_out|       pointer|
|x_2_out_ap_vld       |  out|    1|      ap_vld|                       x_2_out|       pointer|
|y_out                |  out|   32|      ap_vld|                         y_out|       pointer|
|y_out_ap_vld         |  out|    1|      ap_vld|                         y_out|       pointer|
+---------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 15, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%z = alloca i32 1"   --->   Operation 21 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 22 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%xold = alloca i32 1"   --->   Operation 23 'alloca' 'xold' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pow = alloca i32 1"   --->   Operation 24 'alloca' 'pow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j"   --->   Operation 26 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%z_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %z_5_reload"   --->   Operation 27 'read' 'z_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0.5, i32 %pow"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 1.2705, i32 %xold"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %y"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %z_5_reload_read, i32 %z"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.78>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [MAC.c:56]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_2_cast = zext i31 %i_1" [MAC.c:56]   --->   Operation 35 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.43ns)   --->   "%icmp_ln56 = icmp_slt  i32 %i_2_cast, i32 %j_read" [MAC.c:56]   --->   Operation 37 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.66ns)   --->   "%add_ln56 = add i31 %i_1, i31 1" [MAC.c:56]   --->   Operation 38 'add' 'add_ln56' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.end29.loopexit.exitStub, void %for.body10.split" [MAC.c:56]   --->   Operation 39 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%z_load = load i32 %z" [MAC.c:69]   --->   Operation 40 'load' 'z_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%pow_load = load i32 %pow" [MAC.c:71]   --->   Operation 41 'load' 'pow_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_2_cast1 = zext i31 %i_1" [MAC.c:56]   --->   Operation 42 'zext' 'i_2_cast1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (5.09ns)   --->   "%tmp_3 = fcmp_ogt  i32 %z_load, i32 0" [MAC.c:58]   --->   Operation 43 'fcmp' 'tmp_3' <Predicate = (icmp_ln56)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%MAC_tanh_in_addr = getelementptr i32 %MAC_tanh_in, i64 0, i64 %i_2_cast1" [MAC.c:69]   --->   Operation 44 'getelementptr' 'MAC_tanh_in_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.15ns)   --->   "%MAC_tanh_in_load = load i4 %MAC_tanh_in_addr" [MAC.c:69]   --->   Operation 45 'load' 'MAC_tanh_in_load' <Predicate = (icmp_ln56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 13> <ROM>
ST_2 : Operation 46 [4/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:71]   --->   Operation 46 'fmul' 'pow_1' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln56 = store i31 %add_ln56, i31 %i" [MAC.c:56]   --->   Operation 47 'store' 'store_ln56' <Predicate = (icmp_ln56)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %z_load" [MAC.c:58]   --->   Operation 48 'bitcast' 'bitcast_ln58' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58, i32 23, i32 30" [MAC.c:58]   --->   Operation 49 'partselect' 'tmp_2' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %bitcast_ln58" [MAC.c:58]   --->   Operation 50 'trunc' 'trunc_ln58' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.47ns)   --->   "%icmp_ln58 = icmp_ne  i8 %tmp_2, i8 255" [MAC.c:58]   --->   Operation 51 'icmp' 'icmp_ln58' <Predicate = (icmp_ln56)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.40ns)   --->   "%icmp_ln58_1 = icmp_eq  i23 %trunc_ln58, i23 0" [MAC.c:58]   --->   Operation 52 'icmp' 'icmp_ln58_1' <Predicate = (icmp_ln56)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%or_ln58 = or i1 %icmp_ln58_1, i1 %icmp_ln58" [MAC.c:58]   --->   Operation 53 'or' 'or_ln58' <Predicate = (icmp_ln56)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (5.09ns)   --->   "%tmp_3 = fcmp_ogt  i32 %z_load, i32 0" [MAC.c:58]   --->   Operation 54 'fcmp' 'tmp_3' <Predicate = (icmp_ln56)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%and_ln58 = and i1 %or_ln58, i1 %tmp_3" [MAC.c:58]   --->   Operation 55 'and' 'and_ln58' <Predicate = (icmp_ln56)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln67 = select i1 %and_ln58, i32 1, i32 -1" [MAC.c:67]   --->   Operation 56 'select' 'select_ln67' <Predicate = (icmp_ln56)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/2] (2.15ns)   --->   "%MAC_tanh_in_load = load i4 %MAC_tanh_in_addr" [MAC.c:69]   --->   Operation 57 'load' 'MAC_tanh_in_load' <Predicate = (icmp_ln56)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 13> <ROM>
ST_3 : Operation 58 [3/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:71]   --->   Operation 58 'fmul' 'pow_1' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [MAC.c:68]   --->   Operation 59 'load' 'y_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%xold_load = load i32 %xold" [MAC.c:68]   --->   Operation 60 'load' 'xold_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 61 [4/4] (5.78ns)   --->   "%mul1 = fmul i32 %select_ln67, i32 %y_load" [MAC.c:67]   --->   Operation 61 'fmul' 'mul1' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [4/4] (5.78ns)   --->   "%mul5 = fmul i32 %select_ln67, i32 %xold_load" [MAC.c:68]   --->   Operation 62 'fmul' 'mul5' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:71]   --->   Operation 63 'fmul' 'pow_1' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%y_load_1 = load i32 %y"   --->   Operation 110 'load' 'y_load_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%xold_load_1 = load i32 %xold"   --->   Operation 111 'load' 'xold_load_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %x_2_out, i32 %xold_load_1"   --->   Operation 112 'write' 'write_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y_out, i32 %y_load_1"   --->   Operation 113 'write' 'write_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 64 [3/4] (5.78ns)   --->   "%mul1 = fmul i32 %select_ln67, i32 %y_load" [MAC.c:67]   --->   Operation 64 'fmul' 'mul1' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [3/4] (5.78ns)   --->   "%mul5 = fmul i32 %select_ln67, i32 %xold_load" [MAC.c:68]   --->   Operation 65 'fmul' 'mul5' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [4/4] (5.78ns)   --->   "%mul7 = fmul i32 %select_ln67, i32 %MAC_tanh_in_load" [MAC.c:69]   --->   Operation 66 'fmul' 'mul7' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:71]   --->   Operation 67 'fmul' 'pow_1' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 68 [2/4] (5.78ns)   --->   "%mul1 = fmul i32 %select_ln67, i32 %y_load" [MAC.c:67]   --->   Operation 68 'fmul' 'mul1' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [2/4] (5.78ns)   --->   "%mul5 = fmul i32 %select_ln67, i32 %xold_load" [MAC.c:68]   --->   Operation 69 'fmul' 'mul5' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [3/4] (5.78ns)   --->   "%mul7 = fmul i32 %select_ln67, i32 %MAC_tanh_in_load" [MAC.c:69]   --->   Operation 70 'fmul' 'mul7' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %pow_1, i32 %pow" [MAC.c:56]   --->   Operation 71 'store' 'store_ln56' <Predicate = (icmp_ln56)> <Delay = 1.61>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 72 [1/4] (5.78ns)   --->   "%mul1 = fmul i32 %select_ln67, i32 %y_load" [MAC.c:67]   --->   Operation 72 'fmul' 'mul1' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/4] (5.78ns)   --->   "%mul5 = fmul i32 %select_ln67, i32 %xold_load" [MAC.c:68]   --->   Operation 73 'fmul' 'mul5' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [2/4] (5.78ns)   --->   "%mul7 = fmul i32 %select_ln67, i32 %MAC_tanh_in_load" [MAC.c:69]   --->   Operation 74 'fmul' 'mul7' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.78>
ST_8 : Operation 75 [4/4] (5.78ns)   --->   "%mul3 = fmul i32 %mul1, i32 %pow_load" [MAC.c:67]   --->   Operation 75 'fmul' 'mul3' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [4/4] (5.78ns)   --->   "%mul6 = fmul i32 %mul5, i32 %pow_load" [MAC.c:68]   --->   Operation 76 'fmul' 'mul6' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/4] (5.78ns)   --->   "%mul7 = fmul i32 %select_ln67, i32 %MAC_tanh_in_load" [MAC.c:69]   --->   Operation 77 'fmul' 'mul7' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 78 [3/4] (5.78ns)   --->   "%mul3 = fmul i32 %mul1, i32 %pow_load" [MAC.c:67]   --->   Operation 78 'fmul' 'mul3' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [3/4] (5.78ns)   --->   "%mul6 = fmul i32 %mul5, i32 %pow_load" [MAC.c:68]   --->   Operation 79 'fmul' 'mul6' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [7/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul7" [MAC.c:69]   --->   Operation 80 'fsub' 'z_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 81 [2/4] (5.78ns)   --->   "%mul3 = fmul i32 %mul1, i32 %pow_load" [MAC.c:67]   --->   Operation 81 'fmul' 'mul3' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [2/4] (5.78ns)   --->   "%mul6 = fmul i32 %mul5, i32 %pow_load" [MAC.c:68]   --->   Operation 82 'fmul' 'mul6' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [6/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul7" [MAC.c:69]   --->   Operation 83 'fsub' 'z_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 84 [1/4] (5.78ns)   --->   "%mul3 = fmul i32 %mul1, i32 %pow_load" [MAC.c:67]   --->   Operation 84 'fmul' 'mul3' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/4] (5.78ns)   --->   "%mul6 = fmul i32 %mul5, i32 %pow_load" [MAC.c:68]   --->   Operation 85 'fmul' 'mul6' <Predicate = (icmp_ln56)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [5/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul7" [MAC.c:69]   --->   Operation 86 'fsub' 'z_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 87 [7/7] (5.92ns)   --->   "%x = fadd i32 %xold_load, i32 %mul3" [MAC.c:67]   --->   Operation 87 'fadd' 'x' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [7/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul6" [MAC.c:68]   --->   Operation 88 'fadd' 'y_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [4/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul7" [MAC.c:69]   --->   Operation 89 'fsub' 'z_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 90 [6/7] (5.92ns)   --->   "%x = fadd i32 %xold_load, i32 %mul3" [MAC.c:67]   --->   Operation 90 'fadd' 'x' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [6/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul6" [MAC.c:68]   --->   Operation 91 'fadd' 'y_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [3/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul7" [MAC.c:69]   --->   Operation 92 'fsub' 'z_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 93 [5/7] (5.92ns)   --->   "%x = fadd i32 %xold_load, i32 %mul3" [MAC.c:67]   --->   Operation 93 'fadd' 'x' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [5/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul6" [MAC.c:68]   --->   Operation 94 'fadd' 'y_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [2/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul7" [MAC.c:69]   --->   Operation 95 'fsub' 'z_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 96 [4/7] (5.92ns)   --->   "%x = fadd i32 %xold_load, i32 %mul3" [MAC.c:67]   --->   Operation 96 'fadd' 'x' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [4/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul6" [MAC.c:68]   --->   Operation 97 'fadd' 'y_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul7" [MAC.c:69]   --->   Operation 98 'fsub' 'z_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 99 [3/7] (5.92ns)   --->   "%x = fadd i32 %xold_load, i32 %mul3" [MAC.c:67]   --->   Operation 99 'fadd' 'x' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [3/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul6" [MAC.c:68]   --->   Operation 100 'fadd' 'y_1' <Predicate = (icmp_ln56)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %z_1, i32 %z" [MAC.c:56]   --->   Operation 101 'store' 'store_ln56' <Predicate = (icmp_ln56)> <Delay = 1.61>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 102 [2/7] (5.92ns)   --->   "%x = fadd i32 %xold_load, i32 %mul3" [MAC.c:67]   --->   Operation 102 'fadd' 'x' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [2/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul6" [MAC.c:68]   --->   Operation 103 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 104 [1/7] (5.92ns)   --->   "%x = fadd i32 %xold_load, i32 %mul3" [MAC.c:67]   --->   Operation 104 'fadd' 'x' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 105 [1/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul6" [MAC.c:68]   --->   Operation 105 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.61>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [MAC.c:16]   --->   Operation 106 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %x, i32 %xold" [MAC.c:56]   --->   Operation 107 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 108 [1/1] (1.61ns)   --->   "%store_ln56 = store i32 %y_1, i32 %y" [MAC.c:56]   --->   Operation 108 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.body10" [MAC.c:56]   --->   Operation 109 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ MAC_tanh_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
z                 (alloca       ) [ 01111111111111111000]
y                 (alloca       ) [ 01111111111111111111]
xold              (alloca       ) [ 01111111111111111111]
pow               (alloca       ) [ 01111110000000000000]
i                 (alloca       ) [ 01100000000000000000]
j_read            (read         ) [ 00100000000000000000]
z_5_reload_read   (read         ) [ 00000000000000000000]
store_ln0         (store        ) [ 00000000000000000000]
store_ln0         (store        ) [ 00000000000000000000]
store_ln0         (store        ) [ 00000000000000000000]
store_ln0         (store        ) [ 00000000000000000000]
store_ln0         (store        ) [ 00000000000000000000]
br_ln0            (br           ) [ 00000000000000000000]
i_1               (load         ) [ 00000000000000000000]
i_2_cast          (zext         ) [ 00000000000000000000]
specpipeline_ln0  (specpipeline ) [ 00000000000000000000]
icmp_ln56         (icmp         ) [ 01111111111111111000]
add_ln56          (add          ) [ 00000000000000000000]
br_ln56           (br           ) [ 00000000000000000000]
z_load            (load         ) [ 00011111111111110000]
pow_load          (load         ) [ 00011111111100000000]
i_2_cast1         (zext         ) [ 00000000000000000000]
MAC_tanh_in_addr  (getelementptr) [ 00010000000000000000]
store_ln56        (store        ) [ 00000000000000000000]
bitcast_ln58      (bitcast      ) [ 00000000000000000000]
tmp_2             (partselect   ) [ 00000000000000000000]
trunc_ln58        (trunc        ) [ 00000000000000000000]
icmp_ln58         (icmp         ) [ 00000000000000000000]
icmp_ln58_1       (icmp         ) [ 00000000000000000000]
or_ln58           (or           ) [ 00000000000000000000]
tmp_3             (fcmp         ) [ 00000000000000000000]
and_ln58          (and          ) [ 00000000000000000000]
select_ln67       (select       ) [ 00001111100000000000]
MAC_tanh_in_load  (load         ) [ 00001111100000000000]
y_load            (load         ) [ 01110111111111111110]
xold_load         (load         ) [ 01110111111111111110]
pow_1             (fmul         ) [ 00000010000000000000]
store_ln56        (store        ) [ 00000000000000000000]
mul1              (fmul         ) [ 00000000111100000000]
mul5              (fmul         ) [ 00000000111100000000]
mul7              (fmul         ) [ 00000000011111110000]
mul3              (fmul         ) [ 01110000000011111110]
mul6              (fmul         ) [ 01110000000011111110]
z_1               (fsub         ) [ 01000000000000001000]
store_ln56        (store        ) [ 00000000000000000000]
x                 (fadd         ) [ 00001000000000000001]
y_1               (fadd         ) [ 00001000000000000001]
specloopname_ln16 (specloopname ) [ 00000000000000000000]
store_ln56        (store        ) [ 00000000000000000000]
store_ln56        (store        ) [ 00000000000000000000]
br_ln56           (br           ) [ 00000000000000000000]
y_load_1          (load         ) [ 00000000000000000000]
xold_load_1       (load         ) [ 00000000000000000000]
write_ln0         (write        ) [ 00000000000000000000]
write_ln0         (write        ) [ 00000000000000000000]
ret_ln0           (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_5_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_5_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="j">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MAC_tanh_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAC_tanh_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="z_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="y_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="xold_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xold/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="pow_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pow/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="j_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="z_5_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_5_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln0_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="MAC_tanh_in_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="31" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MAC_tanh_in_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MAC_tanh_in_load/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="7"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="z_1/9 x/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="8"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="y_1/12 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="pow_1/2 mul1/4 mul7/5 mul3/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul5/4 mul6/8 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pow_1 mul1 mul3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul5 mul6 "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_1 x "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="31" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_1_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="31" slack="1"/>
<pin id="180" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_2_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln56_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln56_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="z_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="pow_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_load/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_2_cast1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln56_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="0"/>
<pin id="211" dir="0" index="1" bw="31" slack="1"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bitcast_ln58_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln58/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="0" index="3" bw="6" slack="0"/>
<pin id="222" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln58_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln58_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln58_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="23" slack="0"/>
<pin id="239" dir="0" index="1" bw="23" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln58_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="and_ln58_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln67_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="y_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="3"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="xold_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="3"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xold_load/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln56_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="5"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln56_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="0" index="1" bw="32" slack="15"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/16 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln56_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="0" index="1" bw="32" slack="18"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/19 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln56_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="18"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/19 "/>
</bind>
</comp>

<comp id="290" class="1004" name="y_load_1_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="3"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load_1/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="xold_load_1_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="3"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xold_load_1/4 "/>
</bind>
</comp>

<comp id="298" class="1005" name="z_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="305" class="1005" name="y_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="313" class="1005" name="xold_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="xold "/>
</bind>
</comp>

<comp id="321" class="1005" name="pow_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pow "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="335" class="1005" name="j_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_read "/>
</bind>
</comp>

<comp id="340" class="1005" name="icmp_ln56_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="344" class="1005" name="z_load_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_load "/>
</bind>
</comp>

<comp id="351" class="1005" name="pow_load_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pow_load "/>
</bind>
</comp>

<comp id="358" class="1005" name="MAC_tanh_in_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="MAC_tanh_in_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="select_ln67_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

<comp id="369" class="1005" name="MAC_tanh_in_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="2"/>
<pin id="371" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="MAC_tanh_in_load "/>
</bind>
</comp>

<comp id="374" class="1005" name="y_load_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="xold_load_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xold_load "/>
</bind>
</comp>

<comp id="386" class="1005" name="mul7_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="391" class="1005" name="y_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="54" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="123" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="146"><net_src comp="128" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="152"><net_src comp="115" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="82" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="178" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="207"><net_src comp="178" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="213"><net_src comp="190" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="214" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="217" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="227" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="231" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="132" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="275"><net_src comp="137" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="149" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="149" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="301"><net_src comp="56" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="308"><net_src comp="60" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="316"><net_src comp="64" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="324"><net_src comp="68" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="331"><net_src comp="72" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="338"><net_src comp="76" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="343"><net_src comp="185" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="196" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="354"><net_src comp="200" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="361"><net_src comp="102" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="366"><net_src comp="255" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="372"><net_src comp="109" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="377"><net_src comp="263" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="383"><net_src comp="267" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="389"><net_src comp="123" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="394"><net_src comp="119" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="286" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_2_out | {4 }
	Port: y_out | {4 }
	Port: MAC_tanh_in | {}
 - Input state : 
	Port: MAC_Pipeline_VITIS_LOOP_56_2 : z_5_reload | {1 }
	Port: MAC_Pipeline_VITIS_LOOP_56_2 : j | {1 }
	Port: MAC_Pipeline_VITIS_LOOP_56_2 : MAC_tanh_in | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		i_2_cast : 1
		icmp_ln56 : 2
		add_ln56 : 1
		br_ln56 : 3
		i_2_cast1 : 1
		tmp_3 : 1
		MAC_tanh_in_addr : 2
		MAC_tanh_in_load : 3
		pow_1 : 1
		store_ln56 : 2
	State 3
		tmp_2 : 1
		trunc_ln58 : 1
		icmp_ln58 : 2
		icmp_ln58_1 : 2
		or_ln58 : 3
		and_ln58 : 3
		select_ln67 : 3
	State 4
		mul1 : 1
		mul5 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_115         |    2    |   306   |   231   |
|          |         grp_fu_119         |    2    |   306   |   231   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_123         |    3    |   143   |   140   |
|          |         grp_fu_128         |    3    |   143   |   140   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln56_fu_185      |    0    |    0    |    18   |
|   icmp   |      icmp_ln58_fu_231      |    0    |    0    |    11   |
|          |     icmp_ln58_1_fu_237     |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|    add   |       add_ln56_fu_190      |    0    |    0    |    38   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln67_fu_255     |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln58_fu_243       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |       and_ln58_fu_249      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   |      j_read_read_fu_76     |    0    |    0    |    0    |
|          | z_5_reload_read_read_fu_82 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_88   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_95   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_132         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |       i_2_cast_fu_181      |    0    |    0    |    0    |
|          |      i_2_cast1_fu_204      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_2_fu_217        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln58_fu_227     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    10   |   898   |   860   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|MAC_tanh_in_addr_reg_358|    4   |
|MAC_tanh_in_load_reg_369|   32   |
|        i_reg_328       |   31   |
|    icmp_ln56_reg_340   |    1   |
|     j_read_reg_335     |   32   |
|      mul7_reg_386      |   32   |
|    pow_load_reg_351    |   32   |
|       pow_reg_321      |   32   |
|         reg_137        |   32   |
|         reg_143        |   32   |
|         reg_149        |   32   |
|   select_ln67_reg_363  |   32   |
|    xold_load_reg_380   |   32   |
|      xold_reg_313      |   32   |
|       y_1_reg_391      |   32   |
|     y_load_reg_374     |   32   |
|        y_reg_305       |   32   |
|     z_load_reg_344     |   32   |
|        z_reg_298       |   32   |
+------------------------+--------+
|          Total         |   548  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_115    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_115    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_123    |  p0  |   4  |  32  |   128  ||    17   |
|     grp_fu_123    |  p1  |   5  |  32  |   160  ||    21   |
|     grp_fu_128    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_128    |  p1  |   3  |  32  |   96   ||    13   |
|     grp_fu_132    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   648  || 13.0746 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   898  |   860  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   96   |
|  Register |    -   |    -   |   548  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   13   |  1446  |   956  |
+-----------+--------+--------+--------+--------+
