// Seed: 3503131418
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1), .id_1(id_2), .id_2(id_1), .id_3(id_1), .id_4(1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    output tri1 id_4
);
  wire id_6;
  assign id_4 = 1;
  wire id_7;
  module_0(
      id_7, id_6, id_7
  );
endmodule
