$date
	Sat Oct 22 23:25:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#834161
b1 !
1"
#834162
b1 &
b1 %
1$
#834163
0"
#834166
1#
#834170
b0 &
b0 %
0#
0$
#1816764
b10 !
1"
#1816766
b10 &
b10 %
1$
#1816767
0"
#1816770
b1 &
b1 %
1#
#1816774
b0 &
0#
b0 %
0$
#2805489
b111 !
1"
#2805490
b111 &
b111 %
1$
#2805491
0"
#2805494
b10110 &
b10110 %
#2805498
b1011 &
b1011 %
#2805502
b100010 &
b100010 %
#2805506
b10001 &
b10001 %
#2805510
b110100 &
b110100 %
#2805514
b11010 &
b11010 %
#2805518
b1101 &
b1101 %
#2805522
b101000 &
b101000 %
#2805526
b10100 &
b10100 %
#2805530
b1010 &
b1010 %
#2805534
b101 &
b101 %
#2805538
b10000 &
b10000 %
#2805542
b1000 &
b1000 %
#2805546
b100 &
b100 %
#2805550
b10 &
b10 %
#2805554
b1 &
b1 %
1#
#2805558
b0 &
0#
b0 %
0$
#4500012
