// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1830\sampleModel1830_1_sub\Mysubsystem_7.v
// Created: 2024-06-10 14:29:41
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_7
// Source Path: sampleModel1830_1_sub/Subsystem/Mysubsystem_7
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_7
          (u1,
           u2,
           Out1);


  input   [7:0] u1;  // uint8
  input   [7:0] u2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [15:0] cfblk7_out1;  // uint16
  wire [7:0] cfblk207_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk96_out1;  // uint8


  assign cfblk7_out1 = {u1, u2};



  assign cfblk207_out1 = cfblk7_out1[7:0];



  assign dtc_out = cfblk207_out1;



  assign cfblk96_out1 = dtc_out;



  assign Out1 = cfblk96_out1;

endmodule  // Mysubsystem_7

