From 87e1f0dc4fbcf7460f931d6738cbd72eccc1c13b Mon Sep 17 00:00:00 2001
From: Valentin Raevsky <valentin@compulab.co.il>
Date: Sun, 14 Jan 2024 15:33:19 +0200
Subject: [PATCH 045/155] nxp: dts: Add lcdif2 dtsi file

Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
---
 arch/arm/dts/imx8mp-lcdif2.dtsi | 109 ++++++++++++++++++++++++++++++++
 1 file changed, 109 insertions(+)
 create mode 100644 arch/arm/dts/imx8mp-lcdif2.dtsi

diff --git a/arch/arm/dts/imx8mp-lcdif2.dtsi b/arch/arm/dts/imx8mp-lcdif2.dtsi
new file mode 100644
index 00000000000..fb7114ac795
--- /dev/null
+++ b/arch/arm/dts/imx8mp-lcdif2.dtsi
@@ -0,0 +1,109 @@
+/ {
+	ldb: ldb@32ec005c {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "fsl,imx8mp-ldb";
+		clocks = <&clk IMX8MP_CLK_MEDIA_LDB_ROOT>;
+		clock-names = "ldb";
+		assigned-clocks = <&clk IMX8MP_CLK_MEDIA_LDB>;
+		assigned-clock-parents = <&clk IMX8MP_VIDEO_PLL1_OUT>;
+		gpr = <&media_blk_ctrl>;
+		power-domains = <&media_blk_ctrl IMX8MP_MEDIABLK_PD_LCDIF_2>;
+		status = "disabled";
+
+		lvds-channel@0 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0>;
+			phys = <&ldb_phy1>;
+			phy-names = "ldb_phy";
+			status = "disabled";
+
+			port@0 {
+				reg = <0>;
+
+				ldb_ch0: endpoint {
+					remote-endpoint = <&lcdif2_disp_ldb_ch0>;
+				};
+			};
+		};
+
+		lvds-channel@1 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+			phys = <&ldb_phy2>;
+			phy-names = "ldb_phy";
+			satus = "disabled";
+
+			port@0 {
+				reg = <0>;
+
+				ldb_ch1: endpoint {
+					remote-endpoint = <&lcdif2_disp_ldb_ch1>;
+				};
+			};
+		};
+	};
+
+	ldb_phy: phy@32ec0128 {
+		compatible = "fsl,imx8mp-lvds-phy";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		gpr = <&media_blk_ctrl>;
+		power-domains = <&media_blk_ctrl IMX8MP_MEDIABLK_PD_LCDIF_2>;
+		clocks = <&clk IMX8MP_CLK_MEDIA_APB_ROOT>;
+		clock-names = "apb";
+		status = "disabled";
+
+		ldb_phy1: port@0 {
+			reg = <0>;
+			#phy-cells = <0>;
+		};
+
+		ldb_phy2: port@1 {
+			reg = <1>;
+			#phy-cells = <0>;
+		};
+	};
+};
+
+&aips4 {
+	lcdif2: lcd-controller@32e90000 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "fsl,imx8mp-lcdif2";
+		reg = <0x32e90000 0x10000>;
+		clocks = <&clk IMX8MP_CLK_MEDIA_DISP2_PIX_ROOT>,
+			 <&clk IMX8MP_CLK_MEDIA_AXI_ROOT>,
+			 <&clk IMX8MP_CLK_MEDIA_APB_ROOT>;
+		clock-names = "pix", "disp-axi", "disp-apb";
+		assigned-clocks = <&clk IMX8MP_CLK_MEDIA_DISP2_PIX>,
+				  <&clk IMX8MP_CLK_MEDIA_AXI>,
+				  <&clk IMX8MP_CLK_MEDIA_APB>;
+		assigned-clock-parents = <&clk IMX8MP_VIDEO_PLL1_OUT>,
+					 <&clk IMX8MP_SYS_PLL2_1000M>,
+					 <&clk IMX8MP_SYS_PLL1_800M>;
+		assigned-clock-rates = <0>, <500000000>, <200000000>;
+		interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
+		blk-ctl = <&media_blk_ctrl>;
+		power-domains = <&media_blk_ctrl IMX8MP_MEDIABLK_PD_LCDIF_2>;
+		status = "disabled";
+
+		lcdif2_disp: port@0 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0>;
+
+			lcdif2_disp_ldb_ch0: endpoint@0 {
+				reg = <0>;
+				remote-endpoint = <&ldb_ch0>;
+			};
+
+			lcdif2_disp_ldb_ch1: endpoint@1 {
+				reg = <1>;
+				remote-endpoint = <&ldb_ch1>;
+			};
+		};
+	};
+};
-- 
2.34.1

