{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574372099999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574372100000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 21:34:58 2019 " "Processing started: Thu Nov 21 21:34:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574372100000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574372100000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ecad_fpga -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ecad_fpga -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574372100001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574372101445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1574372101445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotary.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rotary " "Found entity 1: rotary" {  } { { "rotary.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/rotary.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574372151104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574372151104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/debounce.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574372151140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574372151140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchroniser.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchroniser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchroniser " "Found entity 1: synchroniser" {  } { { "synchroniser.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/synchroniser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574372151143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574372151143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftregctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregctl " "Found entity 1: shiftregctl" {  } { { "shiftregctl.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574372151144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574372151144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/hex_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574372151145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574372151145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574372151147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574372151147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574372151401 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "buttons toplevel.sv(267) " "Verilog HDL warning at toplevel.sv(267): object buttons used but never assigned" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 267 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574372151408 "|toplevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buttons 0 toplevel.sv(267) " "Net \"buttons\" at toplevel.sv(267) has no driver or initial value, using a default initial value '0'" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 267 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574372151413 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR toplevel.sv(57) " "Output port \"DRAM_ADDR\" at toplevel.sv(57) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151414 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA toplevel.sv(58) " "Output port \"DRAM_BA\" at toplevel.sv(58) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151414 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 toplevel.sv(80) " "Output port \"HEX0\" at toplevel.sv(80) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151414 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 toplevel.sv(81) " "Output port \"HEX1\" at toplevel.sv(81) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151414 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B toplevel.sv(171) " "Output port \"VGA_B\" at toplevel.sv(171) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151414 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G toplevel.sv(174) " "Output port \"VGA_G\" at toplevel.sv(174) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151414 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R toplevel.sv(176) " "Output port \"VGA_R\" at toplevel.sv(176) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151414 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_R_out toplevel.sv(189) " "Output port \"LCD_R_out\" at toplevel.sv(189) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151415 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_G_out toplevel.sv(190) " "Output port \"LCD_G_out\" at toplevel.sv(190) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151415 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_B_out toplevel.sv(191) " "Output port \"LCD_B_out\" at toplevel.sv(191) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151415 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN toplevel.sv(38) " "Output port \"ADC_DIN\" at toplevel.sv(38) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151415 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK toplevel.sv(40) " "Output port \"ADC_SCLK\" at toplevel.sv(40) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151415 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT toplevel.sv(46) " "Output port \"AUD_DACDAT\" at toplevel.sv(46) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151415 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK toplevel.sv(48) " "Output port \"AUD_XCK\" at toplevel.sv(48) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151416 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N toplevel.sv(59) " "Output port \"DRAM_CAS_N\" at toplevel.sv(59) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151416 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE toplevel.sv(60) " "Output port \"DRAM_CKE\" at toplevel.sv(60) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151416 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK toplevel.sv(61) " "Output port \"DRAM_CLK\" at toplevel.sv(61) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151416 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N toplevel.sv(62) " "Output port \"DRAM_CS_N\" at toplevel.sv(62) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151416 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM toplevel.sv(64) " "Output port \"DRAM_LDQM\" at toplevel.sv(64) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151416 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N toplevel.sv(65) " "Output port \"DRAM_RAS_N\" at toplevel.sv(65) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151417 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM toplevel.sv(66) " "Output port \"DRAM_UDQM\" at toplevel.sv(66) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151417 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N toplevel.sv(67) " "Output port \"DRAM_WE_N\" at toplevel.sv(67) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151417 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL toplevel.sv(70) " "Output port \"FAN_CTRL\" at toplevel.sv(70) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151417 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK toplevel.sv(73) " "Output port \"FPGA_I2C_SCLK\" at toplevel.sv(73) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151417 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD toplevel.sv(145) " "Output port \"IRDA_TXD\" at toplevel.sv(145) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151417 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N toplevel.sv(166) " "Output port \"TD_RESET_N\" at toplevel.sv(166) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151417 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N toplevel.sv(172) " "Output port \"VGA_BLANK_N\" at toplevel.sv(172) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151418 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK toplevel.sv(173) " "Output port \"VGA_CLK\" at toplevel.sv(173) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151418 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS toplevel.sv(175) " "Output port \"VGA_HS\" at toplevel.sv(175) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151418 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N toplevel.sv(177) " "Output port \"VGA_SYNC_N\" at toplevel.sv(177) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151418 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS toplevel.sv(178) " "Output port \"VGA_VS\" at toplevel.sv(178) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151418 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDRINGn toplevel.sv(186) " "Output port \"LEDRINGn\" at toplevel.sv(186) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151418 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_HSYNC toplevel.sv(196) " "Output port \"LCD_HSYNC\" at toplevel.sv(196) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151418 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_VSYNC toplevel.sv(197) " "Output port \"LCD_VSYNC\" at toplevel.sv(197) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151418 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_DEN toplevel.sv(198) " "Output port \"LCD_DEN\" at toplevel.sv(198) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151452 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_DCLK toplevel.sv(199) " "Output port \"LCD_DCLK\" at toplevel.sv(199) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151452 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON toplevel.sv(200) " "Output port \"LCD_ON\" at toplevel.sv(200) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151453 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BACKLIGHT toplevel.sv(201) " "Output port \"LCD_BACKLIGHT\" at toplevel.sv(201) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151453 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TOUCH_WAKE toplevel.sv(209) " "Output port \"TOUCH_WAKE\" at toplevel.sv(209) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574372151453 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotary rotary:l_rot " "Elaborating entity \"rotary\" for hierarchy \"rotary:l_rot\"" {  } { { "toplevel.sv" "l_rot" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574372151492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rotary.sv(41) " "Verilog HDL assignment warning at rotary.sv(41): truncated value with size 32 to match size of target (8)" {  } { { "rotary.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/rotary.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574372151495 "|toplevel|rotary:l_rot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rotary.sv(42) " "Verilog HDL assignment warning at rotary.sv(42): truncated value with size 32 to match size of target (2)" {  } { { "rotary.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/rotary.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574372151495 "|toplevel|rotary:l_rot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rotary.sv(48) " "Verilog HDL assignment warning at rotary.sv(48): truncated value with size 32 to match size of target (2)" {  } { { "rotary.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/rotary.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574372151495 "|toplevel|rotary:l_rot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rotary.sv(57) " "Verilog HDL assignment warning at rotary.sv(57): truncated value with size 32 to match size of target (8)" {  } { { "rotary.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/rotary.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574372151495 "|toplevel|rotary:l_rot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rotary.sv(58) " "Verilog HDL assignment warning at rotary.sv(58): truncated value with size 32 to match size of target (2)" {  } { { "rotary.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/rotary.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574372151496 "|toplevel|rotary:l_rot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rotary.sv(64) " "Verilog HDL assignment warning at rotary.sv(64): truncated value with size 32 to match size of target (2)" {  } { { "rotary.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/rotary.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574372151496 "|toplevel|rotary:l_rot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce rotary:l_rot\|debounce:dut " "Elaborating entity \"debounce\" for hierarchy \"rotary:l_rot\|debounce:dut\"" {  } { { "rotary.sv" "dut" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/rotary.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574372151513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 debounce.sv(27) " "Verilog HDL assignment warning at debounce.sv(27): truncated value with size 32 to match size of target (14)" {  } { { "debounce.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/debounce.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574372151516 "|toplevel|rotary:l_rot|debounce:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchroniser rotary:l_rot\|debounce:dut\|synchroniser:dut " "Elaborating entity \"synchroniser\" for hierarchy \"rotary:l_rot\|debounce:dut\|synchroniser:dut\"" {  } { { "debounce.sv" "dut" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/debounce.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574372151516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:l_hex5 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:l_hex5\"" {  } { { "toplevel.sv" "l_hex5" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574372151568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregctl shiftregctl:shiftreg " "Elaborating entity \"shiftregctl\" for hierarchy \"shiftregctl:shiftreg\"" {  } { { "toplevel.sv" "shiftreg" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574372151575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shiftregctl.sv(32) " "Verilog HDL assignment warning at shiftregctl.sv(32): truncated value with size 32 to match size of target (9)" {  } { { "shiftregctl.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574372151584 "|toplevel|shiftregctl:shiftreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 shiftregctl.sv(42) " "Verilog HDL assignment warning at shiftregctl.sv(42): truncated value with size 32 to match size of target (5)" {  } { { "shiftregctl.sv" "" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574372151584 "|toplevel|shiftregctl:shiftreg"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "buttons_decoded.button_b LEDR\[1\]~reg0 " "Net \"buttons_decoded.button_b\", which fans out to \"LEDR\[1\]~reg0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151915 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shiftregctl:shiftreg\|buttons\[15\] " "Net is fed by \"shiftregctl:shiftreg\|buttons\[15\]\"" {  } { { "shiftregctl.sv" "buttons\[15\]" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151915 ""}  } { { "toplevel.sv" "buttons_decoded.button_b" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 240 -1 0 } } { "toplevel.sv" "LEDR\[1\]~reg0" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 289 0 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574372151915 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "buttons_decoded.button_a LEDR\[0\]~reg0 " "Net \"buttons_decoded.button_a\", which fans out to \"LEDR\[0\]~reg0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151915 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shiftregctl:shiftreg\|buttons\[14\] " "Net is fed by \"shiftregctl:shiftreg\|buttons\[14\]\"" {  } { { "shiftregctl.sv" "buttons\[14\]" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151915 ""}  } { { "toplevel.sv" "buttons_decoded.button_a" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 240 -1 0 } } { "toplevel.sv" "LEDR\[0\]~reg0" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 289 0 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574372151915 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "buttons_decoded.button_y LEDR\[2\]~reg0 " "Net \"buttons_decoded.button_y\", which fans out to \"LEDR\[2\]~reg0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151915 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shiftregctl:shiftreg\|buttons\[13\] " "Net is fed by \"shiftregctl:shiftreg\|buttons\[13\]\"" {  } { { "shiftregctl.sv" "buttons\[13\]" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151915 ""}  } { { "toplevel.sv" "buttons_decoded.button_y" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 240 -1 0 } } { "toplevel.sv" "LEDR\[2\]~reg0" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 289 0 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574372151915 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "buttons_decoded.button_x LEDR\[3\]~reg0 " "Net \"buttons_decoded.button_x\", which fans out to \"LEDR\[3\]~reg0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151916 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shiftregctl:shiftreg\|buttons\[12\] " "Net is fed by \"shiftregctl:shiftreg\|buttons\[12\]\"" {  } { { "shiftregctl.sv" "buttons\[12\]" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151916 ""}  } { { "toplevel.sv" "buttons_decoded.button_x" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 240 -1 0 } } { "toplevel.sv" "LEDR\[3\]~reg0" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 289 0 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574372151916 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "buttons_decoded.nav_u LEDR\[6\]~reg0 " "Net \"buttons_decoded.nav_u\", which fans out to \"LEDR\[6\]~reg0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151916 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shiftregctl:shiftreg\|buttons\[7\] " "Net is fed by \"shiftregctl:shiftreg\|buttons\[7\]\"" {  } { { "shiftregctl.sv" "buttons\[7\]" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151916 ""}  } { { "toplevel.sv" "buttons_decoded.nav_u" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 240 -1 0 } } { "toplevel.sv" "LEDR\[6\]~reg0" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 289 0 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574372151916 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "buttons_decoded.nav_l LEDR\[7\]~reg0 " "Net \"buttons_decoded.nav_l\", which fans out to \"LEDR\[7\]~reg0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151916 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shiftregctl:shiftreg\|buttons\[6\] " "Net is fed by \"shiftregctl:shiftreg\|buttons\[6\]\"" {  } { { "shiftregctl.sv" "buttons\[6\]" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151916 ""}  } { { "toplevel.sv" "buttons_decoded.nav_l" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 240 -1 0 } } { "toplevel.sv" "LEDR\[7\]~reg0" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 289 0 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574372151916 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "buttons_decoded.nav_r LEDR\[5\]~reg0 " "Net \"buttons_decoded.nav_r\", which fans out to \"LEDR\[5\]~reg0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151916 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shiftregctl:shiftreg\|buttons\[5\] " "Net is fed by \"shiftregctl:shiftreg\|buttons\[5\]\"" {  } { { "shiftregctl.sv" "buttons\[5\]" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151916 ""}  } { { "toplevel.sv" "buttons_decoded.nav_r" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 240 -1 0 } } { "toplevel.sv" "LEDR\[5\]~reg0" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 289 0 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574372151916 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "buttons_decoded.nav_d LEDR\[4\]~reg0 " "Net \"buttons_decoded.nav_d\", which fans out to \"LEDR\[4\]~reg0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151917 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shiftregctl:shiftreg\|buttons\[4\] " "Net is fed by \"shiftregctl:shiftreg\|buttons\[4\]\"" {  } { { "shiftregctl.sv" "buttons\[4\]" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151917 ""}  } { { "toplevel.sv" "buttons_decoded.nav_d" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 240 -1 0 } } { "toplevel.sv" "LEDR\[4\]~reg0" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 289 0 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574372151917 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "buttons_decoded.dialr_click LEDR\[8\]~reg0 " "Net \"buttons_decoded.dialr_click\", which fans out to \"LEDR\[8\]~reg0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151918 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shiftregctl:shiftreg\|buttons\[2\] " "Net is fed by \"shiftregctl:shiftreg\|buttons\[2\]\"" {  } { { "shiftregctl.sv" "buttons\[2\]" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151918 ""}  } { { "toplevel.sv" "buttons_decoded.dialr_click" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 240 -1 0 } } { "toplevel.sv" "LEDR\[8\]~reg0" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 289 0 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574372151918 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "buttons_decoded.diall_click LEDR\[9\]~reg0 " "Net \"buttons_decoded.diall_click\", which fans out to \"LEDR\[9\]~reg0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151918 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shiftregctl:shiftreg\|buttons\[1\] " "Net is fed by \"shiftregctl:shiftreg\|buttons\[1\]\"" {  } { { "shiftregctl.sv" "buttons\[1\]" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/shiftregctl.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574372151918 ""}  } { { "toplevel.sv" "buttons_decoded.diall_click" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 240 -1 0 } } { "toplevel.sv" "LEDR\[9\]~reg0" { Text "/home/ecad/Desktop/exercise2/ecad_fpga_1/toplevel.sv" 289 0 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574372151918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 30 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 30 errors, 51 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "950 " "Peak virtual memory: 950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574372152300 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 21 21:35:52 2019 " "Processing ended: Thu Nov 21 21:35:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574372152300 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574372152300 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574372152300 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574372152300 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 32 s 51 s " "Quartus Prime Full Compilation was unsuccessful. 32 errors, 51 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574372152742 ""}
