#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar  6 14:43:47 2025
# Process ID: 552872
# Current directory: /mnt/TDG_512/projects/6_zub/scripts
# Command line: vivado -mode batch -source tcl/imp.tcl -nojournal -notrace -tclargs {} ../output_products {} {} 31B2EA57 {} {} {} {}
# Log file: /mnt/TDG_512/projects/6_zub/scripts/vivado.log
# Journal file: 
# Running On: tony-MS-7693, OS: Linux, CPU Frequency: 1601.929 MHz, CPU Physical cores: 8, Host memory: 33601 MB
#-----------------------------------------------------------
source tcl/imp.tcl -notrace
Command: open_checkpoint ../output_products/dcp/top_synth.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1310.980 ; gain = 0.000 ; free physical = 2959 ; free virtual = 57450
INFO: [Device 21-403] Loading part xczu1cg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1722.316 ; gain = 0.000 ; free physical = 2535 ; free virtual = 57026
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.004 ; gain = 1.000 ; free physical = 2488 ; free virtual = 56980
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.238 ; gain = 0.000 ; free physical = 2268 ; free virtual = 56760
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2064.238 ; gain = 0.000 ; free physical = 2268 ; free virtual = 56760
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.238 ; gain = 0.000 ; free physical = 2268 ; free virtual = 56760
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.238 ; gain = 0.000 ; free physical = 2268 ; free virtual = 56760
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2064.238 ; gain = 0.000 ; free physical = 2268 ; free virtual = 56760
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2064.238 ; gain = 0.000 ; free physical = 2268 ; free virtual = 56760
Restored from archive | CPU: 0.090000 secs | Memory: 1.075134 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2064.238 ; gain = 0.000 ; free physical = 2268 ; free virtual = 56760
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2154.301 ; gain = 0.000 ; free physical = 2174 ; free virtual = 56666
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2154.336 ; gain = 843.355 ; free physical = 2174 ; free virtual = 56666
NON-DFX IMPLEMENTATION
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu1cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2249.113 ; gain = 94.777 ; free physical = 2160 ; free virtual = 56652

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11c3cb4ae

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2290.152 ; gain = 41.039 ; free physical = 2159 ; free virtual = 56652

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 11c3cb4ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.863 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 11c3cb4ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2605.863 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325
Phase 1 Initialization | Checksum: 11c3cb4ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2605.863 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 11c3cb4ae

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2605.863 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 11c3cb4ae

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2605.863 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325
Phase 2 Timer Update And Timing Data Collection | Checksum: 11c3cb4ae

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2605.863 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 29 inverter(s) to 976 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 22f0e7630

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2661.891 ; gain = 56.027 ; free physical = 1832 ; free virtual = 56325
Retarget | Checksum: 22f0e7630
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 294 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 22f0e7630

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2661.891 ; gain = 56.027 ; free physical = 1832 ; free virtual = 56325
Constant propagation | Checksum: 22f0e7630
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 224095e2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2661.891 ; gain = 56.027 ; free physical = 1832 ; free virtual = 56325
Sweep | Checksum: 224095e2c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Sweep, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 224095e2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2693.906 ; gain = 88.043 ; free physical = 1832 ; free virtual = 56325
BUFG optimization | Checksum: 224095e2c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 224095e2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2693.906 ; gain = 88.043 ; free physical = 1832 ; free virtual = 56325
Shift Register Optimization | Checksum: 224095e2c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 224095e2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2693.906 ; gain = 88.043 ; free physical = 1832 ; free virtual = 56325
Post Processing Netlist | Checksum: 224095e2c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d639457b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2693.906 ; gain = 88.043 ; free physical = 1832 ; free virtual = 56325

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2693.906 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d639457b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2693.906 ; gain = 88.043 ; free physical = 1832 ; free virtual = 56325
Phase 9 Finalization | Checksum: 1d639457b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2693.906 ; gain = 88.043 ; free physical = 1832 ; free virtual = 56325
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             294  |                                             20  |
|  Constant propagation         |               0  |               0  |                                             84  |
|  Sweep                        |               0  |              20  |                                             90  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             20  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d639457b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2693.906 ; gain = 88.043 ; free physical = 1832 ; free virtual = 56325
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.906 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d639457b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.906 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d639457b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.906 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2693.906 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325
Ending Netlist Obfuscation Task | Checksum: 1d639457b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2693.906 ; gain = 0.000 ; free physical = 1832 ; free virtual = 56325
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2693.906 ; gain = 539.570 ; free physical = 1832 ; free virtual = 56325
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.609 ; gain = 0.000 ; free physical = 1762 ; free virtual = 56255
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11ad67c6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.609 ; gain = 0.000 ; free physical = 1762 ; free virtual = 56255
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.609 ; gain = 0.000 ; free physical = 1762 ; free virtual = 56255

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c3162044

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3226.578 ; gain = 463.969 ; free physical = 1163 ; free virtual = 55768

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f3553011

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.621 ; gain = 503.012 ; free physical = 1157 ; free virtual = 55762

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f3553011

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.621 ; gain = 503.012 ; free physical = 1157 ; free virtual = 55762
Phase 1 Placer Initialization | Checksum: f3553011

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.621 ; gain = 503.012 ; free physical = 1157 ; free virtual = 55762

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 14a392448

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.621 ; gain = 503.012 ; free physical = 1189 ; free virtual = 55794

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 14a392448

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.621 ; gain = 503.012 ; free physical = 1189 ; free virtual = 55794

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 14a392448

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3638.605 ; gain = 875.996 ; free physical = 756 ; free virtual = 55361

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1a3f07843

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3670.621 ; gain = 908.012 ; free physical = 756 ; free virtual = 55361

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1a3f07843

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3670.621 ; gain = 908.012 ; free physical = 756 ; free virtual = 55361
Phase 2.1.1 Partition Driven Placement | Checksum: 1a3f07843

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3670.621 ; gain = 908.012 ; free physical = 756 ; free virtual = 55361
Phase 2.1 Floorplanning | Checksum: ee20f0d9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3670.621 ; gain = 908.012 ; free physical = 756 ; free virtual = 55361

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ee20f0d9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3670.621 ; gain = 908.012 ; free physical = 756 ; free virtual = 55361

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ee20f0d9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3670.621 ; gain = 908.012 ; free physical = 756 ; free virtual = 55361

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 17755ed7a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 765 ; free virtual = 55370

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 67 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 20 nets or LUTs. Breaked 0 LUT, combined 20 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3680.621 ; gain = 0.000 ; free physical = 765 ; free virtual = 55370

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             20  |                    20  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             20  |                    20  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 193008bd4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 765 ; free virtual = 55370
Phase 2.4 Global Placement Core | Checksum: 173dc88be

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 765 ; free virtual = 55369
Phase 2 Global Placement | Checksum: 173dc88be

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 765 ; free virtual = 55369

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12c671d37

Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 765 ; free virtual = 55370

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1012715ee

Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 765 ; free virtual = 55370

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: a0d7b90b

Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 764 ; free virtual = 55368

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 93fb9a0c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:39 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 764 ; free virtual = 55368
Phase 3.3.2 Slice Area Swap | Checksum: 93fb9a0c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:39 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 764 ; free virtual = 55368
Phase 3.3 Small Shape DP | Checksum: f2c4af05

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 764 ; free virtual = 55368

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1460d2f30

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 764 ; free virtual = 55368

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1780175d6

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 764 ; free virtual = 55368
Phase 3 Detail Placement | Checksum: 1780175d6

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 764 ; free virtual = 55368

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18e74328c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.379 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c3e9ba91

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3680.621 ; gain = 0.000 ; free physical = 755 ; free virtual = 55361
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c3e9ba91

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3680.621 ; gain = 0.000 ; free physical = 755 ; free virtual = 55361
Phase 4.1.1.1 BUFG Insertion | Checksum: 18e74328c

Time (s): cpu = 00:01:46 ; elapsed = 00:00:44 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 755 ; free virtual = 55361

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.379. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b02b4246

Time (s): cpu = 00:01:46 ; elapsed = 00:00:44 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 755 ; free virtual = 55361

Time (s): cpu = 00:01:46 ; elapsed = 00:00:44 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 755 ; free virtual = 55361
Phase 4.1 Post Commit Optimization | Checksum: 1b02b4246

Time (s): cpu = 00:01:46 ; elapsed = 00:00:44 . Memory (MB): peak = 3680.621 ; gain = 918.012 ; free physical = 755 ; free virtual = 55361
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3702.605 ; gain = 0.000 ; free physical = 697 ; free virtual = 55302

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b19c1391

Time (s): cpu = 00:02:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3702.605 ; gain = 939.996 ; free physical = 697 ; free virtual = 55302

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b19c1391

Time (s): cpu = 00:02:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3702.605 ; gain = 939.996 ; free physical = 697 ; free virtual = 55302
Phase 4.3 Placer Reporting | Checksum: 1b19c1391

Time (s): cpu = 00:02:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3702.605 ; gain = 939.996 ; free physical = 697 ; free virtual = 55302

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3702.605 ; gain = 0.000 ; free physical = 697 ; free virtual = 55302

Time (s): cpu = 00:02:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3702.605 ; gain = 939.996 ; free physical = 697 ; free virtual = 55302
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20d7a4e6a

Time (s): cpu = 00:02:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3702.605 ; gain = 939.996 ; free physical = 697 ; free virtual = 55302
Ending Placer Task | Checksum: 165d5fda9

Time (s): cpu = 00:02:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3702.605 ; gain = 939.996 ; free physical = 697 ; free virtual = 55302
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:05 ; elapsed = 00:00:51 . Memory (MB): peak = 3702.605 ; gain = 1008.699 ; free physical = 697 ; free virtual = 55302
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu1cg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3702.605 ; gain = 0.000 ; free physical = 696 ; free virtual = 55301
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu1cg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 66105273 ConstDB: 0 ShapeSum: fe54d9eb RouteDB: 170d14b
Nodegraph reading from file.  Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 696 ; free virtual = 55303
Post Restoration Checksum: NetGraph: 2474fc38 | NumContArr: a7acfd23 | Constraints: 5c6aac11 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1eb35a009

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 696 ; free virtual = 55303

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1eb35a009

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 696 ; free virtual = 55303

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1eb35a009

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 696 ; free virtual = 55303

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 21ede0d31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 696 ; free virtual = 55303

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f197ad07

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 696 ; free virtual = 55303
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.450  | TNS=0.000  | WHS=-0.011 | THS=-0.033 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2773
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2469
  Number of Partially Routed Nets     = 304
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 286b1912e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 696 ; free virtual = 55303

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 286b1912e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 696 ; free virtual = 55303

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 10e23ae1c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 696 ; free virtual = 55303
Phase 3 Initial Routing | Checksum: 1ae641e8e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 696 ; free virtual = 55303

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 429
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.306  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 218718519

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1f58aaff8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290
Phase 4 Rip-up And Reroute | Checksum: 1f58aaff8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f58aaff8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f58aaff8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290
Phase 5 Delay and Skew Optimization | Checksum: 1f58aaff8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a48d8553

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.306  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a48d8553

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290
Phase 6 Post Hold Fix | Checksum: 1a48d8553

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.692324 %
  Global Horizontal Routing Utilization  = 0.727796 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a48d8553

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a48d8553

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a48d8553

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1a48d8553

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.306  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1a48d8553

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1963e8aca

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290
Ending Routing Task | Checksum: 1963e8aca

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 55290

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3798.652 ; gain = 96.047 ; free physical = 683 ; free virtual = 55290
Retrieving Git Hash...
Retrieved git hash: 2126f4415bbdf92ce2f21ad3ed7010adc4ba89e2
Partial git hash to load: 2126f4415bbdf92c
Git Hash Load complete.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 681 ; free virtual = 55288
Wrote PlaceDB: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 681 ; free virtual = 55290
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 681 ; free virtual = 55290
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 681 ; free virtual = 55291
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 681 ; free virtual = 55291
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 680 ; free virtual = 55291
Write Physdb Complete: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 680 ; free virtual = 55291
INFO: [Common 17-1381] The checkpoint '/mnt/TDG_512/projects/6_zub/output_products/dcp/top_route.dcp' has been generated.
Command: write_bitstream -force -no_partial_bitfile ../output_products/bit/top
Attempting to get a license for feature 'Implementation' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu1cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/TDG_512/xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ../output_products/bit/top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 734 ; free virtual = 55348
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Chipscope 16-244] No debug cores were found in this design.
INFO: [Project 1-1918] Creating Hardware Platform: /mnt/TDG_512/projects/6_zub/output_products/platform.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /mnt/TDG_512/projects/6_zub/output_products/platform.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/mnt/TDG_512/xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3798.652 ; gain = 0.000 ; free physical = 719 ; free virtual = 55334
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 14:45:47 2025...
