INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT16/SCS_TT16.srcs/sources_1/new/TT_CDELAY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TT_CDELAY'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT16/SCS_TT16.srcs/sim_1/new/CDELAY_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CDELAY_TB'
