

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Sat Feb 17 03:59:31 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        gemmhls_int
* Solution:       loop_unrolling (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4353|     4353|  43.530 us|  43.530 us|  4354|  4354|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matrix_mult_Pipeline_Product_fu_85  |matrix_mult_Pipeline_Product  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |     4352|     4352|        17|          -|          -|   256|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     86|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     124|    194|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     58|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     170|    338|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_matrix_mult_Pipeline_Product_fu_85  |matrix_mult_Pipeline_Product  |        0|   1|  124|  194|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                              |        0|   1|  124|  194|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_122_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln10_fu_134_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln12_fu_166_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln13_fu_198_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln10_fu_116_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln12_fu_140_p2      |      icmp|   0|  0|  10|           5|           6|
    |select_ln10_1_fu_154_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_fu_146_p3    |    select|   0|  0|   5|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  86|          43|          33|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  31|          6|    1|          6|
    |i_fu_60               |   9|          2|    5|         10|
    |indvar_flatten_fu_64  |   9|          2|    9|         18|
    |j_fu_56               |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  58|         12|   20|         44|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |add_ln13_reg_264                                     |  8|   0|    8|          0|
    |ap_CS_fsm                                            |  5|   0|    5|          0|
    |grp_matrix_mult_Pipeline_Product_fu_85_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_60                                              |  5|   0|    5|          0|
    |indvar_flatten_fu_64                                 |  9|   0|    9|          0|
    |j_fu_56                                              |  5|   0|    5|          0|
    |select_ln10_reg_246                                  |  5|   0|    5|          0|
    |tmp_reg_259                                          |  4|   0|    8|          4|
    |trunc_ln232_reg_253                                  |  4|   0|    4|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 46|   0|   50|          4|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|a_address0     |  out|    8|   ap_memory|             a|         array|
|a_ce0          |  out|    1|   ap_memory|             a|         array|
|a_q0           |   in|    8|   ap_memory|             a|         array|
|a_address1     |  out|    8|   ap_memory|             a|         array|
|a_ce1          |  out|    1|   ap_memory|             a|         array|
|a_q1           |   in|    8|   ap_memory|             a|         array|
|b_address0     |  out|    8|   ap_memory|             b|         array|
|b_ce0          |  out|    1|   ap_memory|             b|         array|
|b_q0           |   in|    8|   ap_memory|             b|         array|
|b_address1     |  out|    8|   ap_memory|             b|         array|
|b_ce1          |  out|    1|   ap_memory|             b|         array|
|b_q1           |   in|    8|   ap_memory|             b|         array|
|prod_address0  |  out|    8|   ap_memory|          prod|         array|
|prod_ce0       |  out|    1|   ap_memory|          prod|         array|
|prod_we0       |  out|    1|   ap_memory|          prod|         array|
|prod_d0        |  out|   32|   ap_memory|          prod|         array|
+---------------+-----+-----+------------+--------------+--------------+

