verilog xil_defaultlib --include "../../../../PZ_FPU.srcs/sources_1/bd/System_design/ipshared/ec67/hdl" --include "../../../../PZ_FPU.srcs/sources_1/bd/System_design/ipshared/02c8/hdl/verilog" --include "../../../../PZ_FPU.srcs/sources_1/bd/System_design/ipshared/1313/hdl" \
"../../../bd/System_design/ipshared/3380/src/FPU.v" \
"../../../bd/System_design/ipshared/3380/hdl/FPU_ip_v1_0_S00_AXI.v" \
"../../../bd/System_design/ipshared/3380/src/alu.v" \
"../../../bd/System_design/ipshared/3380/src/control_unit.v" \
"../../../bd/System_design/ipshared/3380/src/data_mem.v" \
"../../../bd/System_design/ipshared/3380/src/double_reg.v" \
"../../../bd/System_design/ipshared/3380/src/float_reg.v" \
"../../../bd/System_design/ipshared/3380/src/instr_mem.v" \
"../../../bd/System_design/ipshared/3380/src/mux2.v" \
"../../../bd/System_design/ipshared/3380/src/reg_file.v" \
"../../../bd/System_design/ipshared/3380/hdl/FPU_ip_v1_0.v" \
"../../../bd/System_design/ip/System_design_FPU_ip_0_0/sim/System_design_FPU_ip_0_0.v" \
"../../../bd/System_design/ip/System_design_processing_system7_0_0/sim/System_design_processing_system7_0_0.v" \
"../../../bd/System_design/sim/System_design.v" \
"../../../bd/System_design/ip/System_design_auto_pc_0/sim/System_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
