Reading netlist file: "C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\impl\gwsynthesis\Expansion.vg"
Parsing netlist file "C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\impl\gwsynthesis\Expansion.vg" completed
Processing netlist completed
Reading constraint file: "C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\src\PSRAM_UART_pins.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
ERROR  (PR2061) : There is no position to place 'BRAM_memory/BRAM_uart/sdpb_inst_0'
Generate file "C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\impl\pnr\Expansion.pin.html" completed
Generate file "C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\impl\pnr\Expansion.rpt.html" completed
Generate file "C:\Tupao\GowinFPGA\GowinProjects\1.Data_acquisition_expansion_multiSPRAM\impl\pnr\Expansion.rpt.txt" completed
Thu Apr 24 18:28:38 2025

