INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sources_1/new/circuit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.srcs/sim_1/new/Circuit2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_4bitAdderSubtractor/Lab2_4bitAdderSubtractor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
