// Seed: 171531034
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input wor id_2
);
  wire id_4;
  assign id_0 = 1'b0;
  assign module_2.id_0 = 0;
  logic id_5;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  wire id_2,
    output tri1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd26,
    parameter id_3 = 32'd67
) (
    input wand id_0,
    output tri id_1,
    input uwire _id_2,
    input supply1 _id_3
);
  parameter id_5 = 1'h0;
  logic id_6;
  ;
  assign id_6[id_3] = id_2 ? id_5[id_3+:id_2] : -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
  wire id_7;
  buf primCall (id_1, id_5);
  final $clog2(62);
  ;
endmodule : SymbolIdentifier
