#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01f787e0 .scope module, "instructioncache_tb" "instructioncache_tb" 2 5;
 .timescale 0 0;
L_0038bff8 .functor BUFZ 32, L_01fb7a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01f7a2e0_0 .net *"_s0", 31 0, L_01fb7a20;  1 drivers
v01f7a1d8_0 .var "addressCounter", 31 0;
v01f7a230_0 .net "cachewt", 0 0, L_01fe0550;  1 drivers
v01f7a020_0 .var "clk", 0 0;
v01f7a0d0_0 .net "memDat", 15 0, L_01fb7080;  1 drivers
v01f79fc8_0 .var "numCycles", 31 0;
v01fb7918_0 .var "numHits", 31 0;
v01fb78c0_0 .var "numMisses", 31 0;
v01fb7708_0 .var "numwtCycles", 31 0;
v01fb7a78_0 .net "outAddr", 31 0, v01f79f18_0;  1 drivers
v01fb79c8_0 .net "outWire", 63 0, L_01fe08f8;  1 drivers
v01fb74a0 .array "requestedAddresses", 5000 0, 31 0;
L_01fb8008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01fb7ad0_0 .net "rst", 0 0, L_01fb8008;  1 drivers
v01fb74f8_0 .net "selectedAddress", 31 0, L_0038bff8;  1 drivers
L_01fb8030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01fb70d8_0 .net "wt", 0 0, L_01fb8030;  1 drivers
E_01f778f0 .event posedge, v01f79b50_0;
L_01fb7a20 .array/port v01fb74a0, v01f7a1d8_0;
L_01fb7080 .part v01f79f18_0, 0, 16;
S_01f788b0 .scope module, "icache" "instructioncache" 2 23, 3 5 0, S_01f787e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "memdat"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "wt"
    .port_info 5 /OUTPUT 64 "DATOUT"
    .port_info 6 /OUTPUT 32 "OUTADDR"
    .port_info 7 /OUTPUT 1 "OUTWAIT"
L_01fe0598 .functor BUFZ 32, L_01fb73f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01fe08f8 .functor BUFZ 64, L_01fb7290, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_01fe07d8 .functor AND 1, L_01fb7398, L_01fb7600, C4<1>, C4<1>;
L_01fe0550 .functor NOT 1, L_01fe07d8, C4<0>, C4<0>, C4<0>;
v01f79c58_0 .net "DATOUT", 63 0, L_01fe08f8;  alias, 1 drivers
v01f79af8_0 .net "OUTADDR", 31 0, v01f79f18_0;  alias, 1 drivers
v01f79b50_0 .net "OUTWAIT", 0 0, L_01fe0550;  alias, 1 drivers
v01f79ba8_0 .net *"_s10", 63 0, L_01fb7290;  1 drivers
v01f79db8_0 .net *"_s12", 7 0, L_01fb72e8;  1 drivers
L_01fb80d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v01f79e10_0 .net *"_s15", 1 0, L_01fb80d0;  1 drivers
v01f79368_0 .net *"_s18", 31 0, L_01fb7970;  1 drivers
v01f79418_0 .net *"_s2", 31 0, L_01fb73f0;  1 drivers
v01f79788_0 .net *"_s20", 7 0, L_01fb7340;  1 drivers
L_01fb80f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v01f79aa0_0 .net *"_s23", 1 0, L_01fb80f8;  1 drivers
v01f79470_0 .net *"_s24", 0 0, L_01fb7398;  1 drivers
v01f796d8_0 .net *"_s26", 31 0, L_01fb75a8;  1 drivers
v01f794c8_0 .net *"_s28", 7 0, L_01fb7448;  1 drivers
L_01fb8120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v01f79680_0 .net *"_s31", 1 0, L_01fb8120;  1 drivers
L_01fb8148 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v01f79578_0 .net/2u *"_s32", 31 0, L_01fb8148;  1 drivers
v01f795d0_0 .net *"_s34", 31 0, L_01fb7810;  1 drivers
v01f797e0_0 .net *"_s36", 0 0, L_01fb7600;  1 drivers
v01f79520_0 .net *"_s38", 0 0, L_01fe07d8;  1 drivers
v01f79730_0 .net *"_s4", 7 0, L_01fb7238;  1 drivers
L_01fb80a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v01f79940_0 .net *"_s7", 1 0, L_01fb80a8;  1 drivers
v01f79838_0 .net "addr", 31 0, L_0038bff8;  alias, 1 drivers
v01f79998_0 .net "clk", 0 0, v01f7a020_0;  1 drivers
v01f799f0_0 .net "curLine", 31 0, L_01fe0598;  1 drivers
v01f79a48_0 .var "i", 10 0;
v01f79e68 .array "iCache", 63 0, 63 0;
v01f79ec0_0 .net "lineSel", 5 0, L_01fb71e0;  1 drivers
v01f7a128_0 .net "memdat", 15 0, L_01fb7080;  alias, 1 drivers
v01f79f18_0 .var "outAddr", 31 0;
v01f7a078_0 .net "rst", 0 0, L_01fb8008;  alias, 1 drivers
v01f7a288_0 .var "stateCtr", 3 0;
v01f7a180 .array "tags", 63 0, 31 0;
v01f79f70_0 .net "wt", 0 0, L_01fb8030;  alias, 1 drivers
E_01f77a58 .event posedge, v01f79998_0;
L_01fb73f0 .array/port v01f7a180, L_01fb7238;
L_01fb7238 .concat [ 6 2 0 0], L_01fb71e0, L_01fb80a8;
L_01fb7290 .array/port v01f79e68, L_01fb72e8;
L_01fb72e8 .concat [ 6 2 0 0], L_01fb71e0, L_01fb80d0;
L_01fb7970 .array/port v01f7a180, L_01fb7340;
L_01fb7340 .concat [ 6 2 0 0], L_01fb71e0, L_01fb80f8;
L_01fb7398 .cmp/ge 32, L_0038bff8, L_01fb7970;
L_01fb75a8 .array/port v01f7a180, L_01fb7448;
L_01fb7448 .concat [ 6 2 0 0], L_01fb71e0, L_01fb8120;
L_01fb7810 .arith/sum 32, L_01fb75a8, L_01fb8148;
L_01fb7600 .cmp/gt 32, L_01fb7810, L_0038bff8;
S_01f884a8 .scope module, "hash" "instructionhasher" 3 28, 4 3 0, S_01f788b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 6 "OUT"
v01f79d60_0 .net "OUT", 5 0, L_01fb71e0;  alias, 1 drivers
v01f79890_0 .net *"_s1", 29 0, L_01fb7028;  1 drivers
v01f79628_0 .net *"_s10", 31 0, L_01fb7550;  1 drivers
v01f79c00_0 .net *"_s4", 31 0, L_01fb7188;  1 drivers
L_01fb8058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v01f793c0_0 .net *"_s7", 2 0, L_01fb8058;  1 drivers
L_01fb8080 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v01f79cb0_0 .net/2u *"_s8", 31 0, L_01fb8080;  1 drivers
v01f798e8_0 .net "addr", 31 0, L_0038bff8;  alias, 1 drivers
v01f79d08_0 .net "adjustedAddr", 28 0, L_01fb7130;  1 drivers
L_01fb7028 .part L_0038bff8, 2, 30;
L_01fb7130 .part L_01fb7028, 0, 29;
L_01fb7188 .concat [ 29 3 0 0], L_01fb7130, L_01fb8058;
L_01fb7550 .arith/mod 32, L_01fb7188, L_01fb8080;
L_01fb71e0 .part L_01fb7550, 0, 6;
    .scope S_01f788b0;
T_0 ;
    %wait E_01f77a58;
    %load/vec4 v01f79b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v01f7a288_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v01f79838_0;
    %assign/vec4 v01f79f18_0, 0;
    %load/vec4 v01f79f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v01f7a288_0;
    %addi 1, 0, 4;
    %assign/vec4 v01f7a288_0, 0;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v01f7a288_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v01f7a128_0;
    %load/vec4 v01f79ec0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v01f79e68, 0, 4;
    %load/vec4 v01f79838_0;
    %addi 1, 0, 32;
    %assign/vec4 v01f79f18_0, 0;
    %load/vec4 v01f79f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v01f7a288_0;
    %addi 1, 0, 4;
    %assign/vec4 v01f7a288_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v01f7a288_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v01f7a128_0;
    %load/vec4 v01f79ec0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v01f79e68, 4, 5;
    %load/vec4 v01f79838_0;
    %addi 2, 0, 32;
    %assign/vec4 v01f79f18_0, 0;
    %load/vec4 v01f79f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v01f7a288_0;
    %addi 1, 0, 4;
    %assign/vec4 v01f7a288_0, 0;
T_0.12 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v01f7a288_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v01f7a128_0;
    %load/vec4 v01f79ec0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v01f79e68, 4, 5;
    %load/vec4 v01f79838_0;
    %addi 3, 0, 32;
    %assign/vec4 v01f79f18_0, 0;
    %load/vec4 v01f79f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v01f7a288_0;
    %addi 1, 0, 4;
    %assign/vec4 v01f7a288_0, 0;
T_0.16 ;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v01f7a288_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v01f7a128_0;
    %load/vec4 v01f79ec0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 48, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v01f79e68, 4, 5;
    %load/vec4 v01f79838_0;
    %load/vec4 v01f79ec0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v01f7a180, 0, 4;
    %load/vec4 v01f79f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v01f7a288_0, 0;
T_0.20 ;
T_0.18 ;
T_0.15 ;
T_0.11 ;
T_0.7 ;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_01f788b0;
T_1 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v01f79a48_0, 0, 11;
T_1.0 ;
    %load/vec4 v01f79a48_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 4026531840, 0, 32;
    %ix/getv 4, v01f79a48_0;
    %store/vec4a v01f7a180, 4, 0;
    %load/vec4 v01f79a48_0;
    %addi 1, 0, 11;
    %store/vec4 v01f79a48_0, 0, 11;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v01f7a288_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_01f787e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01f7a1d8_0, 0, 32;
    %vpi_call 2 32 "$readmemb", "memaccess.txt", v01fb74a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01f7a020_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01fb78c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01f79fc8_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01fb7708_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01fb7918_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_01f787e0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v01f7a020_0;
    %inv;
    %store/vec4 v01f7a020_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_01f787e0;
T_4 ;
    %wait E_01f778f0;
    %load/vec4 v01fb78c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v01fb78c0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_01f787e0;
T_5 ;
    %wait E_01f77a58;
    %load/vec4 v01f79fc8_0;
    %addi 1, 0, 32;
    %assign/vec4 v01f79fc8_0, 0;
    %load/vec4 v01f7a230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v01f7a1d8_0;
    %addi 1, 0, 32;
    %assign/vec4 v01f7a1d8_0, 0;
    %load/vec4 v01fb7918_0;
    %addi 1, 0, 32;
    %store/vec4 v01fb7918_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v01fb7708_0;
    %addi 1, 0, 32;
    %assign/vec4 v01fb7708_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_01f787e0;
T_6 ;
    %vpi_call 2 67 "$display", "Number of misses: %d", v01fb78c0_0 {0 0 0};
    %vpi_call 2 68 "$display", "Number of cycles: %d", v01f79fc8_0 {0 0 0};
    %vpi_call 2 69 "$display", "Number of cycles stalled: %d", v01fb7708_0 {0 0 0};
    %vpi_call 2 70 "$dumpfile", "instructioncache_tb.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_01f787e0;
T_7 ;
    %delay 4000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "instructioncache_tb.v";
    "instructioncache.v";
    "instructionhasher.v";
