{
  "module_name": "mme2_qm_regs.h",
  "hash_id": "a844d220dcc8f732c963be965e0de914318ba019c2cb7d9d4badf61838c1b178",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/mme2_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MME2_QM_REGS_H_\n#define ASIC_REG_MME2_QM_REGS_H_\n\n \n\n#define mmMME2_QM_GLBL_CFG0                                          0x168000\n\n#define mmMME2_QM_GLBL_CFG1                                          0x168004\n\n#define mmMME2_QM_GLBL_PROT                                          0x168008\n\n#define mmMME2_QM_GLBL_ERR_CFG                                       0x16800C\n\n#define mmMME2_QM_GLBL_SECURE_PROPS_0                                0x168010\n\n#define mmMME2_QM_GLBL_SECURE_PROPS_1                                0x168014\n\n#define mmMME2_QM_GLBL_SECURE_PROPS_2                                0x168018\n\n#define mmMME2_QM_GLBL_SECURE_PROPS_3                                0x16801C\n\n#define mmMME2_QM_GLBL_SECURE_PROPS_4                                0x168020\n\n#define mmMME2_QM_GLBL_NON_SECURE_PROPS_0                            0x168024\n\n#define mmMME2_QM_GLBL_NON_SECURE_PROPS_1                            0x168028\n\n#define mmMME2_QM_GLBL_NON_SECURE_PROPS_2                            0x16802C\n\n#define mmMME2_QM_GLBL_NON_SECURE_PROPS_3                            0x168030\n\n#define mmMME2_QM_GLBL_NON_SECURE_PROPS_4                            0x168034\n\n#define mmMME2_QM_GLBL_STS0                                          0x168038\n\n#define mmMME2_QM_GLBL_STS1_0                                        0x168040\n\n#define mmMME2_QM_GLBL_STS1_1                                        0x168044\n\n#define mmMME2_QM_GLBL_STS1_2                                        0x168048\n\n#define mmMME2_QM_GLBL_STS1_3                                        0x16804C\n\n#define mmMME2_QM_GLBL_STS1_4                                        0x168050\n\n#define mmMME2_QM_GLBL_MSG_EN_0                                      0x168054\n\n#define mmMME2_QM_GLBL_MSG_EN_1                                      0x168058\n\n#define mmMME2_QM_GLBL_MSG_EN_2                                      0x16805C\n\n#define mmMME2_QM_GLBL_MSG_EN_3                                      0x168060\n\n#define mmMME2_QM_GLBL_MSG_EN_4                                      0x168068\n\n#define mmMME2_QM_PQ_BASE_LO_0                                       0x168070\n\n#define mmMME2_QM_PQ_BASE_LO_1                                       0x168074\n\n#define mmMME2_QM_PQ_BASE_LO_2                                       0x168078\n\n#define mmMME2_QM_PQ_BASE_LO_3                                       0x16807C\n\n#define mmMME2_QM_PQ_BASE_HI_0                                       0x168080\n\n#define mmMME2_QM_PQ_BASE_HI_1                                       0x168084\n\n#define mmMME2_QM_PQ_BASE_HI_2                                       0x168088\n\n#define mmMME2_QM_PQ_BASE_HI_3                                       0x16808C\n\n#define mmMME2_QM_PQ_SIZE_0                                          0x168090\n\n#define mmMME2_QM_PQ_SIZE_1                                          0x168094\n\n#define mmMME2_QM_PQ_SIZE_2                                          0x168098\n\n#define mmMME2_QM_PQ_SIZE_3                                          0x16809C\n\n#define mmMME2_QM_PQ_PI_0                                            0x1680A0\n\n#define mmMME2_QM_PQ_PI_1                                            0x1680A4\n\n#define mmMME2_QM_PQ_PI_2                                            0x1680A8\n\n#define mmMME2_QM_PQ_PI_3                                            0x1680AC\n\n#define mmMME2_QM_PQ_CI_0                                            0x1680B0\n\n#define mmMME2_QM_PQ_CI_1                                            0x1680B4\n\n#define mmMME2_QM_PQ_CI_2                                            0x1680B8\n\n#define mmMME2_QM_PQ_CI_3                                            0x1680BC\n\n#define mmMME2_QM_PQ_CFG0_0                                          0x1680C0\n\n#define mmMME2_QM_PQ_CFG0_1                                          0x1680C4\n\n#define mmMME2_QM_PQ_CFG0_2                                          0x1680C8\n\n#define mmMME2_QM_PQ_CFG0_3                                          0x1680CC\n\n#define mmMME2_QM_PQ_CFG1_0                                          0x1680D0\n\n#define mmMME2_QM_PQ_CFG1_1                                          0x1680D4\n\n#define mmMME2_QM_PQ_CFG1_2                                          0x1680D8\n\n#define mmMME2_QM_PQ_CFG1_3                                          0x1680DC\n\n#define mmMME2_QM_PQ_ARUSER_31_11_0                                  0x1680E0\n\n#define mmMME2_QM_PQ_ARUSER_31_11_1                                  0x1680E4\n\n#define mmMME2_QM_PQ_ARUSER_31_11_2                                  0x1680E8\n\n#define mmMME2_QM_PQ_ARUSER_31_11_3                                  0x1680EC\n\n#define mmMME2_QM_PQ_STS0_0                                          0x1680F0\n\n#define mmMME2_QM_PQ_STS0_1                                          0x1680F4\n\n#define mmMME2_QM_PQ_STS0_2                                          0x1680F8\n\n#define mmMME2_QM_PQ_STS0_3                                          0x1680FC\n\n#define mmMME2_QM_PQ_STS1_0                                          0x168100\n\n#define mmMME2_QM_PQ_STS1_1                                          0x168104\n\n#define mmMME2_QM_PQ_STS1_2                                          0x168108\n\n#define mmMME2_QM_PQ_STS1_3                                          0x16810C\n\n#define mmMME2_QM_CQ_CFG0_0                                          0x168110\n\n#define mmMME2_QM_CQ_CFG0_1                                          0x168114\n\n#define mmMME2_QM_CQ_CFG0_2                                          0x168118\n\n#define mmMME2_QM_CQ_CFG0_3                                          0x16811C\n\n#define mmMME2_QM_CQ_CFG0_4                                          0x168120\n\n#define mmMME2_QM_CQ_CFG1_0                                          0x168124\n\n#define mmMME2_QM_CQ_CFG1_1                                          0x168128\n\n#define mmMME2_QM_CQ_CFG1_2                                          0x16812C\n\n#define mmMME2_QM_CQ_CFG1_3                                          0x168130\n\n#define mmMME2_QM_CQ_CFG1_4                                          0x168134\n\n#define mmMME2_QM_CQ_ARUSER_31_11_0                                  0x168138\n\n#define mmMME2_QM_CQ_ARUSER_31_11_1                                  0x16813C\n\n#define mmMME2_QM_CQ_ARUSER_31_11_2                                  0x168140\n\n#define mmMME2_QM_CQ_ARUSER_31_11_3                                  0x168144\n\n#define mmMME2_QM_CQ_ARUSER_31_11_4                                  0x168148\n\n#define mmMME2_QM_CQ_STS0_0                                          0x16814C\n\n#define mmMME2_QM_CQ_STS0_1                                          0x168150\n\n#define mmMME2_QM_CQ_STS0_2                                          0x168154\n\n#define mmMME2_QM_CQ_STS0_3                                          0x168158\n\n#define mmMME2_QM_CQ_STS0_4                                          0x16815C\n\n#define mmMME2_QM_CQ_STS1_0                                          0x168160\n\n#define mmMME2_QM_CQ_STS1_1                                          0x168164\n\n#define mmMME2_QM_CQ_STS1_2                                          0x168168\n\n#define mmMME2_QM_CQ_STS1_3                                          0x16816C\n\n#define mmMME2_QM_CQ_STS1_4                                          0x168170\n\n#define mmMME2_QM_CQ_PTR_LO_0                                        0x168174\n\n#define mmMME2_QM_CQ_PTR_HI_0                                        0x168178\n\n#define mmMME2_QM_CQ_TSIZE_0                                         0x16817C\n\n#define mmMME2_QM_CQ_CTL_0                                           0x168180\n\n#define mmMME2_QM_CQ_PTR_LO_1                                        0x168184\n\n#define mmMME2_QM_CQ_PTR_HI_1                                        0x168188\n\n#define mmMME2_QM_CQ_TSIZE_1                                         0x16818C\n\n#define mmMME2_QM_CQ_CTL_1                                           0x168190\n\n#define mmMME2_QM_CQ_PTR_LO_2                                        0x168194\n\n#define mmMME2_QM_CQ_PTR_HI_2                                        0x168198\n\n#define mmMME2_QM_CQ_TSIZE_2                                         0x16819C\n\n#define mmMME2_QM_CQ_CTL_2                                           0x1681A0\n\n#define mmMME2_QM_CQ_PTR_LO_3                                        0x1681A4\n\n#define mmMME2_QM_CQ_PTR_HI_3                                        0x1681A8\n\n#define mmMME2_QM_CQ_TSIZE_3                                         0x1681AC\n\n#define mmMME2_QM_CQ_CTL_3                                           0x1681B0\n\n#define mmMME2_QM_CQ_PTR_LO_4                                        0x1681B4\n\n#define mmMME2_QM_CQ_PTR_HI_4                                        0x1681B8\n\n#define mmMME2_QM_CQ_TSIZE_4                                         0x1681BC\n\n#define mmMME2_QM_CQ_CTL_4                                           0x1681C0\n\n#define mmMME2_QM_CQ_PTR_LO_STS_0                                    0x1681C4\n\n#define mmMME2_QM_CQ_PTR_LO_STS_1                                    0x1681C8\n\n#define mmMME2_QM_CQ_PTR_LO_STS_2                                    0x1681CC\n\n#define mmMME2_QM_CQ_PTR_LO_STS_3                                    0x1681D0\n\n#define mmMME2_QM_CQ_PTR_LO_STS_4                                    0x1681D4\n\n#define mmMME2_QM_CQ_PTR_HI_STS_0                                    0x1681D8\n\n#define mmMME2_QM_CQ_PTR_HI_STS_1                                    0x1681DC\n\n#define mmMME2_QM_CQ_PTR_HI_STS_2                                    0x1681E0\n\n#define mmMME2_QM_CQ_PTR_HI_STS_3                                    0x1681E4\n\n#define mmMME2_QM_CQ_PTR_HI_STS_4                                    0x1681E8\n\n#define mmMME2_QM_CQ_TSIZE_STS_0                                     0x1681EC\n\n#define mmMME2_QM_CQ_TSIZE_STS_1                                     0x1681F0\n\n#define mmMME2_QM_CQ_TSIZE_STS_2                                     0x1681F4\n\n#define mmMME2_QM_CQ_TSIZE_STS_3                                     0x1681F8\n\n#define mmMME2_QM_CQ_TSIZE_STS_4                                     0x1681FC\n\n#define mmMME2_QM_CQ_CTL_STS_0                                       0x168200\n\n#define mmMME2_QM_CQ_CTL_STS_1                                       0x168204\n\n#define mmMME2_QM_CQ_CTL_STS_2                                       0x168208\n\n#define mmMME2_QM_CQ_CTL_STS_3                                       0x16820C\n\n#define mmMME2_QM_CQ_CTL_STS_4                                       0x168210\n\n#define mmMME2_QM_CQ_IFIFO_CNT_0                                     0x168214\n\n#define mmMME2_QM_CQ_IFIFO_CNT_1                                     0x168218\n\n#define mmMME2_QM_CQ_IFIFO_CNT_2                                     0x16821C\n\n#define mmMME2_QM_CQ_IFIFO_CNT_3                                     0x168220\n\n#define mmMME2_QM_CQ_IFIFO_CNT_4                                     0x168224\n\n#define mmMME2_QM_CP_MSG_BASE0_ADDR_LO_0                             0x168228\n\n#define mmMME2_QM_CP_MSG_BASE0_ADDR_LO_1                             0x16822C\n\n#define mmMME2_QM_CP_MSG_BASE0_ADDR_LO_2                             0x168230\n\n#define mmMME2_QM_CP_MSG_BASE0_ADDR_LO_3                             0x168234\n\n#define mmMME2_QM_CP_MSG_BASE0_ADDR_LO_4                             0x168238\n\n#define mmMME2_QM_CP_MSG_BASE0_ADDR_HI_0                             0x16823C\n\n#define mmMME2_QM_CP_MSG_BASE0_ADDR_HI_1                             0x168240\n\n#define mmMME2_QM_CP_MSG_BASE0_ADDR_HI_2                             0x168244\n\n#define mmMME2_QM_CP_MSG_BASE0_ADDR_HI_3                             0x168248\n\n#define mmMME2_QM_CP_MSG_BASE0_ADDR_HI_4                             0x16824C\n\n#define mmMME2_QM_CP_MSG_BASE1_ADDR_LO_0                             0x168250\n\n#define mmMME2_QM_CP_MSG_BASE1_ADDR_LO_1                             0x168254\n\n#define mmMME2_QM_CP_MSG_BASE1_ADDR_LO_2                             0x168258\n\n#define mmMME2_QM_CP_MSG_BASE1_ADDR_LO_3                             0x16825C\n\n#define mmMME2_QM_CP_MSG_BASE1_ADDR_LO_4                             0x168260\n\n#define mmMME2_QM_CP_MSG_BASE1_ADDR_HI_0                             0x168264\n\n#define mmMME2_QM_CP_MSG_BASE1_ADDR_HI_1                             0x168268\n\n#define mmMME2_QM_CP_MSG_BASE1_ADDR_HI_2                             0x16826C\n\n#define mmMME2_QM_CP_MSG_BASE1_ADDR_HI_3                             0x168270\n\n#define mmMME2_QM_CP_MSG_BASE1_ADDR_HI_4                             0x168274\n\n#define mmMME2_QM_CP_MSG_BASE2_ADDR_LO_0                             0x168278\n\n#define mmMME2_QM_CP_MSG_BASE2_ADDR_LO_1                             0x16827C\n\n#define mmMME2_QM_CP_MSG_BASE2_ADDR_LO_2                             0x168280\n\n#define mmMME2_QM_CP_MSG_BASE2_ADDR_LO_3                             0x168284\n\n#define mmMME2_QM_CP_MSG_BASE2_ADDR_LO_4                             0x168288\n\n#define mmMME2_QM_CP_MSG_BASE2_ADDR_HI_0                             0x16828C\n\n#define mmMME2_QM_CP_MSG_BASE2_ADDR_HI_1                             0x168290\n\n#define mmMME2_QM_CP_MSG_BASE2_ADDR_HI_2                             0x168294\n\n#define mmMME2_QM_CP_MSG_BASE2_ADDR_HI_3                             0x168298\n\n#define mmMME2_QM_CP_MSG_BASE2_ADDR_HI_4                             0x16829C\n\n#define mmMME2_QM_CP_MSG_BASE3_ADDR_LO_0                             0x1682A0\n\n#define mmMME2_QM_CP_MSG_BASE3_ADDR_LO_1                             0x1682A4\n\n#define mmMME2_QM_CP_MSG_BASE3_ADDR_LO_2                             0x1682A8\n\n#define mmMME2_QM_CP_MSG_BASE3_ADDR_LO_3                             0x1682AC\n\n#define mmMME2_QM_CP_MSG_BASE3_ADDR_LO_4                             0x1682B0\n\n#define mmMME2_QM_CP_MSG_BASE3_ADDR_HI_0                             0x1682B4\n\n#define mmMME2_QM_CP_MSG_BASE3_ADDR_HI_1                             0x1682B8\n\n#define mmMME2_QM_CP_MSG_BASE3_ADDR_HI_2                             0x1682BC\n\n#define mmMME2_QM_CP_MSG_BASE3_ADDR_HI_3                             0x1682C0\n\n#define mmMME2_QM_CP_MSG_BASE3_ADDR_HI_4                             0x1682C4\n\n#define mmMME2_QM_CP_LDMA_TSIZE_OFFSET_0                             0x1682C8\n\n#define mmMME2_QM_CP_LDMA_TSIZE_OFFSET_1                             0x1682CC\n\n#define mmMME2_QM_CP_LDMA_TSIZE_OFFSET_2                             0x1682D0\n\n#define mmMME2_QM_CP_LDMA_TSIZE_OFFSET_3                             0x1682D4\n\n#define mmMME2_QM_CP_LDMA_TSIZE_OFFSET_4                             0x1682D8\n\n#define mmMME2_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0x1682E0\n\n#define mmMME2_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0x1682E4\n\n#define mmMME2_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0x1682E8\n\n#define mmMME2_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0x1682EC\n\n#define mmMME2_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0x1682F0\n\n#define mmMME2_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0x1682F4\n\n#define mmMME2_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0x1682F8\n\n#define mmMME2_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0x1682FC\n\n#define mmMME2_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0x168300\n\n#define mmMME2_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0x168304\n\n#define mmMME2_QM_CP_FENCE0_RDATA_0                                  0x168308\n\n#define mmMME2_QM_CP_FENCE0_RDATA_1                                  0x16830C\n\n#define mmMME2_QM_CP_FENCE0_RDATA_2                                  0x168310\n\n#define mmMME2_QM_CP_FENCE0_RDATA_3                                  0x168314\n\n#define mmMME2_QM_CP_FENCE0_RDATA_4                                  0x168318\n\n#define mmMME2_QM_CP_FENCE1_RDATA_0                                  0x16831C\n\n#define mmMME2_QM_CP_FENCE1_RDATA_1                                  0x168320\n\n#define mmMME2_QM_CP_FENCE1_RDATA_2                                  0x168324\n\n#define mmMME2_QM_CP_FENCE1_RDATA_3                                  0x168328\n\n#define mmMME2_QM_CP_FENCE1_RDATA_4                                  0x16832C\n\n#define mmMME2_QM_CP_FENCE2_RDATA_0                                  0x168330\n\n#define mmMME2_QM_CP_FENCE2_RDATA_1                                  0x168334\n\n#define mmMME2_QM_CP_FENCE2_RDATA_2                                  0x168338\n\n#define mmMME2_QM_CP_FENCE2_RDATA_3                                  0x16833C\n\n#define mmMME2_QM_CP_FENCE2_RDATA_4                                  0x168340\n\n#define mmMME2_QM_CP_FENCE3_RDATA_0                                  0x168344\n\n#define mmMME2_QM_CP_FENCE3_RDATA_1                                  0x168348\n\n#define mmMME2_QM_CP_FENCE3_RDATA_2                                  0x16834C\n\n#define mmMME2_QM_CP_FENCE3_RDATA_3                                  0x168350\n\n#define mmMME2_QM_CP_FENCE3_RDATA_4                                  0x168354\n\n#define mmMME2_QM_CP_FENCE0_CNT_0                                    0x168358\n\n#define mmMME2_QM_CP_FENCE0_CNT_1                                    0x16835C\n\n#define mmMME2_QM_CP_FENCE0_CNT_2                                    0x168360\n\n#define mmMME2_QM_CP_FENCE0_CNT_3                                    0x168364\n\n#define mmMME2_QM_CP_FENCE0_CNT_4                                    0x168368\n\n#define mmMME2_QM_CP_FENCE1_CNT_0                                    0x16836C\n\n#define mmMME2_QM_CP_FENCE1_CNT_1                                    0x168370\n\n#define mmMME2_QM_CP_FENCE1_CNT_2                                    0x168374\n\n#define mmMME2_QM_CP_FENCE1_CNT_3                                    0x168378\n\n#define mmMME2_QM_CP_FENCE1_CNT_4                                    0x16837C\n\n#define mmMME2_QM_CP_FENCE2_CNT_0                                    0x168380\n\n#define mmMME2_QM_CP_FENCE2_CNT_1                                    0x168384\n\n#define mmMME2_QM_CP_FENCE2_CNT_2                                    0x168388\n\n#define mmMME2_QM_CP_FENCE2_CNT_3                                    0x16838C\n\n#define mmMME2_QM_CP_FENCE2_CNT_4                                    0x168390\n\n#define mmMME2_QM_CP_FENCE3_CNT_0                                    0x168394\n\n#define mmMME2_QM_CP_FENCE3_CNT_1                                    0x168398\n\n#define mmMME2_QM_CP_FENCE3_CNT_2                                    0x16839C\n\n#define mmMME2_QM_CP_FENCE3_CNT_3                                    0x1683A0\n\n#define mmMME2_QM_CP_FENCE3_CNT_4                                    0x1683A4\n\n#define mmMME2_QM_CP_STS_0                                           0x1683A8\n\n#define mmMME2_QM_CP_STS_1                                           0x1683AC\n\n#define mmMME2_QM_CP_STS_2                                           0x1683B0\n\n#define mmMME2_QM_CP_STS_3                                           0x1683B4\n\n#define mmMME2_QM_CP_STS_4                                           0x1683B8\n\n#define mmMME2_QM_CP_CURRENT_INST_LO_0                               0x1683BC\n\n#define mmMME2_QM_CP_CURRENT_INST_LO_1                               0x1683C0\n\n#define mmMME2_QM_CP_CURRENT_INST_LO_2                               0x1683C4\n\n#define mmMME2_QM_CP_CURRENT_INST_LO_3                               0x1683C8\n\n#define mmMME2_QM_CP_CURRENT_INST_LO_4                               0x1683CC\n\n#define mmMME2_QM_CP_CURRENT_INST_HI_0                               0x1683D0\n\n#define mmMME2_QM_CP_CURRENT_INST_HI_1                               0x1683D4\n\n#define mmMME2_QM_CP_CURRENT_INST_HI_2                               0x1683D8\n\n#define mmMME2_QM_CP_CURRENT_INST_HI_3                               0x1683DC\n\n#define mmMME2_QM_CP_CURRENT_INST_HI_4                               0x1683E0\n\n#define mmMME2_QM_CP_BARRIER_CFG_0                                   0x1683F4\n\n#define mmMME2_QM_CP_BARRIER_CFG_1                                   0x1683F8\n\n#define mmMME2_QM_CP_BARRIER_CFG_2                                   0x1683FC\n\n#define mmMME2_QM_CP_BARRIER_CFG_3                                   0x168400\n\n#define mmMME2_QM_CP_BARRIER_CFG_4                                   0x168404\n\n#define mmMME2_QM_CP_DBG_0_0                                         0x168408\n\n#define mmMME2_QM_CP_DBG_0_1                                         0x16840C\n\n#define mmMME2_QM_CP_DBG_0_2                                         0x168410\n\n#define mmMME2_QM_CP_DBG_0_3                                         0x168414\n\n#define mmMME2_QM_CP_DBG_0_4                                         0x168418\n\n#define mmMME2_QM_CP_ARUSER_31_11_0                                  0x16841C\n\n#define mmMME2_QM_CP_ARUSER_31_11_1                                  0x168420\n\n#define mmMME2_QM_CP_ARUSER_31_11_2                                  0x168424\n\n#define mmMME2_QM_CP_ARUSER_31_11_3                                  0x168428\n\n#define mmMME2_QM_CP_ARUSER_31_11_4                                  0x16842C\n\n#define mmMME2_QM_CP_AWUSER_31_11_0                                  0x168430\n\n#define mmMME2_QM_CP_AWUSER_31_11_1                                  0x168434\n\n#define mmMME2_QM_CP_AWUSER_31_11_2                                  0x168438\n\n#define mmMME2_QM_CP_AWUSER_31_11_3                                  0x16843C\n\n#define mmMME2_QM_CP_AWUSER_31_11_4                                  0x168440\n\n#define mmMME2_QM_ARB_CFG_0                                          0x168A00\n\n#define mmMME2_QM_ARB_CHOISE_Q_PUSH                                  0x168A04\n\n#define mmMME2_QM_ARB_WRR_WEIGHT_0                                   0x168A08\n\n#define mmMME2_QM_ARB_WRR_WEIGHT_1                                   0x168A0C\n\n#define mmMME2_QM_ARB_WRR_WEIGHT_2                                   0x168A10\n\n#define mmMME2_QM_ARB_WRR_WEIGHT_3                                   0x168A14\n\n#define mmMME2_QM_ARB_CFG_1                                          0x168A18\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_0                               0x168A20\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_1                               0x168A24\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_2                               0x168A28\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_3                               0x168A2C\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_4                               0x168A30\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_5                               0x168A34\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_6                               0x168A38\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_7                               0x168A3C\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_8                               0x168A40\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_9                               0x168A44\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_10                              0x168A48\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_11                              0x168A4C\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_12                              0x168A50\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_13                              0x168A54\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_14                              0x168A58\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_15                              0x168A5C\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_16                              0x168A60\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_17                              0x168A64\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_18                              0x168A68\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_19                              0x168A6C\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_20                              0x168A70\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_21                              0x168A74\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_22                              0x168A78\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_23                              0x168A7C\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_24                              0x168A80\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_25                              0x168A84\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_26                              0x168A88\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_27                              0x168A8C\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_28                              0x168A90\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_29                              0x168A94\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_30                              0x168A98\n\n#define mmMME2_QM_ARB_MST_AVAIL_CRED_31                              0x168A9C\n\n#define mmMME2_QM_ARB_MST_CRED_INC                                   0x168AA0\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0x168AA4\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0x168AA8\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0x168AAC\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0x168AB0\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0x168AB4\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0x168AB8\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0x168ABC\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0x168AC0\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0x168AC4\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0x168AC8\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0x168ACC\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0x168AD0\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0x168AD4\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0x168AD8\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0x168ADC\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0x168AE0\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0x168AE4\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0x168AE8\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0x168AEC\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0x168AF0\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0x168AF4\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0x168AF8\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0x168AFC\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0x168B00\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0x168B04\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0x168B08\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0x168B0C\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0x168B10\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0x168B14\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0x168B18\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0x168B1C\n\n#define mmMME2_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0x168B20\n\n#define mmMME2_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0x168B28\n\n#define mmMME2_QM_ARB_MST_SLAVE_EN                                   0x168B2C\n\n#define mmMME2_QM_ARB_MST_QUIET_PER                                  0x168B34\n\n#define mmMME2_QM_ARB_SLV_CHOISE_WDT                                 0x168B38\n\n#define mmMME2_QM_ARB_SLV_ID                                         0x168B3C\n\n#define mmMME2_QM_ARB_MSG_MAX_INFLIGHT                               0x168B44\n\n#define mmMME2_QM_ARB_MSG_AWUSER_31_11                               0x168B48\n\n#define mmMME2_QM_ARB_MSG_AWUSER_SEC_PROP                            0x168B4C\n\n#define mmMME2_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0x168B50\n\n#define mmMME2_QM_ARB_BASE_LO                                        0x168B54\n\n#define mmMME2_QM_ARB_BASE_HI                                        0x168B58\n\n#define mmMME2_QM_ARB_STATE_STS                                      0x168B80\n\n#define mmMME2_QM_ARB_CHOISE_FULLNESS_STS                            0x168B84\n\n#define mmMME2_QM_ARB_MSG_STS                                        0x168B88\n\n#define mmMME2_QM_ARB_SLV_CHOISE_Q_HEAD                              0x168B8C\n\n#define mmMME2_QM_ARB_ERR_CAUSE                                      0x168B9C\n\n#define mmMME2_QM_ARB_ERR_MSG_EN                                     0x168BA0\n\n#define mmMME2_QM_ARB_ERR_STS_DRP                                    0x168BA8\n\n#define mmMME2_QM_ARB_MST_CRED_STS_0                                 0x168BB0\n\n#define mmMME2_QM_ARB_MST_CRED_STS_1                                 0x168BB4\n\n#define mmMME2_QM_ARB_MST_CRED_STS_2                                 0x168BB8\n\n#define mmMME2_QM_ARB_MST_CRED_STS_3                                 0x168BBC\n\n#define mmMME2_QM_ARB_MST_CRED_STS_4                                 0x168BC0\n\n#define mmMME2_QM_ARB_MST_CRED_STS_5                                 0x168BC4\n\n#define mmMME2_QM_ARB_MST_CRED_STS_6                                 0x168BC8\n\n#define mmMME2_QM_ARB_MST_CRED_STS_7                                 0x168BCC\n\n#define mmMME2_QM_ARB_MST_CRED_STS_8                                 0x168BD0\n\n#define mmMME2_QM_ARB_MST_CRED_STS_9                                 0x168BD4\n\n#define mmMME2_QM_ARB_MST_CRED_STS_10                                0x168BD8\n\n#define mmMME2_QM_ARB_MST_CRED_STS_11                                0x168BDC\n\n#define mmMME2_QM_ARB_MST_CRED_STS_12                                0x168BE0\n\n#define mmMME2_QM_ARB_MST_CRED_STS_13                                0x168BE4\n\n#define mmMME2_QM_ARB_MST_CRED_STS_14                                0x168BE8\n\n#define mmMME2_QM_ARB_MST_CRED_STS_15                                0x168BEC\n\n#define mmMME2_QM_ARB_MST_CRED_STS_16                                0x168BF0\n\n#define mmMME2_QM_ARB_MST_CRED_STS_17                                0x168BF4\n\n#define mmMME2_QM_ARB_MST_CRED_STS_18                                0x168BF8\n\n#define mmMME2_QM_ARB_MST_CRED_STS_19                                0x168BFC\n\n#define mmMME2_QM_ARB_MST_CRED_STS_20                                0x168C00\n\n#define mmMME2_QM_ARB_MST_CRED_STS_21                                0x168C04\n\n#define mmMME2_QM_ARB_MST_CRED_STS_22                                0x168C08\n\n#define mmMME2_QM_ARB_MST_CRED_STS_23                                0x168C0C\n\n#define mmMME2_QM_ARB_MST_CRED_STS_24                                0x168C10\n\n#define mmMME2_QM_ARB_MST_CRED_STS_25                                0x168C14\n\n#define mmMME2_QM_ARB_MST_CRED_STS_26                                0x168C18\n\n#define mmMME2_QM_ARB_MST_CRED_STS_27                                0x168C1C\n\n#define mmMME2_QM_ARB_MST_CRED_STS_28                                0x168C20\n\n#define mmMME2_QM_ARB_MST_CRED_STS_29                                0x168C24\n\n#define mmMME2_QM_ARB_MST_CRED_STS_30                                0x168C28\n\n#define mmMME2_QM_ARB_MST_CRED_STS_31                                0x168C2C\n\n#define mmMME2_QM_CGM_CFG                                            0x168C70\n\n#define mmMME2_QM_CGM_STS                                            0x168C74\n\n#define mmMME2_QM_CGM_CFG1                                           0x168C78\n\n#define mmMME2_QM_LOCAL_RANGE_BASE                                   0x168C80\n\n#define mmMME2_QM_LOCAL_RANGE_SIZE                                   0x168C84\n\n#define mmMME2_QM_CSMR_STRICT_PRIO_CFG                               0x168C90\n\n#define mmMME2_QM_HBW_RD_RATE_LIM_CFG_1                              0x168C94\n\n#define mmMME2_QM_LBW_WR_RATE_LIM_CFG_0                              0x168C98\n\n#define mmMME2_QM_LBW_WR_RATE_LIM_CFG_1                              0x168C9C\n\n#define mmMME2_QM_HBW_RD_RATE_LIM_CFG_0                              0x168CA0\n\n#define mmMME2_QM_GLBL_AXCACHE                                       0x168CA4\n\n#define mmMME2_QM_IND_GW_APB_CFG                                     0x168CB0\n\n#define mmMME2_QM_IND_GW_APB_WDATA                                   0x168CB4\n\n#define mmMME2_QM_IND_GW_APB_RDATA                                   0x168CB8\n\n#define mmMME2_QM_IND_GW_APB_STATUS                                  0x168CBC\n\n#define mmMME2_QM_GLBL_ERR_ADDR_LO                                   0x168CD0\n\n#define mmMME2_QM_GLBL_ERR_ADDR_HI                                   0x168CD4\n\n#define mmMME2_QM_GLBL_ERR_WDATA                                     0x168CD8\n\n#define mmMME2_QM_GLBL_MEM_INIT_BUSY                                 0x168D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}