<dec f='llvm/llvm/include/llvm/CodeGen/MachineCombinerPattern.h' l='34' type='6'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineCombinerPattern.h' l='32'>// These are patterns matched by the PowerPC to reassociate FMA and FSUB to
  // reduce register pressure.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineCombiner.cpp' l='282' c='_ZL20getCombinerObjectiveN4llvm22MachineCombinerPatternE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='496' u='r' c='_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='563' c='_ZNK4llvm12PPCInstrInfo17finalizeInsInstrsERNS_12MachineInstrERNS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='782' c='_ZNK4llvm12PPCInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_15227899'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='834' c='_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1003' c='_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1006' u='r' c='_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189'/>
