==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 589 ; free virtual = 9252
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 589 ; free virtual = 9252
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 565 ; free virtual = 9228
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (test.cpp:6589) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (test.cpp:6620) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (test.cpp:6622) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 542 ; free virtual = 9205
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (test.cpp:6589) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (test.cpp:6620) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (test.cpp:6622) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6623:3) in function 'operator_double_div2'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 538 ; free virtual = 9203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 528 ; free virtual = 9194
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div2' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div2/in' to 'operator_double_div2/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.58 seconds; current allocated memory: 109.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 110.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div2/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div2'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 110.434 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 513 ; free virtual = 9180
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div2.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div2.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1837 ; free virtual = 10139
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1837 ; free virtual = 10139
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1821 ; free virtual = 10124
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (test.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (test.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (test.cpp:147) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 1807 ; free virtual = 10112
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (test.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (test.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (test.cpp:147) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:148:3) in function 'operator_double_div2'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 1777 ; free virtual = 10083
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 1772 ; free virtual = 10078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div2' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div2/in' to 'operator_double_div2/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:138) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.39 seconds; current allocated memory: 101.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 101.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div2/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div2_lshr_52ns_2ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div2_shl_54ns_2ns_54_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div2'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 102.105 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 1769 ; free virtual = 10077
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div2.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div2.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2321 ; free virtual = 9966
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2321 ; free virtual = 9966
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2300 ; free virtual = 9948
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (test.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (test.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (test.cpp:147) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 2285 ; free virtual = 9935
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (test.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (test.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (test.cpp:147) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:148:3) in function 'operator_double_div2'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 2257 ; free virtual = 9910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 2253 ; free virtual = 9906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div2' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div2/in' to 'operator_double_div2/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:138) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.36 seconds; current allocated memory: 101.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 101.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div2/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div2_lshr_52ns_2ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div2_shl_54ns_2ns_54_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div2'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 102.105 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 2248 ; free virtual = 9905
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div2.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div2.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
