\relax 
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Timer Setup Code}}{1}}
\newlabel{code:timer}{{1}{1}}
\newlabel{ques:badack}{{4}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Code for Question\nobreakspace  {}4\hbox {}}}{3}}
\newlabel{code:badack}{{2}{3}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Exception sources for the WRAMP processor}}{4}}
\newlabel{table:esources}{{1}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Start of Exception Handler}}{4}}
\newlabel{code:handler}{{3}{4}}
\@writefile{toc}{\contentsline {section}{\numberline {A}Programmable Timer}{5}}
\newlabel{appen:timer}{{A}{5}}
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces Timer Register Offsets}}{5}}
\newlabel{table:timer_offsets}{{2}{5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {A.1}Timer Control Register}{5}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces The Timer Control Register}}{5}}
\newlabel{timer_cr_pic}{{4}{5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {A.2}Timer Load Register}{5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {A.3}Timer Count Register}{5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {A.4}Timer Interrupt Acknowledge Register}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces The Timer Interrupt Acknowledge Register}}{6}}
\newlabel{timer_iack_pic}{{5}{6}}
\@writefile{toc}{\contentsline {section}{\numberline {B}\$cctrl - CPU Control Register}{7}}
\newlabel{appen:cctrl}{{B}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces \$cctrl - CPU Control Register}}{7}}
\newlabel{cctrl_pic}{{6}{7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {B.1}Interrupt Enable}{7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {B.2}Interrupt Mask}{7}}
\newlabel{sec:imask}{{B.2}{7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {B.3}Kernel User Mode}{7}}
\@writefile{toc}{\contentsline {section}{\numberline {C}\$estat - Exception Status Register}{8}}
\newlabel{appen:estat}{{C}{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces \$estat - Exception Status Register}}{8}}
\newlabel{estat_pic}{{7}{8}}
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces Exception Status Register Fields}}{8}}
\newlabel{table:sta_loc}{{3}{8}}
\@writefile{toc}{\contentsline {section}{\numberline {D}Details of the Serial ports}{9}}
\newlabel{org_sp_defn}{{D}{9}}
\@writefile{lot}{\contentsline {table}{\numberline {4}{\ignorespaces Base addresses for each serial port}}{9}}
\newlabel{table:serialbase}{{4}{9}}
\@writefile{lot}{\contentsline {table}{\numberline {5}{\ignorespaces Offsets for each register}}{9}}
\newlabel{table:serialoffset}{{5}{9}}
\@writefile{lot}{\contentsline {table}{\numberline {6}{\ignorespaces Status register format}}{9}}
\newlabel{table:serialstat}{{6}{9}}
\@writefile{toc}{\contentsline {subsection}{\numberline {D.1}Serial Control Register}{9}}
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces The Serial Control Register}}{10}}
\newlabel{serial_cr_pic}{{8}{10}}
