{
  "module_name": "qla_nx2.h",
  "hash_id": "714538d995c2c582aa33ae39d8e178a632e712603646925cfaf16fabe0893c9b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/qla2xxx/qla_nx2.h",
  "human_readable_source": " \n \n\n#ifndef __QLA_NX2_H\n#define __QLA_NX2_H\n\n#define QSNT_ACK_TOV\t\t\t\t30\n#define INTENT_TO_RECOVER\t\t\t0x01\n#define PROCEED_TO_RECOVER\t\t\t0x02\n#define IDC_LOCK_RECOVERY_OWNER_MASK\t\t0x3C\n#define IDC_LOCK_RECOVERY_STATE_MASK\t\t0x3\n#define IDC_LOCK_RECOVERY_STATE_SHIFT_BITS\t2\n\n#define QLA8044_DRV_LOCK_MSLEEP\t\t200\n#define QLA8044_ADDR_DDR_NET\t\t(0x0000000000000000ULL)\n#define QLA8044_ADDR_DDR_NET_MAX\t(0x000000000fffffffULL)\n\n#define MD_MIU_TEST_AGT_WRDATA_LO\t\t0x410000A0\n#define MD_MIU_TEST_AGT_WRDATA_HI\t\t0x410000A4\n#define MD_MIU_TEST_AGT_WRDATA_ULO\t\t0x410000B0\n#define MD_MIU_TEST_AGT_WRDATA_UHI\t\t0x410000B4\n\n \n#define MIU_TA_CTL_WRITE_ENABLE\t(MIU_TA_CTL_WRITE | MIU_TA_CTL_ENABLE)\n#define MIU_TA_CTL_WRITE_START\t(MIU_TA_CTL_WRITE | MIU_TA_CTL_ENABLE |\t\\\n\t\t\t\t MIU_TA_CTL_START)\n#define MIU_TA_CTL_START_ENABLE\t(MIU_TA_CTL_START | MIU_TA_CTL_ENABLE)\n\n \n \n#define QLA8044_P2_ADDR_PCIE\t(0x0000000800000000ULL)\n#define QLA8044_P3_ADDR_PCIE\t(0x0000008000000000ULL)\n#define QLA8044_ADDR_PCIE_MAX\t(0x0000000FFFFFFFFFULL)\n#define QLA8044_ADDR_OCM0\t(0x0000000200000000ULL)\n#define QLA8044_ADDR_OCM0_MAX\t(0x00000002000fffffULL)\n#define QLA8044_ADDR_OCM1\t(0x0000000200400000ULL)\n#define QLA8044_ADDR_OCM1_MAX\t(0x00000002004fffffULL)\n#define QLA8044_ADDR_QDR_NET\t(0x0000000300000000ULL)\n#define QLA8044_P2_ADDR_QDR_NET_MAX\t(0x00000003001fffffULL)\n#define QLA8044_P3_ADDR_QDR_NET_MAX\t(0x0000000303ffffffULL)\n#define QLA8044_ADDR_QDR_NET_MAX\t(0x0000000307ffffffULL)\n#define QLA8044_PCI_CRBSPACE\t\t((unsigned long)0x06000000)\n#define QLA8044_PCI_DIRECT_CRB\t\t((unsigned long)0x04400000)\n#define QLA8044_PCI_CAMQM\t\t((unsigned long)0x04800000)\n#define QLA8044_PCI_CAMQM_MAX\t\t((unsigned long)0x04ffffff)\n#define QLA8044_PCI_DDR_NET\t\t((unsigned long)0x00000000)\n#define QLA8044_PCI_QDR_NET\t\t((unsigned long)0x04000000)\n#define QLA8044_PCI_QDR_NET_MAX\t\t((unsigned long)0x043fffff)\n\n \nstatic inline bool addr_in_range(u64 addr, u64 low, u64 high)\n{\n\treturn addr <= high && addr >= low;\n}\n\n \n#define QLA8044_FLASH_SPI_STATUS\t0x2808E010\n#define QLA8044_FLASH_SPI_CONTROL\t0x2808E014\n#define QLA8044_FLASH_STATUS\t\t0x42100004\n#define QLA8044_FLASH_CONTROL\t\t0x42110004\n#define QLA8044_FLASH_ADDR\t\t0x42110008\n#define QLA8044_FLASH_WRDATA\t\t0x4211000C\n#define QLA8044_FLASH_RDDATA\t\t0x42110018\n#define QLA8044_FLASH_DIRECT_WINDOW\t0x42110030\n#define QLA8044_FLASH_DIRECT_DATA(DATA) (0x42150000 | (0x0000FFFF&DATA))\n\n \n#define QLA8044_FLASH_LOCK\t\t0x3850\n#define QLA8044_FLASH_UNLOCK\t\t0x3854\n#define QLA8044_FLASH_LOCK_ID\t\t0x3500\n\n \n#define QLA8044_DRV_LOCK\t\t0x3868\n#define QLA8044_DRV_UNLOCK\t\t0x386C\n#define QLA8044_DRV_LOCK_ID\t\t0x3504\n#define QLA8044_DRV_LOCKRECOVERY\t0x379C\n\n \n#define QLA8044_IDC_VER_MAJ_VALUE       0x1\n#define QLA8044_IDC_VER_MIN_VALUE       0x0\n\n \n#define QLA8044_CRB_IDC_VER_MAJOR\t0x3780\n#define QLA8044_CRB_IDC_VER_MINOR\t0x3798\n#define QLA8044_IDC_DRV_AUDIT\t\t0x3794\n#define QLA8044_SRE_SHIM_CONTROL\t0x0D200284\n#define QLA8044_PORT0_RXB_PAUSE_THRS\t0x0B2003A4\n#define QLA8044_PORT1_RXB_PAUSE_THRS\t0x0B2013A4\n#define QLA8044_PORT0_RXB_TC_MAX_CELL\t0x0B200388\n#define QLA8044_PORT1_RXB_TC_MAX_CELL\t0x0B201388\n#define QLA8044_PORT0_RXB_TC_STATS\t0x0B20039C\n#define QLA8044_PORT1_RXB_TC_STATS\t0x0B20139C\n#define QLA8044_PORT2_IFB_PAUSE_THRS\t0x0B200704\n#define QLA8044_PORT3_IFB_PAUSE_THRS\t0x0B201704\n\n \n#define QLA8044_SET_PAUSE_VAL\t\t0x0\n#define QLA8044_SET_TC_MAX_CELL_VAL\t0x03FF03FF\n#define QLA8044_PEG_HALT_STATUS1\t0x34A8\n#define QLA8044_PEG_HALT_STATUS2\t0x34AC\n#define QLA8044_PEG_ALIVE_COUNTER\t0x34B0  \n#define QLA8044_FW_CAPABILITIES\t\t0x3528\n#define QLA8044_CRB_DRV_ACTIVE\t\t0x3788  \n#define QLA8044_CRB_DEV_STATE\t\t0x3784  \n#define QLA8044_CRB_DRV_STATE\t\t0x378C  \n#define QLA8044_CRB_DRV_SCRATCH\t\t0x3548\n#define QLA8044_CRB_DEV_PART_INFO1\t0x37E0\n#define QLA8044_CRB_DEV_PART_INFO2\t0x37E4\n#define QLA8044_FW_VER_MAJOR\t\t0x3550\n#define QLA8044_FW_VER_MINOR\t\t0x3554\n#define QLA8044_FW_VER_SUB\t\t0x3558\n#define QLA8044_NPAR_STATE\t\t0x359C\n#define QLA8044_FW_IMAGE_VALID\t\t0x35FC\n#define QLA8044_CMDPEG_STATE\t\t0x3650\n#define QLA8044_ASIC_TEMP\t\t0x37B4\n#define QLA8044_FW_API\t\t\t0x356C\n#define QLA8044_DRV_OP_MODE\t\t0x3570\n#define QLA8044_CRB_WIN_BASE\t\t0x3800\n#define QLA8044_CRB_WIN_FUNC(f)\t\t(QLA8044_CRB_WIN_BASE+((f)*4))\n#define QLA8044_SEM_LOCK_BASE\t\t0x3840\n#define QLA8044_SEM_UNLOCK_BASE\t\t0x3844\n#define QLA8044_SEM_LOCK_FUNC(f)\t(QLA8044_SEM_LOCK_BASE+((f)*8))\n#define QLA8044_SEM_UNLOCK_FUNC(f)\t(QLA8044_SEM_UNLOCK_BASE+((f)*8))\n#define QLA8044_LINK_STATE(f)\t\t(0x3698+((f) > 7 ? 4 : 0))\n#define QLA8044_LINK_SPEED(f)\t\t(0x36E0+(((f) >> 2) * 4))\n#define QLA8044_MAX_LINK_SPEED(f)       (0x36F0+(((f) / 4) * 4))\n#define QLA8044_LINK_SPEED_FACTOR\t10\n#define QLA8044_FUN7_ACTIVE_INDEX\t0x80\n\n \n#define QLA8044_FLASH_MAX_WAIT_USEC\t100\n#define QLA8044_FLASH_LOCK_TIMEOUT\t10000\n#define QLA8044_FLASH_SECTOR_SIZE\t65536\n#define QLA8044_DRV_LOCK_TIMEOUT\t2000\n#define QLA8044_FLASH_SECTOR_ERASE_CMD\t0xdeadbeef\n#define QLA8044_FLASH_WRITE_CMD\t\t0xdacdacda\n#define QLA8044_FLASH_BUFFER_WRITE_CMD\t0xcadcadca\n#define QLA8044_FLASH_READ_RETRY_COUNT\t2000\n#define QLA8044_FLASH_STATUS_READY\t0x6\n#define QLA8044_FLASH_BUFFER_WRITE_MIN\t2\n#define QLA8044_FLASH_BUFFER_WRITE_MAX\t64\n#define QLA8044_FLASH_STATUS_REG_POLL_DELAY 1\n#define QLA8044_ERASE_MODE\t\t1\n#define QLA8044_WRITE_MODE\t\t2\n#define QLA8044_DWORD_WRITE_MODE\t3\n#define QLA8044_GLOBAL_RESET\t\t0x38CC\n#define QLA8044_WILDCARD\t\t0x38F0\n#define QLA8044_INFORMANT\t\t0x38FC\n#define QLA8044_HOST_MBX_CTRL\t\t0x3038\n#define QLA8044_FW_MBX_CTRL\t\t0x303C\n#define QLA8044_BOOTLOADER_ADDR\t\t0x355C\n#define QLA8044_BOOTLOADER_SIZE\t\t0x3560\n#define QLA8044_FW_IMAGE_ADDR\t\t0x3564\n#define QLA8044_MBX_INTR_ENABLE\t\t0x1000\n#define QLA8044_MBX_INTR_MASK\t\t0x1200\n\n \n#define DONTRESET_BIT0\t\t0x1\n#define GRACEFUL_RESET_BIT1\t0x2\n\n \n#define QLA8044_HALT_STATUS_INFORMATIONAL (0x1 << 29)\n#define QLA8044_HALT_STATUS_FW_RESET\t  (0x2 << 29)\n#define QLA8044_HALT_STATUS_UNRECOVERABLE (0x4 << 29)\n\n \n#define QLA8044_BOOTLOADER_FLASH_ADDR\t0x10000\n#define QLA8044_BOOT_FROM_FLASH\t\t0\n#define QLA8044_IDC_PARAM_ADDR\t\t0x3e8020\n\n \n#define QLA8044_OPTROM_BURST_SIZE\t\t0x100\n#define QLA8044_MAX_OPTROM_BURST_DWORDS\t\t(QLA8044_OPTROM_BURST_SIZE / 4)\n#define QLA8044_MIN_OPTROM_BURST_DWORDS\t\t2\n#define QLA8044_SECTOR_SIZE\t\t\t(64 * 1024)\n\n#define QLA8044_FLASH_SPI_CTL\t\t\t0x4\n#define QLA8044_FLASH_FIRST_TEMP_VAL\t\t0x00800000\n#define QLA8044_FLASH_SECOND_TEMP_VAL\t\t0x00800001\n#define QLA8044_FLASH_FIRST_MS_PATTERN\t\t0x43\n#define QLA8044_FLASH_SECOND_MS_PATTERN\t\t0x7F\n#define QLA8044_FLASH_LAST_MS_PATTERN\t\t0x7D\n#define QLA8044_FLASH_STATUS_WRITE_DEF_SIG\t0xFD0100\n#define QLA8044_FLASH_SECOND_ERASE_MS_VAL\t0x5\n#define QLA8044_FLASH_ERASE_SIG\t\t\t0xFD0300\n#define QLA8044_FLASH_LAST_ERASE_MS_VAL\t\t0x3D\n\n \n#define QLA8044_MAX_RESET_SEQ_ENTRIES\t16\n#define QLA8044_RESTART_TEMPLATE_SIZE\t0x2000\n#define QLA8044_RESET_TEMPLATE_ADDR\t0x4F0000\n#define QLA8044_RESET_SEQ_VERSION\t0x0101\n\n \n#define OPCODE_NOP\t\t\t0x0000\n#define OPCODE_WRITE_LIST\t\t0x0001\n#define OPCODE_READ_WRITE_LIST\t\t0x0002\n#define OPCODE_POLL_LIST\t\t0x0004\n#define OPCODE_POLL_WRITE_LIST\t\t0x0008\n#define OPCODE_READ_MODIFY_WRITE\t0x0010\n#define OPCODE_SEQ_PAUSE\t\t0x0020\n#define OPCODE_SEQ_END\t\t\t0x0040\n#define OPCODE_TMPL_END\t\t\t0x0080\n#define OPCODE_POLL_READ_LIST\t\t0x0100\n\n \n#define RESET_TMPLT_HDR_SIGNATURE\t0xCAFE\n#define QLA8044_IDC_DRV_CTRL            0x3790\n#define AF_8044_NO_FW_DUMP              27  \n\n#define MINIDUMP_SIZE_36K\t\t36864\n\nstruct qla8044_reset_template_hdr {\n\tuint16_t\tversion;\n\tuint16_t\tsignature;\n\tuint16_t\tsize;\n\tuint16_t\tentries;\n\tuint16_t\thdr_size;\n\tuint16_t\tchecksum;\n\tuint16_t\tinit_seq_offset;\n\tuint16_t\tstart_seq_offset;\n} __packed;\n\n \nstruct qla8044_reset_entry_hdr {\n\tuint16_t cmd;\n\tuint16_t size;\n\tuint16_t count;\n\tuint16_t delay;\n} __packed;\n\n \nstruct qla8044_poll {\n\tuint32_t  test_mask;\n\tuint32_t  test_value;\n} __packed;\n\n \nstruct qla8044_rmw {\n\tuint32_t test_mask;\n\tuint32_t xor_value;\n\tuint32_t  or_value;\n\tuint8_t shl;\n\tuint8_t shr;\n\tuint8_t index_a;\n\tuint8_t rsvd;\n} __packed;\n\n \nstruct qla8044_entry {\n\tuint32_t arg1;\n\tuint32_t arg2;\n} __packed;\n\n \nstruct qla8044_quad_entry {\n\tuint32_t dr_addr;\n\tuint32_t dr_value;\n\tuint32_t ar_addr;\n\tuint32_t ar_value;\n} __packed;\n\nstruct qla8044_reset_template {\n\tint seq_index;\n\tint seq_error;\n\tint array_index;\n\tuint32_t array[QLA8044_MAX_RESET_SEQ_ENTRIES];\n\tuint8_t *buff;\n\tuint8_t *stop_offset;\n\tuint8_t *start_offset;\n\tuint8_t *init_offset;\n\tstruct qla8044_reset_template_hdr *hdr;\n\tuint8_t seq_end;\n\tuint8_t template_end;\n};\n\n \nstruct qla8044_minidump_entry_hdr {\n\tuint32_t entry_type;\n\tuint32_t entry_size;\n\tuint32_t entry_capture_size;\n\tstruct {\n\t\tuint8_t entry_capture_mask;\n\t\tuint8_t entry_code;\n\t\tuint8_t driver_code;\n\t\tuint8_t driver_flags;\n\t} d_ctrl;\n} __packed;\n\n \nstruct qla8044_minidump_entry_crb {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t addr;\n\tstruct {\n\t\tuint8_t addr_stride;\n\t\tuint8_t state_index_a;\n\t\tuint16_t poll_timeout;\n\t} crb_strd;\n\tuint32_t data_size;\n\tuint32_t op_count;\n\n\tstruct {\n\t\tuint8_t opcode;\n\t\tuint8_t state_index_v;\n\t\tuint8_t shl;\n\t\tuint8_t shr;\n\t} crb_ctrl;\n\n\tuint32_t value_1;\n\tuint32_t value_2;\n\tuint32_t value_3;\n} __packed;\n\nstruct qla8044_minidump_entry_cache {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t tag_reg_addr;\n\tstruct {\n\t\tuint16_t tag_value_stride;\n\t\tuint16_t init_tag_value;\n\t} addr_ctrl;\n\tuint32_t data_size;\n\tuint32_t op_count;\n\tuint32_t control_addr;\n\tstruct {\n\t\tuint16_t write_value;\n\t\tuint8_t poll_mask;\n\t\tuint8_t poll_wait;\n\t} cache_ctrl;\n\tuint32_t read_addr;\n\tstruct {\n\t\tuint8_t read_addr_stride;\n\t\tuint8_t read_addr_cnt;\n\t\tuint16_t rsvd_1;\n\t} read_ctrl;\n} __packed;\n\n \nstruct qla8044_minidump_entry_rdocm {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t rsvd_0;\n\tuint32_t rsvd_1;\n\tuint32_t data_size;\n\tuint32_t op_count;\n\tuint32_t rsvd_2;\n\tuint32_t rsvd_3;\n\tuint32_t read_addr;\n\tuint32_t read_addr_stride;\n} __packed;\n\n \nstruct qla8044_minidump_entry_rdmem {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t rsvd[6];\n\tuint32_t read_addr;\n\tuint32_t read_data_size;\n};\n\n \nstruct qla8044_minidump_entry_rdmem_pex_dma {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t desc_card_addr;\n\tuint16_t dma_desc_cmd;\n\tuint8_t rsvd[2];\n\tuint32_t start_dma_cmd;\n\tuint8_t rsvd2[12];\n\tuint32_t read_addr;\n\tuint32_t read_data_size;\n} __packed;\n\n \nstruct qla8044_minidump_entry_rdrom {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t rsvd[6];\n\tuint32_t read_addr;\n\tuint32_t read_data_size;\n} __packed;\n\n \nstruct qla8044_minidump_entry_mux {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t select_addr;\n\tuint32_t rsvd_0;\n\tuint32_t data_size;\n\tuint32_t op_count;\n\tuint32_t select_value;\n\tuint32_t select_value_stride;\n\tuint32_t read_addr;\n\tuint32_t rsvd_1;\n} __packed;\n\n \nstruct qla8044_minidump_entry_queue {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t select_addr;\n\tstruct {\n\t\tuint16_t queue_id_stride;\n\t\tuint16_t rsvd_0;\n\t} q_strd;\n\tuint32_t data_size;\n\tuint32_t op_count;\n\tuint32_t rsvd_1;\n\tuint32_t rsvd_2;\n\tuint32_t read_addr;\n\tstruct {\n\t\tuint8_t read_addr_stride;\n\t\tuint8_t read_addr_cnt;\n\t\tuint16_t rsvd_3;\n\t} rd_strd;\n} __packed;\n\n \nstruct qla8044_minidump_entry_pollrd {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t select_addr;\n\tuint32_t read_addr;\n\tuint32_t select_value;\n\tuint16_t select_value_stride;\n\tuint16_t op_count;\n\tuint32_t poll_wait;\n\tuint32_t poll_mask;\n\tuint32_t data_size;\n\tuint32_t rsvd_1;\n} __packed;\n\nstruct qla8044_minidump_entry_rddfe {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t addr_1;\n\tuint32_t value;\n\tuint8_t stride;\n\tuint8_t stride2;\n\tuint16_t count;\n\tuint32_t poll;\n\tuint32_t mask;\n\tuint32_t modify_mask;\n\tuint32_t data_size;\n\tuint32_t rsvd;\n\n} __packed;\n\nstruct qla8044_minidump_entry_rdmdio {\n\tstruct qla8044_minidump_entry_hdr h;\n\n\tuint32_t addr_1;\n\tuint32_t addr_2;\n\tuint32_t value_1;\n\tuint8_t stride_1;\n\tuint8_t stride_2;\n\tuint16_t count;\n\tuint32_t poll;\n\tuint32_t mask;\n\tuint32_t value_2;\n\tuint32_t data_size;\n\n} __packed;\n\nstruct qla8044_minidump_entry_pollwr {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t addr_1;\n\tuint32_t addr_2;\n\tuint32_t value_1;\n\tuint32_t value_2;\n\tuint32_t poll;\n\tuint32_t mask;\n\tuint32_t data_size;\n\tuint32_t rsvd;\n\n}  __packed;\n\n \nstruct qla8044_minidump_entry_rdmux2 {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t select_addr_1;\n\tuint32_t select_addr_2;\n\tuint32_t select_value_1;\n\tuint32_t select_value_2;\n\tuint32_t op_count;\n\tuint32_t select_value_mask;\n\tuint32_t read_addr;\n\tuint8_t select_value_stride;\n\tuint8_t data_size;\n\tuint8_t rsvd[2];\n} __packed;\n\n \nstruct qla8044_minidump_entry_pollrdmwr {\n\tstruct qla8044_minidump_entry_hdr h;\n\tuint32_t addr_1;\n\tuint32_t addr_2;\n\tuint32_t value_1;\n\tuint32_t value_2;\n\tuint32_t poll_wait;\n\tuint32_t poll_mask;\n\tuint32_t modify_mask;\n\tuint32_t data_size;\n} __packed;\n\n \nstruct qla8044_idc_information {\n\tuint32_t request_desc;   \n\tuint32_t info1;  \n\tuint32_t info2;  \n\tuint32_t info3;  \n} __packed;\n\nenum qla_regs {\n\tQLA8044_PEG_HALT_STATUS1_INDEX = 0,\n\tQLA8044_PEG_HALT_STATUS2_INDEX,\n\tQLA8044_PEG_ALIVE_COUNTER_INDEX,\n\tQLA8044_CRB_DRV_ACTIVE_INDEX,\n\tQLA8044_CRB_DEV_STATE_INDEX,\n\tQLA8044_CRB_DRV_STATE_INDEX,\n\tQLA8044_CRB_DRV_SCRATCH_INDEX,\n\tQLA8044_CRB_DEV_PART_INFO_INDEX,\n\tQLA8044_CRB_DRV_IDC_VERSION_INDEX,\n\tQLA8044_FW_VERSION_MAJOR_INDEX,\n\tQLA8044_FW_VERSION_MINOR_INDEX,\n\tQLA8044_FW_VERSION_SUB_INDEX,\n\tQLA8044_CRB_CMDPEG_STATE_INDEX,\n\tQLA8044_CRB_TEMP_STATE_INDEX,\n} __packed;\n\n#define CRB_REG_INDEX_MAX\t14\n#define CRB_CMDPEG_CHECK_RETRY_COUNT    60\n#define CRB_CMDPEG_CHECK_DELAY          500\n\n \n\n \n#define QLA8044_SS_OCM_WNDREG_INDEX             3\n#define QLA8044_DBG_STATE_ARRAY_LEN             16\n#define QLA8044_DBG_CAP_SIZE_ARRAY_LEN          8\n#define QLA8044_DBG_RSVD_ARRAY_LEN              8\n#define QLA8044_DBG_OCM_WNDREG_ARRAY_LEN        16\n#define QLA8044_SS_PCI_INDEX                    0\n#define QLA8044_RDDFE          38\n#define QLA8044_RDMDIO         39\n#define QLA8044_POLLWR         40\n\nstruct qla8044_minidump_template_hdr {\n\tuint32_t entry_type;\n\tuint32_t first_entry_offset;\n\tuint32_t size_of_template;\n\tuint32_t capture_debug_level;\n\tuint32_t num_of_entries;\n\tuint32_t version;\n\tuint32_t driver_timestamp;\n\tuint32_t checksum;\n\n\tuint32_t driver_capture_mask;\n\tuint32_t driver_info_word2;\n\tuint32_t driver_info_word3;\n\tuint32_t driver_info_word4;\n\n\tuint32_t saved_state_array[QLA8044_DBG_STATE_ARRAY_LEN];\n\tuint32_t capture_size_array[QLA8044_DBG_CAP_SIZE_ARRAY_LEN];\n\tuint32_t ocm_window_reg[QLA8044_DBG_OCM_WNDREG_ARRAY_LEN];\n};\n\nstruct qla8044_pex_dma_descriptor {\n\tstruct {\n\t\tuint32_t read_data_size;  \n\t\tuint8_t rsvd[2];\n\t\tuint16_t dma_desc_cmd;\n\t} cmd;\n\tuint64_t src_addr;\n\tuint64_t dma_bus_addr;  \n\tuint8_t rsvd[24];\n} __packed;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}