{
  "creator": "Yosys 0.54 (git sha1 db72ec3bd, g++ 15.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -O3)",
  "modules": {
    "surfboard": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "build/verilog_out.sv:3.1-29.10"
      },
      "parameter_default_values": {
        "SIGNED": "1",
        "W": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "C": {
          "direction": "output",
          "bits": [ 10, 11, 12, 13 ]
        }
      },
      "cells": {
        "$auto$simplemap.cc:83:simplemap_bitop$163": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 14 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$164": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 8 ],
            "Y": [ 15 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$165": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 6 ],
            "Y": [ 16 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$166": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 9 ],
            "Y": [ 17 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$167": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 7 ],
            "Y": [ 18 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$168": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 8 ],
            "Y": [ 19 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$169": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "Y": [ 20 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$172": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "build/verilog_out.sv:24.16-24.35|/usr/bin/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21 ],
            "B": [ 14 ],
            "Y": [ 13 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$181": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "build/verilog_out.sv:25.16-25.35|build/verilog_out.sv:24.16-24.35|/usr/bin/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 16 ],
            "Y": [ 12 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$187": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "build/verilog_out.sv:26.16-26.35|build/verilog_out.sv:24.16-24.35|/usr/bin/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 18 ],
            "Y": [ 11 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$191": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 9 ],
            "Y": [ 21 ]
          }
        },
        "$auto$simplemap.cc:83:simplemap_bitop$194": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
            "src": "build/verilog_out.sv:27.16-27.35|build/verilog_out.sv:24.16-24.35|/usr/bin/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "Y": [ 10 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "build/verilog_out.sv:7.28-7.29"
          }
        },
        "As": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "signed": 1,
          "attributes": {
            "src": "build/verilog_out.sv:11.28-11.30"
          }
        },
        "Au": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "build/verilog_out.sv:13.28-13.30"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "build/verilog_out.sv:8.28-8.29"
          }
        },
        "Bs": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "signed": 1,
          "attributes": {
            "src": "build/verilog_out.sv:12.28-12.30"
          }
        },
        "Bu": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "build/verilog_out.sv:14.28-14.30"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "build/verilog_out.sv:9.28-9.29"
          }
        },
        "mul$func$build/verilog_out.sv:24$1.$result": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "build/verilog_out.sv:0.0-0.0"
          }
        },
        "mul$func$build/verilog_out.sv:24$2.$result": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "build/verilog_out.sv:0.0-0.0"
          }
        },
        "mul$func$build/verilog_out.sv:25$3.$result": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "build/verilog_out.sv:0.0-0.0"
          }
        },
        "mul$func$build/verilog_out.sv:25$4.$result": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "build/verilog_out.sv:0.0-0.0"
          }
        },
        "mul$func$build/verilog_out.sv:26$5.$result": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "build/verilog_out.sv:0.0-0.0"
          }
        },
        "mul$func$build/verilog_out.sv:26$6.$result": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "build/verilog_out.sv:0.0-0.0"
          }
        },
        "mul$func$build/verilog_out.sv:27$7.$result": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "build/verilog_out.sv:0.0-0.0"
          }
        },
        "mul$func$build/verilog_out.sv:27$8.$result": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "build/verilog_out.sv:0.0-0.0"
          }
        }
      }
    }
  }
}
