xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../home/chi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../home/chi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"
VGA_project.v,verilog,xil_defaultlib,../../../bd/VGA_project/hdl/VGA_project.v,incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"
VGA_project_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0_clk_wiz.v,incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"
VGA_project_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0.v,incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"
VGA_project_VGA_output_0_0.v,verilog,xil_defaultlib,../../../bd/VGA_project/ip/VGA_project_VGA_output_0_0/sim/VGA_project_VGA_output_0_0.v,incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"
VGA_project_Game_controller_0_0.v,verilog,xil_defaultlib,../../../bd/VGA_project/ip/VGA_project_Game_controller_0_0/sim/VGA_project_Game_controller_0_0.v,incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"
VGA_project.v,verilog,xil_defaultlib,../../../bd/VGA_project/sim/VGA_project.v,incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
