module memory(
    input [31:0] Address, w_data,
    input clk, we, re,
    output reg  [31:0] mem_data
);

    reg [31:0] mem_space [1023:0];

    initial
    begin
        always @ (posedge clk)
        begin
            if(we)
                mem_space[Address] <= w_data;
            else if(re)
                mem_data <= mem_space[Address];
        end
    end
endmodule