INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.25 3to8 DECODER/HDL Example 4.25 3to8 DECODER.srcs/sources_1/imports/HDL Example 4.25 3to8 DECODER/decoder3_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.25 3to8 DECODER/HDL Example 4.25 3to8 DECODER.srcs/sim_1/imports/HDL Example 4.25 3to8 DECODER/TB_HDL Example 4_25.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_25
