        DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW$$Base = .;
        * (DYNAMICCACHEABLERW_NC_CORE0)            /* base and end align to cache line size */
        . = ALIGN(CACHELINESIZE);
        DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW$$Limit = .;
        DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW$$Length = ABSOLUTE(DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW$$Limit - DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW$$Base);
