#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002386f87c2e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002386f878dd0 .scope module, "tb" "tb" 3 19;
 .timescale -12 -12;
L_000002386f985590 .functor NOT 1, L_000002386f98ea70, C4<0>, C4<0>, C4<0>;
L_000002386f9ef960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002386f9ef9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002386f9850c0 .functor XOR 1, L_000002386f9ef960, L_000002386f9ef9a8, C4<0>, C4<0>;
L_000002386f9ef9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002386f985600 .functor XOR 1, L_000002386f9850c0, L_000002386f9ef9f0, C4<0>, C4<0>;
v000002386f98e7f0_0 .net *"_ivl_10", 0 0, L_000002386f9ef9f0;  1 drivers
v000002386f98f150_0 .net *"_ivl_12", 0 0, L_000002386f985600;  1 drivers
L_000002386f9ef918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002386f98f290_0 .net *"_ivl_2", 0 0, L_000002386f9ef918;  1 drivers
v000002386f98e4d0_0 .net *"_ivl_4", 0 0, L_000002386f9ef960;  1 drivers
v000002386f98ecf0_0 .net *"_ivl_6", 0 0, L_000002386f9ef9a8;  1 drivers
v000002386f98e890_0 .net *"_ivl_8", 0 0, L_000002386f9850c0;  1 drivers
v000002386f98e930_0 .var "clk", 0 0;
L_000002386f9ef8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002386f98f330_0 .net "out_dut", 0 0, L_000002386f9ef8d0;  1 drivers
L_000002386f9ef888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002386f98e9d0_0 .net "out_ref", 0 0, L_000002386f9ef888;  1 drivers
v000002386f98ec50_0 .var/2u "stats1", 159 0;
v000002386f98ed90_0 .var/2u "strobe", 0 0;
v000002386f98f3d0_0 .net "tb_match", 0 0, L_000002386f98ea70;  1 drivers
v000002386f98e570_0 .net "tb_mismatch", 0 0, L_000002386f985590;  1 drivers
L_000002386f98ea70 .cmp/eeq 1, L_000002386f9ef918, L_000002386f985600;
S_000002386f878f60 .scope module, "good1" "RefModule" 3 56, 4 2 0, S_000002386f878dd0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "out";
v000002386f98ef70_0 .net "out", 0 0, L_000002386f9ef888;  alias, 1 drivers
S_000002386f994d20 .scope module, "stim1" "stimulus_gen" 3 53, 3 5 0, S_000002386f878dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
v000002386f98f0b0_0 .net "clk", 0 0, v000002386f98e930_0;  1 drivers
E_000002386f9881f0/0 .event negedge, v000002386f98f0b0_0;
E_000002386f9881f0/1 .event posedge, v000002386f98f0b0_0;
E_000002386f9881f0 .event/or E_000002386f9881f0/0, E_000002386f9881f0/1;
S_000002386f99e800 .scope module, "top_module1" "TopModule" 3 59, 5 3 0, S_000002386f878dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
v000002386f98f010_0 .net "out", 0 0, L_000002386f9ef8d0;  alias, 1 drivers
S_000002386f99e990 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 64, 3 64 0, S_000002386f878dd0;
 .timescale -12 -12;
E_000002386f9884f0 .event edge, v000002386f98ed90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002386f98ed90_0;
    %nor/r;
    %assign/vec4 v000002386f98ed90_0, 0;
    %wait E_000002386f9884f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002386f994d20;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002386f9881f0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 14 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002386f878dd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002386f98e930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002386f98ed90_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000002386f878dd0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v000002386f98e930_0;
    %inv;
    %store/vec4 v000002386f98e930_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000002386f878dd0;
T_4 ;
    %vpi_call/w 3 45 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000001, v000002386f98f0b0_0, v000002386f98e570_0, v000002386f98e9d0_0, v000002386f98f330_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002386f878dd0;
T_5 ;
    %load/vec4 v000002386f98ec50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call/w 3 73 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000002386f98ec50_0, 64, 32>, &PV<v000002386f98ec50_0, 32, 32> {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 74 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %vpi_call/w 3 76 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002386f98ec50_0, 128, 32>, &PV<v000002386f98ec50_0, 0, 32> {0 0 0};
    %vpi_call/w 3 77 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 78 "$display", "Mismatches: %1d in %1d samples", &PV<v000002386f98ec50_0, 128, 32>, &PV<v000002386f98ec50_0, 0, 32> {0 0 0};
    %end;
    .thread T_5, $final;
    .scope S_000002386f878dd0;
T_6 ;
    %wait E_000002386f9881f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002386f98ec50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002386f98ec50_0, 4, 32;
    %load/vec4 v000002386f98f3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002386f98ec50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 89 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002386f98ec50_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002386f98ec50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002386f98ec50_0, 4, 32;
T_6.0 ;
    %load/vec4 v000002386f98e9d0_0;
    %load/vec4 v000002386f98e9d0_0;
    %load/vec4 v000002386f98f330_0;
    %xor;
    %load/vec4 v000002386f98e9d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v000002386f98ec50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 93 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002386f98ec50_0, 4, 32;
T_6.6 ;
    %load/vec4 v000002386f98ec50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002386f98ec50_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002386f878dd0;
T_7 ;
    %delay 1000000, 0;
    %vpi_call/w 3 101 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob002_m2014_q4i_test.sv";
    "dataset_code-complete-iccad2023/Prob002_m2014_q4i_ref.sv";
    "results\qwen3_8b_0shot_temp0.0\Prob002_m2014_q4i/Prob002_m2014_q4i_sample01.sv";
