<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: MachineScheduler.cpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d5/d69/MachineScheduler_8cpp.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">MachineScheduler.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../dc/d8a/MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d96/PriorityQueue_8h_source.html">llvm/ADT/PriorityQueue.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d8/d70/AliasAnalysis_8h_source.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/dc5/LiveIntervalAnalysis_8h_source.html">llvm/CodeGen/LiveIntervalAnalysis.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d1f/MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/d4e/MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dbb/include_2llvm_2CodeGen_2Passes_8h_source.html">llvm/CodeGen/Passes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/ddd/RegisterClassInfo_8h_source.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../db/dab/ScheduleDFS_8h_source.html">llvm/CodeGen/ScheduleDFS.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d05/ScheduleHazardRecognizer_8h_source.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d41/CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d3f/ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/dec/GraphWriter_8h_source.html">llvm/Support/GraphWriter.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d82/raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d44/TargetInstrInfo_8h_source.html">llvm/Target/TargetInstrInfo.h</a>&quot;</code><br/>
<code>#include &lt;queue&gt;</code><br/>
</div>
<p><a href="../../d5/d69/MachineScheduler_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/de6/structllvm_1_1GraphTraits_3_01ScheduleDAGMI_01_5_01_4.html">llvm::GraphTraits&lt; ScheduleDAGMI * &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dc8/structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:d9/d4a/namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:d9/d4a/namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;misched&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2b1040e2e228e12763ad8a207db4778a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d4a/namespacellvm.html#a2b1040e2e228e12763ad8a207db4778a">llvm::ForceTopDown</a> (&quot;misched-topdown&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force top-down list scheduling&quot;))</td></tr>
<tr class="separator:a2b1040e2e228e12763ad8a207db4778a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b0e391583413438da4e046f7c1ba13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d4a/namespacellvm.html#af6b0e391583413438da4e046f7c1ba13">llvm::ForceBottomUp</a> (&quot;misched-bottomup&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force bottom-up list scheduling&quot;))</td></tr>
<tr class="separator:af6b0e391583413438da4e046f7c1ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cdc406d58769851622dd322ee79ded"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a44cdc406d58769851622dd322ee79ded">INITIALIZE_PASS_BEGIN</a> (MachineScheduler,&quot;misched&quot;,&quot;<a class="el" href="../../de/d18/COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>&quot;, false, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="../../dc/d6f/JumpInstrTables_8cpp.html#afdca0f03e5390cb037c356a5e4ab4363">INITIALIZE_PASS_END</a>(MachineScheduler</td></tr>
<tr class="separator:a44cdc406d58769851622dd322ee79ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4c06aa3975aaa781f159e1d4f683b7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a7a4c06aa3975aaa781f159e1d4f683b7">INITIALIZE_PASS</a> (PostMachineScheduler,&quot;postmisched&quot;,&quot;PostRA <a class="el" href="../../de/d18/COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>&quot;, false, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) PostMachineScheduler</td></tr>
<tr class="separator:a7a4c06aa3975aaa781f159e1d4f683b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83b174a9cb37fb56517e8be0eda21ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a> (<a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="../../db/db2/structC.html">C</a>)</td></tr>
<tr class="separator:ac83b174a9cb37fb56517e8be0eda21ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f4b3874d2a48fc15b49b5a90b6e4f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a13f4b3874d2a48fc15b49b5a90b6e4f8">createGenericSchedLive</a> (<a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="../../db/db2/structC.html">C</a>)</td></tr>
<tr class="separator:a13f4b3874d2a48fc15b49b5a90b6e4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbcf7aed2ae34483414e4b1c6c3b55fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#acbcf7aed2ae34483414e4b1c6c3b55fb">createGenericSchedPostRA</a> (<a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="../../db/db2/structC.html">C</a>)</td></tr>
<tr class="memdesc:acbcf7aed2ae34483414e4b1c6c3b55fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a generic scheduler with no vreg liveness or DAG mutation passes.  <a href="#acbcf7aed2ae34483414e4b1c6c3b55fb">More...</a><br/></td></tr>
<tr class="separator:acbcf7aed2ae34483414e4b1c6c3b55fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459acab05344caa836aa036f1829c928"><td class="memItemLeft" align="right" valign="top">static <br class="typebreak"/>
<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> Beg)</td></tr>
<tr class="memdesc:a459acab05344caa836aa036f1829c928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement this iterator until reaching the top or a non-debug instr.  <a href="#a459acab05344caa836aa036f1829c928">More...</a><br/></td></tr>
<tr class="separator:a459acab05344caa836aa036f1829c928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24aad0e646c24622750ff2ee10b74109"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a24aad0e646c24622750ff2ee10b74109">priorNonDebug</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> Beg)</td></tr>
<tr class="memdesc:a24aad0e646c24622750ff2ee10b74109"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-const version.  <a href="#a24aad0e646c24622750ff2ee10b74109">More...</a><br/></td></tr>
<tr class="separator:a24aad0e646c24622750ff2ee10b74109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8a9363a3eb113ca42064a03636b135"><td class="memItemLeft" align="right" valign="top">static <br class="typebreak"/>
<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> End)</td></tr>
<tr class="separator:a1c8a9363a3eb113ca42064a03636b135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9432402dc18539818e3dae69e135ed4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#aa9432402dc18539818e3dae69e135ed4">nextIfDebug</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> End)</td></tr>
<tr class="memdesc:aa9432402dc18539818e3dae69e135ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-const version.  <a href="#aa9432402dc18539818e3dae69e135ed4">More...</a><br/></td></tr>
<tr class="separator:aa9432402dc18539818e3dae69e135ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d5a3f6f13be5a14c946cdafdd203a6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#af6d5a3f6f13be5a14c946cdafdd203a6">isSchedBoundary</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, bool IsPostRA)</td></tr>
<tr class="separator:af6d5a3f6f13be5a14c946cdafdd203a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b112d0cb3309a5fda2d6b7601e89e3f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a9b112d0cb3309a5fda2d6b7601e89e3f">tryLess</a> (int TryVal, int CandVal, <a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="../../df/d9a/classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="memdesc:a9b112d0cb3309a5fda2d6b7601e89e3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this heuristic determines order.  <a href="#a9b112d0cb3309a5fda2d6b7601e89e3f">More...</a><br/></td></tr>
<tr class="separator:a9b112d0cb3309a5fda2d6b7601e89e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3b444760387388a34c7d6ced7aa762"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#afa3b444760387388a34c7d6ced7aa762">tryGreater</a> (int TryVal, int CandVal, <a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="../../df/d9a/classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="separator:afa3b444760387388a34c7d6ced7aa762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a06ae113685f27ca88596c4e03ccfa"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#ad8a06ae113685f27ca88596c4e03ccfa">tryLatency</a> (<a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="../../df/dca/classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone)</td></tr>
<tr class="separator:ad8a06ae113685f27ca88596c4e03ccfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4bc637c1294a7a0db2442027ffbc83"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a4f4bc637c1294a7a0db2442027ffbc83">tracePick</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, bool IsTop)</td></tr>
<tr class="separator:a4f4bc637c1294a7a0db2442027ffbc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951196d153d96f7f1d328069cf7c42fd"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a951196d153d96f7f1d328069cf7c42fd">tryPressure</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d68/classllvm_1_1PressureChange.html">PressureChange</a> &amp;TryP, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d68/classllvm_1_1PressureChange.html">PressureChange</a> &amp;CandP, <a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="../../df/d9a/classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="separator:a951196d153d96f7f1d328069cf7c42fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb7284c69275f864efd7c7553aa48f3"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a2eb7284c69275f864efd7c7553aa48f3">getWeakLeft</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, bool isTop)</td></tr>
<tr class="separator:a2eb7284c69275f864efd7c7553aa48f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852c75810cd23cef346d37386347fadd"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a852c75810cd23cef346d37386347fadd">biasPhysRegCopy</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, bool isTop)</td></tr>
<tr class="separator:a852c75810cd23cef346d37386347fadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6316f8d737e021684c096eeca388355d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a6316f8d737e021684c096eeca388355d">createILPMaxScheduler</a> (<a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="../../db/db2/structC.html">C</a>)</td></tr>
<tr class="separator:a6316f8d737e021684c096eeca388355d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2782eab453776e43a005124f2cae0cbb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a2782eab453776e43a005124f2cae0cbb">createILPMinScheduler</a> (<a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="../../db/db2/structC.html">C</a>)</td></tr>
<tr class="separator:a2782eab453776e43a005124f2cae0cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4799f3fecebc3138d88035ee5b010c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a1b4799f3fecebc3138d88035ee5b010c">createInstructionShuffler</a> (<a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="../../db/db2/structC.html">C</a>)</td></tr>
<tr class="separator:a1b4799f3fecebc3138d88035ee5b010c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:add2ddb9eae33f2f515e1c42238c48fb5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#add2ddb9eae33f2f515e1c42238c48fb5">ViewMISchedDAGs</a> (&quot;view-<a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#acee825c0047d5eb911660fde77617a8c">misched</a>-dags&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Pop up <a class="el" href="../../db/d2c/dwarfdump-test4-decl_8h.html#a2edadf23dba309e5902af6c6dc829482">a</a> window to show MISched dags after they are processed&quot;))</td></tr>
<tr class="separator:add2ddb9eae33f2f515e1c42238c48fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549e985295c118aca3fc7af4a4c67037"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a549e985295c118aca3fc7af4a4c67037">MISchedCutoff</a> (&quot;misched-cutoff&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Stop scheduling after <a class="el" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a>&quot;), cl::init(~0U))</td></tr>
<tr class="separator:a549e985295c118aca3fc7af4a4c67037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0c8f9b006854b2c069414b77deeac8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a1b0c8f9b006854b2c069414b77deeac8">SchedOnlyFunc</a> (&quot;misched-only-func&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this <a class="el" href="../../d2/d05/RegionPrinter_8cpp.html#a0f5fa683b66233cfe2fbf09ae8168ffe">function</a>&quot;))</td></tr>
<tr class="separator:a1b0c8f9b006854b2c069414b77deeac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae184cde008c1662dc7396fde53656ec6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#ae184cde008c1662dc7396fde53656ec6">SchedOnlyBlock</a> (&quot;misched-only-block&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this MBB#&quot;))</td></tr>
<tr class="separator:ae184cde008c1662dc7396fde53656ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad840f8a48c1b46e2ee7f721ed2df03a5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#ad840f8a48c1b46e2ee7f721ed2df03a5">EnableRegPressure</a> (&quot;misched-regpressure&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable register pressure scheduling.&quot;), cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td></tr>
<tr class="separator:ad840f8a48c1b46e2ee7f721ed2df03a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49932eb220bdb66c8f164f4e7163d59e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a49932eb220bdb66c8f164f4e7163d59e">EnableCyclicPath</a> (&quot;misched-cyclicpath&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable cyclic critical path analysis.&quot;), cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td></tr>
<tr class="separator:a49932eb220bdb66c8f164f4e7163d59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d400fc4e500117eeeecae914d07c83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#ad3d400fc4e500117eeeecae914d07c83">EnableLoadCluster</a> (&quot;misched-cluster&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable load clustering.&quot;), cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td></tr>
<tr class="separator:ad3d400fc4e500117eeeecae914d07c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4aa66841017d1379f7b46fd4f6e024a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#ad4aa66841017d1379f7b46fd4f6e024a">EnableMacroFusion</a> (&quot;misched-fusion&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable scheduling <a class="el" href="../../df/dca/GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> macro fusion.&quot;), cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td></tr>
<tr class="separator:ad4aa66841017d1379f7b46fd4f6e024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f19a4fcf5a639613c954e6da2dfaaf3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a5f19a4fcf5a639613c954e6da2dfaaf3">VerifyScheduling</a> (&quot;verify-<a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#acee825c0047d5eb911660fde77617a8c">misched</a>&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify machine instrs before and after machine scheduling&quot;))</td></tr>
<tr class="separator:a5f19a4fcf5a639613c954e6da2dfaaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20646b5e577c00ae6fc2912a4081f9d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a20646b5e577c00ae6fc2912a4081f9d5">MinSubtreeSize</a> = 8</td></tr>
<tr class="separator:a20646b5e577c00ae6fc2912a4081f9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee825c0047d5eb911660fde77617a8c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#acee825c0047d5eb911660fde77617a8c">misched</a></td></tr>
<tr class="separator:acee825c0047d5eb911660fde77617a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127ed1a56215acb4c76dcbb1e8aad935"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d18/COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a></td></tr>
<tr class="separator:a127ed1a56215acb4c76dcbb1e8aad935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a2602d57188052f2629016377dadf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d18/COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a06a2602d57188052f2629016377dadf3">false</a></td></tr>
<tr class="separator:a06a2602d57188052f2629016377dadf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75da6925072c8c7c9f5d762b149a254"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a><br class="typebreak"/>
&lt; MachineSchedRegistry::ScheduleDAGCtor, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d1/d5d/classllvm_1_1RegisterPassParser.html">RegisterPassParser</a><br class="typebreak"/>
&lt; <a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#af75da6925072c8c7c9f5d762b149a254">MachineSchedOpt</a> (&quot;misched&quot;, cl::init(&amp;<a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a>), cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Machine <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abe61ce0b9d4b029983a930e5f006bde4">instruction</a> scheduler to use&quot;))</td></tr>
<tr class="memdesc:af75da6925072c8c7c9f5d762b149a254"><td class="mdescLeft">&#160;</td><td class="mdescRight">MachineSchedOpt allows command line selection of the scheduler.  <a href="#af75da6925072c8c7c9f5d762b149a254">More...</a><br/></td></tr>
<tr class="separator:af75da6925072c8c7c9f5d762b149a254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac447d226fe7e7b220a6616b2c21ce190"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#ac447d226fe7e7b220a6616b2c21ce190">DefaultSchedRegistry</a> (&quot;default&quot;,&quot;<a class="el" href="../../d0/d66/classllvm_1_1Use.html">Use</a> the target's default scheduler choice.&quot;, useDefaultMachineSched)</td></tr>
<tr class="separator:ac447d226fe7e7b220a6616b2c21ce190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2876d288bd148637a0e8d79ce3f0f3fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a2876d288bd148637a0e8d79ce3f0f3fb">InvalidCycle</a> = ~0U</td></tr>
<tr class="separator:a2876d288bd148637a0e8d79ce3f0f3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcfb3fca9cd56b2bf46292eef232eba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#aabcfb3fca9cd56b2bf46292eef232eba">GenericSchedRegistry</a> (&quot;converge&quot;,&quot;Standard converging scheduler.&quot;, createGenericSchedLive)</td></tr>
<tr class="separator:aabcfb3fca9cd56b2bf46292eef232eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528ddb429bfb6c87f0eb6d07893640e1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a528ddb429bfb6c87f0eb6d07893640e1">ILPMaxRegistry</a> (&quot;ilpmax&quot;,&quot;Schedule bottom-up <a class="el" href="../../df/dca/GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> max ILP&quot;, createILPMaxScheduler)</td></tr>
<tr class="separator:a528ddb429bfb6c87f0eb6d07893640e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef18d242eef950812f8f491246439ad4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#aef18d242eef950812f8f491246439ad4">ILPMinRegistry</a> (&quot;ilpmin&quot;,&quot;Schedule bottom-up <a class="el" href="../../df/dca/GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> min ILP&quot;, createILPMinScheduler)</td></tr>
<tr class="separator:aef18d242eef950812f8f491246439ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0919f9fcc340092528e88bd7fde42c61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a0919f9fcc340092528e88bd7fde42c61">ShufflerRegistry</a> (&quot;shuffle&quot;,&quot;Shuffle machine <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> alternating directions&quot;, createInstructionShuffler)</td></tr>
<tr class="separator:a0919f9fcc340092528e88bd7fde42c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;misched&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00036">36</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a852c75810cd23cef346d37386347fadd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int biasPhysRegCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isTop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Minimize physical register live ranges. Regalloc wants them adjacent to their physreg def/use.</p>
<p>FIXME: This is an unnecessary check on the critical path. Most are root/leaf copies which can be prescheduled. The rest (e.g. x86 MUL) could be bundled with the operation that produces or consumes the physreg. We'll do this when regalloc has support for parallel copies. </p>

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l02506">2506</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;                                                        {</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>();</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ae0ac5973cd95f76e3365e67aaad69de6">isCopy</a>())</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  <span class="keywordtype">unsigned</span> ScheduledOper = isTop ? 1 : 0;</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  <span class="keywordtype">unsigned</span> UnscheduledOper = isTop ? 0 : 1;</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  <span class="comment">// If we have already scheduled the physreg produce/consumer, immediately</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;  <span class="comment">// schedule the copy.</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  <span class="keywordflow">if</span> (TargetRegisterInfo::isPhysicalRegister(</div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;        MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(ScheduledOper).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  <span class="comment">// If the physreg is at the boundary, defer it. Otherwise schedule it</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  <span class="comment">// immediately to free the dependent. We can hoist the copy later.</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;  <span class="keywordtype">bool</span> AtBoundary = isTop ? !SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> : !SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a>;</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;  <span class="keywordflow">if</span> (TargetRegisterInfo::isPhysicalRegister(</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;        MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(UnscheduledOper).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;    <span class="keywordflow">return</span> AtBoundary ? -1 : 1;</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00400">ScheduleDAG.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a40c2dfbd170941dd4d20ee9b60c9d49d"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">llvm::SUnit::NumSuccsLeft</a></div><div class="ttdeci">unsigned NumSuccsLeft</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00282">ScheduleDAG.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a94f78042fbba3ea4cd1004353daa46aa"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">llvm::SUnit::NumPredsLeft</a></div><div class="ttdeci">unsigned NumPredsLeft</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00281">ScheduleDAG.h:281</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae0ac5973cd95f76e3365e67aaad69de6"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#ae0ac5973cd95f76e3365e67aaad69de6">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00724">MachineInstr.h:724</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a13f4b3874d2a48fc15b49b5a90b6e4f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> * createGenericSchedLive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Forward declare the standard machine scheduler. This will be used as the default scheduler if the target does not set a default.</p>
<p>Create the standard converging machine scheduler. This will be used as the default scheduler if the target does not set a default. </p>

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l02853">2853</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;                                                                         {</div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;  <a class="code" href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG = <span class="keyword">new</span> <a class="code" href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, make_unique&lt;GenericScheduler&gt;(C));</div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;  <span class="comment">// Register DAG post-processors.</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;  <span class="comment">// FIXME: extend the mutation API to allow earlier mutations to instantiate</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;  <span class="comment">// data and pass it to later mutations. Have a single mutation that gathers</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;  <span class="comment">// the interesting nodes in one pass.</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;  DAG-&gt;<a class="code" href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(make_unique&lt;CopyConstrain&gt;(DAG-&gt;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>, DAG-&gt;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>));</div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#ad3d400fc4e500117eeeecae914d07c83">EnableLoadCluster</a> &amp;&amp; DAG-&gt;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a6981554a1e612924bd983320acbcc609">enableClusterLoads</a>())</div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    DAG-&gt;<a class="code" href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(make_unique&lt;LoadClusterMutation&gt;(DAG-&gt;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>, DAG-&gt;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>));</div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#ad4aa66841017d1379f7b46fd4f6e024a">EnableMacroFusion</a>)</div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;    DAG-&gt;<a class="code" href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(make_unique&lt;MacroFusion&gt;(DAG-&gt;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>));</div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;  <span class="keywordflow">return</span> DAG;</div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00347">MachineScheduler.h:347</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6981554a1e612924bd983320acbcc609"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a6981554a1e612924bd983320acbcc609">llvm::TargetInstrInfo::enableClusterLoads</a></div><div class="ttdeci">virtual bool enableClusterLoads() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetInstrInfo_8h_source.html#l00651">TargetInstrInfo.h:651</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_ad3d400fc4e500117eeeecae914d07c83"><div class="ttname"><a href="../../d5/d69/MachineScheduler_8cpp.html#ad3d400fc4e500117eeeecae914d07c83">EnableLoadCluster</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableLoadCluster(&quot;misched-cluster&quot;, cl::Hidden, cl::desc(&quot;Enable load clustering.&quot;), cl::init(true))</div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_ad4aa66841017d1379f7b46fd4f6e024a"><div class="ttname"><a href="../../d5/d69/MachineScheduler_8cpp.html#ad4aa66841017d1379f7b46fd4f6e024a">EnableMacroFusion</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableMacroFusion(&quot;misched-fusion&quot;, cl::Hidden, cl::desc(&quot;Enable scheduling for macro fusion.&quot;), cl::init(true))</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00556">ScheduleDAG.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a348590624c488b04d0f9e227e6c3960e"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">llvm::ScheduleDAG::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a2002164aea6fabe20598e0526746b1fa"><div class="ttname"><a href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">llvm::ScheduleDAGMI::addMutation</a></div><div class="ttdeci">void addMutation(std::unique_ptr&lt; ScheduleDAGMutation &gt; Mutation)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00273">MachineScheduler.h:273</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="acbcf7aed2ae34483414e4b1c6c3b55fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> * createGenericSchedPostRA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a generic scheduler with no vreg liveness or DAG mutation passes. </p>

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l02999">2999</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;                                                                           {</div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>(C, make_unique&lt;PostGenericScheduler&gt;(C), <span class="comment">/*IsPostRA=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00223">MachineScheduler.h:223</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6316f8d737e021684c096eeca388355d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* createILPMaxScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l03104">3104</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;                                                                        {</div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, make_unique&lt;ILPScheduler&gt;(<span class="keyword">true</span>));</div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00347">MachineScheduler.h:347</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2782eab453776e43a005124f2cae0cbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* createILPMinScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l03107">3107</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;                                                                        {</div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, make_unique&lt;ILPScheduler&gt;(<span class="keyword">false</span>));</div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00347">MachineScheduler.h:347</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1b4799f3fecebc3138d88035ee5b010c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* createInstructionShuffler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l03192">3192</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;                                                                            {</div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;  <span class="keywordtype">bool</span> Alternate = !<a class="code" href="../../d9/d4a/namespacellvm.html#a2b1040e2e228e12763ad8a207db4778a">ForceTopDown</a> &amp;&amp; !<a class="code" href="../../d9/d4a/namespacellvm.html#af6b0e391583413438da4e046f7c1ba13">ForceBottomUp</a>;</div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;  <span class="keywordtype">bool</span> TopDown = !<a class="code" href="../../d9/d4a/namespacellvm.html#af6b0e391583413438da4e046f7c1ba13">ForceBottomUp</a>;</div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>((TopDown || !<a class="code" href="../../d9/d4a/namespacellvm.html#a2b1040e2e228e12763ad8a207db4778a">ForceTopDown</a>) &amp;&amp;</div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;         <span class="stringliteral">&quot;-misched-topdown incompatible with -misched-bottomup&quot;</span>);</div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, make_unique&lt;InstructionShuffler&gt;(Alternate, TopDown));</div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_af6b0e391583413438da4e046f7c1ba13"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#af6b0e391583413438da4e046f7c1ba13">llvm::ForceBottomUp</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceBottomUp(&quot;misched-bottomup&quot;, cl::Hidden, cl::desc(&quot;Force bottom-up list scheduling&quot;))</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00347">MachineScheduler.h:347</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_html_a2b1040e2e228e12763ad8a207db4778a"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a2b1040e2e228e12763ad8a207db4778a">llvm::ForceTopDown</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceTopDown(&quot;misched-topdown&quot;, cl::Hidden, cl::desc(&quot;Force top-down list scheduling&quot;))</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2eb7284c69275f864efd7c7553aa48f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getWeakLeft </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isTop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l02495">2495</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;                                                         {</div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  <span class="keywordflow">return</span> (isTop) ? SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">WeakPredsLeft</a> : SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ae75d620ee809eaf50970a833f4a3ace9">WeakSuccsLeft</a>;</div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae75d620ee809eaf50970a833f4a3ace9"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ae75d620ee809eaf50970a833f4a3ace9">llvm::SUnit::WeakSuccsLeft</a></div><div class="ttdeci">unsigned WeakSuccsLeft</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab9e02660290b9557b547b57870133467"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">llvm::SUnit::WeakPredsLeft</a></div><div class="ttdeci">unsigned WeakPredsLeft</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00283">ScheduleDAG.h:283</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7a4c06aa3975aaa781f159e1d4f683b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">PostMachineScheduler&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;postmisched&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;PostRA <a class="el" href="../../de/d18/COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00174">174</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;: MachineSchedulerBase(<a class="code" href="../../d9/dd7/OptionParsingTest_8cpp.html#a094c367727273b4da2b960ca3b3edc06">ID</a>) {</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="../../d9/d4a/namespacellvm.html#a4620b31befc2e9df66eeb669568332c6">initializePostMachineSchedulerPass</a>(*PassRegistry::getPassRegistry());</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_a4620b31befc2e9df66eeb669568332c6"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a4620b31befc2e9df66eeb669568332c6">llvm::initializePostMachineSchedulerPass</a></div><div class="ttdeci">void initializePostMachineSchedulerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="OptionParsingTest_8cpp_html_a094c367727273b4da2b960ca3b3edc06"><div class="ttname"><a href="../../d9/dd7/OptionParsingTest_8cpp.html#a094c367727273b4da2b960ca3b3edc06">ID</a></div><div class="ttdeci">ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dd7/OptionParsingTest_8cpp_source.html#l00019">OptionParsingTest.cpp:19</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a44cdc406d58769851622dd322ee79ded"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">MachineScheduler&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;misched&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Machine <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6d5a3f6f13be5a14c946cdafdd203a6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSchedBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsPostRA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Return true of the given instruction should not be included in a scheduling region.</p>
<p>MachineScheduler does not currently support scheduling across calls. To handle calls, the DAG builder needs to be modified to create register anti/output dependencies on the registers clobbered by the call's regmask operand. In PreRA scheduling, the stack pointer adjustment already prevents scheduling across calls. In PostRA scheduling, we need the isCall to enforce the boundary, but there would be no benefit to postRA scheduling across calls this late anyway. </p>

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00371">371</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                           {</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">return</span> MI-&gt;isCall() || TII-&gt;<a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a22fb9be009a2aa1765c6aa3190abd89f">isSchedulingBoundary</a>(MI, MBB, *MF);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a22fb9be009a2aa1765c6aa3190abd89f"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a22fb9be009a2aa1765c6aa3190abd89f">llvm::TargetInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr *MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d14/TargetInstrInfo_8cpp_source.html#l00646">TargetInstrInfo.cpp:646</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1c8a9363a3eb113ca42064a03636b135"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> nextIfDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>If this iterator is a debug value, increment until reaching the End or a non-debug instruction. </p>

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00237">237</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                                 {</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">for</span>(; I != End; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">if</span> (!I-&gt;isDebugValue())</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  }</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;}</div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa9432402dc18539818e3dae69e135ed4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> nextIfDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-const version. </p>

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00248">248</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                                 {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// Cast the return value to nonconst MachineInstr, then cast to an</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="comment">// instr_iterator, which does not check for null, finally return a</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">// bundle_iterator.</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a096d82c3c6f44b9a8e59d80d3851f616">MachineBasicBlock::instr_iterator</a>(</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    const_cast&lt;MachineInstr*&gt;(</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      &amp;*<a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::const_iterator</a>(I), End)));</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a096d82c3c6f44b9a8e59d80d3851f616"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a096d82c3c6f44b9a8e59d80d3851f616">llvm::MachineBasicBlock::instr_iterator</a></div><div class="ttdeci">Instructions::iterator instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00205">MachineBasicBlock.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a1c8a9363a3eb113ca42064a03636b135"><div class="ttname"><a href="../../d5/d69/MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a></div><div class="ttdeci">static MachineBasicBlock::const_iterator nextIfDebug(MachineBasicBlock::const_iterator I, MachineBasicBlock::const_iterator End)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d69/MachineScheduler_8cpp_source.html#l00237">MachineScheduler.cpp:237</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a459acab05344caa836aa036f1829c928"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> priorNonDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>Beg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decrement this iterator until reaching the top or a non-debug instr. </p>

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00216">216</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                                   {</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(I != Beg &amp;&amp; <span class="stringliteral">&quot;reached the top of the region, cannot decrement&quot;</span>);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">while</span> (--I != Beg) {</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">if</span> (!I-&gt;isDebugValue())</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  }</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a24aad0e646c24622750ff2ee10b74109"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> priorNonDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>Beg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-const version. </p>

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00228">228</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                                   {</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">const_cast&lt;</span><a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>*<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    &amp;*<a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a>(<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::const_iterator</a>(I), Beg));</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div>
<div class="ttc" id="MachineScheduler_8cpp_html_a459acab05344caa836aa036f1829c928"><div class="ttname"><a href="../../d5/d69/MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a></div><div class="ttdeci">static MachineBasicBlock::const_iterator priorNonDebug(MachineBasicBlock::const_iterator I, MachineBasicBlock::const_iterator Beg)</div><div class="ttdoc">Decrement this iterator until reaching the top or a non-debug instr. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d69/MachineScheduler_8cpp_source.html#l00216">MachineScheduler.cpp:216</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4f4bc637c1294a7a0db2442027ffbc83"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void tracePick </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsTop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l02336">2336</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;                                  {</div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <a class="code" href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Pick &quot;</span> &lt;&lt; (IsTop ? <span class="stringliteral">&quot;Top &quot;</span> : <span class="stringliteral">&quot;Bot &quot;</span>)</div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;        &lt;&lt; GenericSchedulerBase::getReasonStr(Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ad9372964d55580636efe92281b42ad6c"><div class="ttname"><a href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate::Reason</a></div><div class="ttdeci">CandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00793">MachineScheduler.h:793</a></div></div>
<div class="ttc" id="include_2llvm_2Support_2Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html#l00093">include/llvm/Support/Debug.h:93</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d41/Support_2Debug_8cpp_source.html#l00101">Support/Debug.cpp:101</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afa3b444760387388a34c7d6ced7aa762"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool tryGreater </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>TryVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CandVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/d9a/classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a>&#160;</td>
          <td class="paramname"><em>Reason</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l02293">2293</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;                                                              {</div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="keywordflow">if</span> (TryVal &gt; CandVal) {</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    TryCand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = Reason;</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  }</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  <span class="keywordflow">if</span> (TryVal &lt; CandVal) {</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;    <span class="keywordflow">if</span> (Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> &gt; Reason)</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;      Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = Reason;</div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  }</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a280771914dc8dedfdc447e63ce64d9cc">setRepeat</a>(Reason);</div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ad9372964d55580636efe92281b42ad6c"><div class="ttname"><a href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate::Reason</a></div><div class="ttdeci">CandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00793">MachineScheduler.h:793</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a280771914dc8dedfdc447e63ce64d9cc"><div class="ttname"><a href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a280771914dc8dedfdc447e63ce64d9cc">llvm::GenericSchedulerBase::SchedCandidate::setRepeat</a></div><div class="ttdeci">void setRepeat(CandReason R)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00819">MachineScheduler.h:819</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad8a06ae113685f27ca88596c4e03ccfa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool tryLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/dca/classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;&#160;</td>
          <td class="paramname"><em>Zone</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l02310">2310</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;                                            {</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  <span class="keywordflow">if</span> (Zone.<a class="code" href="../../df/dca/classllvm_1_1SchedBoundary.html#a1a48f2f4496c84b4dcbcf17be5bd1091">isTop</a>()) {</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    <span class="keywordflow">if</span> (Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>() &gt; Zone.<a class="code" href="../../df/dca/classllvm_1_1SchedBoundary.html#a68fa2164026ba66e378ebf5eb2e012fa">getScheduledLatency</a>()) {</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#a9b112d0cb3309a5fda2d6b7601e89e3f">tryLess</a>(TryCand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>(), Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>(),</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;                  TryCand, Cand, GenericSchedulerBase::TopDepthReduce))</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    }</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#afa3b444760387388a34c7d6ced7aa762">tryGreater</a>(TryCand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>(), Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>(),</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;                   TryCand, Cand, GenericSchedulerBase::TopPathReduce))</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  }</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    <span class="keywordflow">if</span> (Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>() &gt; Zone.<a class="code" href="../../df/dca/classllvm_1_1SchedBoundary.html#a68fa2164026ba66e378ebf5eb2e012fa">getScheduledLatency</a>()) {</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#a9b112d0cb3309a5fda2d6b7601e89e3f">tryLess</a>(TryCand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>(), Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>(),</div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;                  TryCand, Cand, GenericSchedulerBase::BotHeightReduce))</div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    }</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#afa3b444760387388a34c7d6ced7aa762">tryGreater</a>(TryCand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>(), Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>(),</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;                   TryCand, Cand, GenericSchedulerBase::BotPathReduce))</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  }</div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;}</div>
<div class="ttc" id="MachineScheduler_8cpp_html_afa3b444760387388a34c7d6ced7aa762"><div class="ttname"><a href="../../d5/d69/MachineScheduler_8cpp.html#afa3b444760387388a34c7d6ced7aa762">tryGreater</a></div><div class="ttdeci">static bool tryGreater(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d69/MachineScheduler_8cpp_source.html#l02293">MachineScheduler.cpp:2293</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab760185ba11bc474695d222b92373b76"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00425">ScheduleDAG.h:425</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a68fa2164026ba66e378ebf5eb2e012fa"><div class="ttname"><a href="../../df/dca/classllvm_1_1SchedBoundary.html#a68fa2164026ba66e378ebf5eb2e012fa">llvm::SchedBoundary::getScheduledLatency</a></div><div class="ttdeci">unsigned getScheduledLatency() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00667">MachineScheduler.h:667</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a310a170b7d2442d12634d53db262fb92"><div class="ttname"><a href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">llvm::GenericSchedulerBase::SchedCandidate::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00790">MachineScheduler.h:790</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a9b112d0cb3309a5fda2d6b7601e89e3f"><div class="ttname"><a href="../../d5/d69/MachineScheduler_8cpp.html#a9b112d0cb3309a5fda2d6b7601e89e3f">tryLess</a></div><div class="ttdeci">static bool tryLess(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdoc">Return true if this heuristic determines order. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d69/MachineScheduler_8cpp_source.html#l02276">MachineScheduler.cpp:2276</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3047721a8d33c2de8a261d2fecb340a6"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00417">ScheduleDAG.h:417</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a1a48f2f4496c84b4dcbcf17be5bd1091"><div class="ttname"><a href="../../df/dca/classllvm_1_1SchedBoundary.html#a1a48f2f4496c84b4dcbcf17be5bd1091">llvm::SchedBoundary::isTop</a></div><div class="ttdeci">bool isTop() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00647">MachineScheduler.h:647</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9b112d0cb3309a5fda2d6b7601e89e3f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool tryLess </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>TryVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CandVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/d9a/classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a>&#160;</td>
          <td class="paramname"><em>Reason</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this heuristic determines order. </p>

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l02276">2276</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;                                                           {</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  <span class="keywordflow">if</span> (TryVal &lt; CandVal) {</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;    TryCand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = Reason;</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  }</div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <span class="keywordflow">if</span> (TryVal &gt; CandVal) {</div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    <span class="keywordflow">if</span> (Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> &gt; Reason)</div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;      Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = Reason;</div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  }</div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;  Cand.<a class="code" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a280771914dc8dedfdc447e63ce64d9cc">setRepeat</a>(Reason);</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ad9372964d55580636efe92281b42ad6c"><div class="ttname"><a href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate::Reason</a></div><div class="ttdeci">CandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00793">MachineScheduler.h:793</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a280771914dc8dedfdc447e63ce64d9cc"><div class="ttname"><a href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a280771914dc8dedfdc447e63ce64d9cc">llvm::GenericSchedulerBase::SchedCandidate::setRepeat</a></div><div class="ttdeci">void setRepeat(CandReason R)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d8a/MachineScheduler_8h_source.html#l00819">MachineScheduler.h:819</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a951196d153d96f7f1d328069cf7c42fd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool tryPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d68/classllvm_1_1PressureChange.html">PressureChange</a> &amp;&#160;</td>
          <td class="paramname"><em>TryP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d68/classllvm_1_1PressureChange.html">PressureChange</a> &amp;&#160;</td>
          <td class="paramname"><em>CandP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/da6/structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/d9a/classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a>&#160;</td>
          <td class="paramname"><em>Reason</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l02471">2471</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;                                                               {</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;  <span class="keywordtype">int</span> TryRank = TryP.<a class="code" href="../../d9/d68/classllvm_1_1PressureChange.html#ac03484731c64db4703d96fe442400e42">getPSetOrMax</a>();</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  <span class="keywordtype">int</span> CandRank = CandP.<a class="code" href="../../d9/d68/classllvm_1_1PressureChange.html#ac03484731c64db4703d96fe442400e42">getPSetOrMax</a>();</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  <span class="comment">// If both candidates affect the same set, go with the smallest increase.</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  <span class="keywordflow">if</span> (TryRank == CandRank) {</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#a9b112d0cb3309a5fda2d6b7601e89e3f">tryLess</a>(TryP.<a class="code" href="../../d9/d68/classllvm_1_1PressureChange.html#ad9c2dce7dcf3bbfbec05526cfd0cf897">getUnitInc</a>(), CandP.<a class="code" href="../../d9/d68/classllvm_1_1PressureChange.html#ad9c2dce7dcf3bbfbec05526cfd0cf897">getUnitInc</a>(), TryCand, Cand,</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;                   Reason);</div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;  }</div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  <span class="comment">// If one candidate decreases and the other increases, go with it.</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;  <span class="comment">// Invalid candidates have UnitInc==0.</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#a9b112d0cb3309a5fda2d6b7601e89e3f">tryLess</a>(TryP.<a class="code" href="../../d9/d68/classllvm_1_1PressureChange.html#ad9c2dce7dcf3bbfbec05526cfd0cf897">getUnitInc</a>() &lt; 0, CandP.<a class="code" href="../../d9/d68/classllvm_1_1PressureChange.html#ad9c2dce7dcf3bbfbec05526cfd0cf897">getUnitInc</a>() &lt; 0, TryCand, Cand,</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;              Reason)) {</div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;  }</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  <span class="comment">// If the candidates are decreasing pressure, reverse priority.</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;  <span class="keywordflow">if</span> (TryP.<a class="code" href="../../d9/d68/classllvm_1_1PressureChange.html#ad9c2dce7dcf3bbfbec05526cfd0cf897">getUnitInc</a>() &lt; 0)</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;    <a class="code" href="../../d8/dcc/namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TryRank, CandRank);</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d5/d69/MachineScheduler_8cpp.html#afa3b444760387388a34c7d6ced7aa762">tryGreater</a>(TryRank, CandRank, TryCand, Cand, Reason);</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;}</div>
<div class="ttc" id="MachineScheduler_8cpp_html_afa3b444760387388a34c7d6ced7aa762"><div class="ttname"><a href="../../d5/d69/MachineScheduler_8cpp.html#afa3b444760387388a34c7d6ced7aa762">tryGreater</a></div><div class="ttdeci">static bool tryGreater(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d69/MachineScheduler_8cpp_source.html#l02293">MachineScheduler.cpp:2293</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="../../d8/dcc/namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00590">BitVector.h:590</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a9b112d0cb3309a5fda2d6b7601e89e3f"><div class="ttname"><a href="../../d5/d69/MachineScheduler_8cpp.html#a9b112d0cb3309a5fda2d6b7601e89e3f">tryLess</a></div><div class="ttdeci">static bool tryLess(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdoc">Return true if this heuristic determines order. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d69/MachineScheduler_8cpp_source.html#l02276">MachineScheduler.cpp:2276</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html_ad9c2dce7dcf3bbfbec05526cfd0cf897"><div class="ttname"><a href="../../d9/d68/classllvm_1_1PressureChange.html#ad9c2dce7dcf3bbfbec05526cfd0cf897">llvm::PressureChange::getUnitInc</a></div><div class="ttdeci">int getUnitInc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/df1/RegisterPressure_8h_source.html#l00118">RegisterPressure.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html_ac03484731c64db4703d96fe442400e42"><div class="ttname"><a href="../../d9/d68/classllvm_1_1PressureChange.html#ac03484731c64db4703d96fe442400e42">llvm::PressureChange::getPSetOrMax</a></div><div class="ttdeci">unsigned getPSetOrMax() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/df1/RegisterPressure_8h_source.html#l00116">RegisterPressure.h:116</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac83b174a9cb37fb56517e8be0eda21ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* useDefaultMachineSched </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d0/d92/structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p><a class="el" href="../../d4/dc4/structA.html">A</a> dummy default scheduler factory indicates whether the scheduler is overridden on the command line. </p>

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00194">194</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                                                         {</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ac447d226fe7e7b220a6616b2c21ce190"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> DefaultSchedRegistry(&quot;default&quot;,&quot;<a class="el" href="../../d0/d66/classllvm_1_1Use.html">Use</a> the target's default scheduler choice.&quot;, useDefaultMachineSched)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49932eb220bdb66c8f164f4e7163d59e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableCyclicPath(&quot;misched-cyclicpath&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable cyclic critical path analysis.&quot;), cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3d400fc4e500117eeeecae914d07c83"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableLoadCluster(&quot;misched-cluster&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable load clustering.&quot;), cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4aa66841017d1379f7b46fd4f6e024a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableMacroFusion(&quot;misched-fusion&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable scheduling <a class="el" href="../../df/dca/GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> macro fusion.&quot;), cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad840f8a48c1b46e2ee7f721ed2df03a5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableRegPressure(&quot;misched-regpressure&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable register pressure scheduling.&quot;), cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06a2602d57188052f2629016377dadf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d18/COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00149">149</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aabcfb3fca9cd56b2bf46292eef232eba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> GenericSchedRegistry(&quot;converge&quot;,&quot;Standard converging scheduler.&quot;, createGenericSchedLive)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a528ddb429bfb6c87f0eb6d07893640e1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ILPMaxRegistry(&quot;ilpmax&quot;,&quot;Schedule bottom-up <a class="el" href="../../df/dca/GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> max ILP&quot;, createILPMaxScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef18d242eef950812f8f491246439ad4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ILPMinRegistry(&quot;ilpmin&quot;,&quot;Schedule bottom-up <a class="el" href="../../df/dca/GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> min ILP&quot;, createILPMinScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2876d288bd148637a0e8d79ce3f0f3fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned InvalidCycle = ~0U</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l01559">1559</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="af75da6925072c8c7c9f5d762b149a254"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;MachineSchedRegistry::ScheduleDAGCtor, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d1/d5d/classllvm_1_1RegisterPassParser.html">RegisterPassParser</a>&lt;<a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&gt; &gt; MachineSchedOpt(&quot;misched&quot;, cl::init(&amp;<a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a>), cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Machine <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abe61ce0b9d4b029983a930e5f006bde4">instruction</a> scheduler to use&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>MachineSchedOpt allows command line selection of the scheduler. </p>

</div>
</div>
<a class="anchor" id="a20646b5e577c00ae6fc2912a4081f9d5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned MinSubtreeSize = 8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00077">77</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="acee825c0047d5eb911660fde77617a8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">misched</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00149">149</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a549e985295c118aca3fc7af4a4c67037"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;unsigned&gt; MISchedCutoff(&quot;misched-cutoff&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Stop scheduling after <a class="el" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a>&quot;), cl::init(~0U))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae184cde008c1662dc7396fde53656ec6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;unsigned&gt; SchedOnlyBlock(&quot;misched-only-block&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this MBB#&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b0c8f9b006854b2c069414b77deeac8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;std::string&gt; SchedOnlyFunc(&quot;misched-only-func&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this <a class="el" href="../../d2/d05/RegionPrinter_8cpp.html#a0f5fa683b66233cfe2fbf09ae8168ffe">function</a>&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a127ed1a56215acb4c76dcbb1e8aad935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d18/COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> Scheduler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html#l00149">149</a> of file <a class="el" href="../../d5/d69/MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a0919f9fcc340092528e88bd7fde42c61"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d85/classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ShufflerRegistry(&quot;shuffle&quot;,&quot;Shuffle machine <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> alternating directions&quot;, createInstructionShuffler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f19a4fcf5a639613c954e6da2dfaaf3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; VerifyScheduling(&quot;verify-<a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#acee825c0047d5eb911660fde77617a8c">misched</a>&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify machine instrs before and after machine scheduling&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add2ddb9eae33f2f515e1c42238c48fb5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; ViewMISchedDAGs(&quot;view-<a class="el" href="../../d5/d69/MachineScheduler_8cpp.html#acee825c0047d5eb911660fde77617a8c">misched</a>-dags&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Pop up <a class="el" href="../../db/d2c/dwarfdump-test4-decl_8h.html#a2edadf23dba309e5902af6c6dc829482">a</a> window to show MISched dags after they are processed&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_06f60f07f4cf4ff2ccf75b14642ffc3e.html">CodeGen</a></li><li class="navelem"><a class="el" href="../../d5/d69/MachineScheduler_8cpp.html">MachineScheduler.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:44:42 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
