[2025-09-17 18:50:03] START suite=cs trace=nutch_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2499277 heartbeat IPC: 4.001 cumulative IPC: 4.001 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4762058 heartbeat IPC: 4.419 cumulative IPC: 4.2 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4762058 cumulative IPC: 4.2 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4762058 cumulative IPC: 4.2 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 15078022 heartbeat IPC: 0.9694 cumulative IPC: 0.9694 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26148492 heartbeat IPC: 0.9033 cumulative IPC: 0.9352 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 38289459 heartbeat IPC: 0.8237 cumulative IPC: 0.8948 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 51138465 heartbeat IPC: 0.7783 cumulative IPC: 0.8625 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 63836923 heartbeat IPC: 0.7875 cumulative IPC: 0.8464 (Simulation time: 00 hr 07 min 25 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 76766011 heartbeat IPC: 0.7734 cumulative IPC: 0.8333 (Simulation time: 00 hr 08 min 41 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 92611897 heartbeat IPC: 0.6311 cumulative IPC: 0.7968 (Simulation time: 00 hr 10 min 07 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 107908052 heartbeat IPC: 0.6538 cumulative IPC: 0.7756 (Simulation time: 00 hr 11 min 27 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 121377008 heartbeat IPC: 0.7424 cumulative IPC: 0.7718 (Simulation time: 00 hr 12 min 38 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 130001910 cumulative IPC: 0.7692 (Simulation time: 00 hr 13 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 130001910 cumulative IPC: 0.7692 (Simulation time: 00 hr 13 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7692 instructions: 100000000 cycles: 130001910
CPU 0 Branch Prediction Accuracy: 97.18% MPKI: 0.2957 Average ROB Occupancy at Mispredict: 3158
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01736
BRANCH_INDIRECT: 0.2678
BRANCH_CONDITIONAL: 0.01054
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1037408
LQ_STALL: 170683
SQ_STALL: 441168


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 171.99364
REPLAY_LOAD: 115.29245
NON_REPLAY_LOAD: 14.906382

== Total ==
ADDR_TRANS: 270202
REPLAY_LOAD: 288577
NON_REPLAY_LOAD: 478629

== Counts ==
ADDR_TRANS: 1571
REPLAY_LOAD: 2503
NON_REPLAY_LOAD: 32109

cpu0->cpu0_STLB TOTAL        ACCESS:     282431 HIT:     271976 MISS:      10455 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     282431 HIT:     271976 MISS:      10455 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 365.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1475460 HIT:    1044891 MISS:     430569 MSHR_MERGE:      74009
cpu0->cpu0_L2C LOAD         ACCESS:     885510 HIT:     683399 MISS:     202111 MSHR_MERGE:       7817
cpu0->cpu0_L2C RFO          ACCESS:      65010 HIT:      37601 MISS:      27409 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     261445 HIT:      79245 MISS:     182200 MSHR_MERGE:      66190
cpu0->cpu0_L2C WRITE        ACCESS:     244140 HIT:     243375 MISS:        765 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      19355 HIT:       1271 MISS:      18084 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     155706 ISSUED:     155706 USEFUL:      39604 USELESS:      16774
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 103.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7588903 HIT:    6701818 MISS:     887085 MSHR_MERGE:     248541
cpu0->cpu0_L1I LOAD         ACCESS:    7588903 HIT:    6701818 MISS:     887085 MSHR_MERGE:     248541
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26217715 HIT:   25369345 MISS:     848370 MSHR_MERGE:     411273
cpu0->cpu0_L1D LOAD         ACCESS:   15750206 HIT:   15406969 MISS:     343237 MSHR_MERGE:      96270
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1058185 HIT:     875285 MISS:     182900 MSHR_MERGE:      77143
cpu0->cpu0_L1D WRITE        ACCESS:    9385887 HIT:    9083337 MISS:     302550 MSHR_MERGE:     237532
cpu0->cpu0_L1D TRANSLATION  ACCESS:      23437 HIT:       3754 MISS:      19683 MSHR_MERGE:        328
cpu0->cpu0_L1D PREFETCH REQUESTED:    1223331 ISSUED:    1058181 USEFUL:      87547 USELESS:      15566
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 73.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6135929 HIT:    5955539 MISS:     180390 MSHR_MERGE:      81934
cpu0->cpu0_ITLB LOAD         ACCESS:    6135929 HIT:    5955539 MISS:     180390 MSHR_MERGE:      81934
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.34 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24324583 HIT:   24063880 MISS:     260703 MSHR_MERGE:      76728
cpu0->cpu0_DTLB LOAD         ACCESS:   24324583 HIT:   24063880 MISS:     260703 MSHR_MERGE:      76728
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.27 cycles
cpu0->LLC TOTAL        ACCESS:     542063 HIT:     269009 MISS:     273054 MSHR_MERGE:        538
cpu0->LLC LOAD         ACCESS:     194294 HIT:      59442 MISS:     134852 MSHR_MERGE:         32
cpu0->LLC RFO          ACCESS:      27407 HIT:       2962 MISS:      24445 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     116010 HIT:      17969 MISS:      98041 MSHR_MERGE:        506
cpu0->LLC WRITE        ACCESS:     186268 HIT:     186120 MISS:        148 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      18084 HIT:       2516 MISS:      15568 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19800
  ROW_BUFFER_MISS:     252566
  AVG DBUS CONGESTED CYCLE: 4.13
Channel 0 WQ ROW_BUFFER_HIT:      15510
  ROW_BUFFER_MISS:     162289
  FULL:          0
Channel 0 REFRESHES ISSUED:      10834

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       153302        25332         7340         9506
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           20          119          312         6081
  STLB miss resolved @ L2C                0           13          118          297         1327
  STLB miss resolved @ LLC                0           35          166          842         1489
  STLB miss resolved @ MEM                0           30          341         1433        10499

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              44668         5489        99662         5334         3961
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           77          194          647
  STLB miss resolved @ L2C                0            3           64          123          295
  STLB miss resolved @ LLC                0           11           77          436          469
  STLB miss resolved @ MEM                0           20          120          846         3174
[2025-09-17 19:04:00] END   suite=cs trace=nutch_phase0_core3 (rc=0)
