<Publication>
  <id>TUW-203409</id>
  <title>Our work focuses on investigating novel ways of efficient processor simulation using just-in-time compilation techniques. We can automatically generate a cycle-accurate simulator from a processor description that captures hardware structure and instruction set. The simulator employs an adaptive two-level just-in-time compilation scheme based on LLVM to attain high simulation speeds. As the main source of slowdown during simulation we identified the LLVM code generator. We reduced compilation time in our own experimental code generator by an order of magnitude compared to LLVM&apos;s original backend. Current work aims at leveraging instruction descriptions already available in LLVM to extend the coverage of our fast JIT code generator</title>
  <keywords>
    <string>Fast JIT Code Generation for x86-64 with LLVM Viktor Pavlu, Andreas Krall 1,2 Institute of Computer Languages, Vienna University of Technology, Argentinierstrasse 8/E185, 1040 Wien, Austria ABSTRACT KEYWORDS: code generation</string>
    <string>instruction selection</string>
    <string>just-in-time compilation</string>
    <string>simulation</string>
  </keywords>
  <authors/>
  <affiliations/>
  <sections>
    <Section>
      <level>1</level>
      <title>Introduction</title>
      <referenceIds/>
      <referenceCitations/>
    </Section>
    <Section>
      <level>2</level>
      <title>LLVM JIT Compiler</title>
      <referenceIds/>
      <referenceCitations/>
    </Section>
    <Section>
      <level>3</level>
      <title>Project status</title>
      <referenceIds/>
      <referenceCitations/>
    </Section>
  </sections>
  <citationContexts/>
  <references/>
</Publication>