Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Mon Nov 18 22:24:56 2024
| Host         : C88 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |              25 |            5 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+----------------------------------+---------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |           Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+----------------------------------+---------------------------------+------------------+----------------+--------------+
|  zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK0 |                                  |                                 |                2 |              2 |         1.00 |
|  zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK0 |                                  | rst_inst/rst_n_reg_0            |                2 |              4 |         2.00 |
|  zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK0 | rst_inst/time_count_0            |                                 |                3 |              7 |         2.33 |
|  zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK0 | rst_inst/time_count_0            | rst_inst/time_count[23]_i_1_n_0 |                6 |             16 |         2.67 |
|  zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK0 | anti_jitter_inst/cnt[23]_i_1_n_0 | rst_inst/rst_n_reg_0            |                5 |             25 |         5.00 |
+---------------------------------------------------------+----------------------------------+---------------------------------+------------------+----------------+--------------+


