m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/simulation/modelsim
vseccionFSM
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1538383253
!i10b 1
!s100 zVeMg5a_QQT`OjbhWhaJd3
IKl>83MalUae0P?j5HZ;oM0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 seccionFSM_sv_unit
S1
R0
w1538382563
8C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/seccionFSM.sv
FC:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/seccionFSM.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1538383253.000000
!s107 C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/seccionFSM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA|C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/seccionFSM.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA
Z8 tCvgOpt 0
nseccion@f@s@m
vtb_seccionFSM
R1
R2
!i10b 1
!s100 HG6Rk@aEZE6ncY]DN=i3O0
I=Y?SiWEfH<gh@GOJ_3>1]2
R3
!s105 tb_seccionFSM_sv_unit
S1
R0
w1538383206
8C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/tb_seccionFSM.sv
FC:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/tb_seccionFSM.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/tb_seccionFSM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA|C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/tb_seccionFSM.sv|
!i113 1
R6
R7
R8
ntb_seccion@f@s@m
