Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Mar 22 22:31:06 2025
| Host         : mengge running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.141        0.000                      0                 7517        0.016        0.000                      0                 7517        3.500        0.000                       0                  3222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.141        0.000                      0                 7517        0.016        0.000                      0                 7517        3.500        0.000                       0                  3222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.873ns (31.888%)  route 4.001ns (68.112%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.781     5.855    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y54         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y54         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         1.144     7.517    design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.765     8.407    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X90Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.531 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.338     8.869    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X91Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.993 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.303     9.296    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     9.420 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.526     9.946    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_3_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I4_O)        0.150    10.096 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.455    10.552    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_2_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I4_O)        0.381    10.933 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[510]_i_2/O
                         net (fo=3, routed)           0.468    11.400    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[510]_i_2_n_0
    SLICE_X90Y62         LUT6 (Prop_lut6_I0_O)        0.328    11.728 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[510]_i_1/O
                         net (fo=1, routed)           0.000    11.728    design_1_i/uart_top_0/inst/mp_adder_INST/result[14]
    SLICE_X90Y62         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.601    13.365    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y62         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[510]/C
                         clock pessimism              0.460    13.826    
                         clock uncertainty           -0.035    13.790    
    SLICE_X90Y62         FDRE (Setup_fdre_C_D)        0.079    13.869    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[510]
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 1.889ns (32.217%)  route 3.974ns (67.783%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.781     5.855    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y54         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y54         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         1.144     7.517    design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.928     8.570    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.694 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.505     9.198    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[500]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.150     9.348 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.473     9.822    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[502]_i_2_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.321    10.143 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.484    10.626    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[504]_i_2_n_0
    SLICE_X90Y63         LUT5 (Prop_lut5_I4_O)        0.324    10.950 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.440    11.390    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[506]_i_2_n_0
    SLICE_X90Y63         LUT3 (Prop_lut3_I0_O)        0.328    11.718 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    11.718    design_1_i/uart_top_0/inst/mp_adder_INST/result[9]
    SLICE_X90Y63         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.600    13.364    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y63         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[505]/C
                         clock pessimism              0.460    13.825    
                         clock uncertainty           -0.035    13.789    
    SLICE_X90Y63         FDRE (Setup_fdre_C_D)        0.081    13.870    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.873ns (31.964%)  route 3.987ns (68.036%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.781     5.855    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y54         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y54         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         1.144     7.517    design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.765     8.407    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X90Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.531 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.338     8.869    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X91Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.993 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.303     9.296    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     9.420 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.526     9.946    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_3_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I4_O)        0.150    10.096 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.455    10.552    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_2_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I4_O)        0.381    10.933 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[510]_i_2/O
                         net (fo=3, routed)           0.454    11.386    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[510]_i_2_n_0
    SLICE_X90Y62         LUT3 (Prop_lut3_I0_O)        0.328    11.714 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[508]_i_1/O
                         net (fo=1, routed)           0.000    11.714    design_1_i/uart_top_0/inst/mp_adder_INST/result[12]
    SLICE_X90Y62         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.601    13.365    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y62         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[508]/C
                         clock pessimism              0.460    13.826    
                         clock uncertainty           -0.035    13.790    
    SLICE_X90Y62         FDRE (Setup_fdre_C_D)        0.081    13.871    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[508]
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.882ns (32.136%)  route 3.974ns (67.864%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.781     5.855    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y54         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y54         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         1.144     7.517    design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.928     8.570    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.694 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.505     9.198    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[500]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.150     9.348 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.473     9.822    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[502]_i_2_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.321    10.143 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.484    10.626    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[504]_i_2_n_0
    SLICE_X90Y63         LUT5 (Prop_lut5_I4_O)        0.324    10.950 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.440    11.390    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[506]_i_2_n_0
    SLICE_X90Y63         LUT5 (Prop_lut5_I0_O)        0.321    11.711 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    11.711    design_1_i/uart_top_0/inst/mp_adder_INST/result[10]
    SLICE_X90Y63         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.600    13.364    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y63         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[506]/C
                         clock pessimism              0.460    13.825    
                         clock uncertainty           -0.035    13.789    
    SLICE_X90Y63         FDRE (Setup_fdre_C_D)        0.118    13.907    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.866ns (31.882%)  route 3.987ns (68.118%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.781     5.855    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y54         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y54         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         1.144     7.517    design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.765     8.407    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X90Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.531 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.338     8.869    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X91Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.993 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.303     9.296    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124     9.420 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.526     9.946    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_3_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I4_O)        0.150    10.096 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.455    10.552    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_2_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I4_O)        0.381    10.933 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[510]_i_2/O
                         net (fo=3, routed)           0.454    11.386    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[510]_i_2_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I0_O)        0.321    11.707 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[509]_i_1/O
                         net (fo=1, routed)           0.000    11.707    design_1_i/uart_top_0/inst/mp_adder_INST/result[13]
    SLICE_X90Y62         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.601    13.365    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y62         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[509]/C
                         clock pessimism              0.460    13.826    
                         clock uncertainty           -0.035    13.790    
    SLICE_X90Y62         FDRE (Setup_fdre_C_D)        0.118    13.908    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[509]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.569ns (28.868%)  route 3.866ns (71.132%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.781     5.855    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y54         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y54         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         1.144     7.517    design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.928     8.570    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X90Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.694 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.505     9.198    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[500]_i_2_n_0
    SLICE_X91Y61         LUT5 (Prop_lut5_I4_O)        0.150     9.348 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.473     9.822    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[502]_i_2_n_0
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.321    10.143 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.484    10.626    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[504]_i_2_n_0
    SLICE_X90Y63         LUT5 (Prop_lut5_I0_O)        0.332    10.958 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[504]_i_1/O
                         net (fo=1, routed)           0.331    11.290    design_1_i/uart_top_0/inst/mp_adder_INST/result[8]
    SLICE_X90Y63         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.600    13.364    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y63         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[504]/C
                         clock pessimism              0.460    13.825    
                         clock uncertainty           -0.035    13.789    
    SLICE_X90Y63         FDRE (Setup_fdre_C_D)       -0.028    13.761    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[504]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.386ns (26.141%)  route 3.916ns (73.859%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns = ( 13.307 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.781     5.855    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y54         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y54         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         1.144     7.517    design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.765     8.407    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X90Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.531 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.338     8.869    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X91Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.993 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.298     9.291    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X91Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.415 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_6/O
                         net (fo=1, routed)           0.492     9.907    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_6_n_0
    SLICE_X90Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.031 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4/O
                         net (fo=2, routed)           0.538    10.569    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4_n_0
    SLICE_X89Y62         LUT5 (Prop_lut5_I4_O)        0.124    10.693 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_2/O
                         net (fo=1, routed)           0.340    11.033    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_2_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.157 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_1/O
                         net (fo=1, routed)           0.000    11.157    design_1_i/uart_top_0/inst/mp_adder_INST/result[15]
    SLICE_X89Y61         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.543    13.307    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X89Y61         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[511]/C
                         clock pessimism              0.423    13.731    
                         clock uncertainty           -0.035    13.695    
    SLICE_X89Y61         FDRE (Setup_fdre_C_D)        0.031    13.726    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[511]
  -------------------------------------------------------------------
                         required time                         13.726    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regCout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.386ns (26.412%)  route 3.862ns (73.588%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns = ( 13.307 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.781     5.855    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y54         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y54         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         1.144     7.517    design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.765     8.407    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[498]_i_2_n_0
    SLICE_X90Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.531 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.338     8.869    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_6_n_0
    SLICE_X91Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.993 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.298     9.291    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[507]_i_4_n_0
    SLICE_X91Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.415 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_6/O
                         net (fo=1, routed)           0.492     9.907    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_6_n_0
    SLICE_X90Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.031 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4/O
                         net (fo=2, routed)           0.669    10.700    design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_4_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.824 r  design_1_i/uart_top_0/inst/mp_adder_INST/regCout_i_3/O
                         net (fo=1, routed)           0.154    10.978    design_1_i/uart_top_0/inst/mp_adder_INST/regCout_i_3_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.102 r  design_1_i/uart_top_0/inst/mp_adder_INST/regCout_i_1/O
                         net (fo=1, routed)           0.000    11.102    design_1_i/uart_top_0/inst/mp_adder_INST/carry_out
    SLICE_X89Y61         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regCout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.543    13.307    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X89Y61         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regCout_reg/C
                         clock pessimism              0.423    13.731    
                         clock uncertainty           -0.035    13.695    
    SLICE_X89Y61         FDRE (Setup_fdre_C_D)        0.029    13.724    design_1_i/uart_top_0/inst/mp_adder_INST/regCout_reg
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.116ns (24.826%)  route 3.379ns (75.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.772     5.846    design_1_i/uart_top_0/inst/iClk
    SLICE_X90Y67         FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_fdre_C_Q)         0.518     6.364 f  design_1_i/uart_top_0/inst/rCnt_reg[1]/Q
                         net (fo=7, routed)           0.878     7.242    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[1]
    SLICE_X90Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.366 r  design_1_i/uart_top_0/inst/rTxByte[0]_i_2/O
                         net (fo=3, routed)           0.652     8.018    design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte_reg[0]
    SLICE_X90Y65         LUT4 (Prop_lut4_I3_O)        0.150     8.168 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[512]_i_3/O
                         net (fo=9, routed)           0.560     8.728    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[512]_i_3_n_0
    SLICE_X89Y65         LUT5 (Prop_lut5_I2_O)        0.324     9.052 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[512]_i_1/O
                         net (fo=9, routed)           1.289    10.341    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X100Y72        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.594    13.358    design_1_i/uart_top_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[4]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X100Y72        FDRE (Setup_fdre_C_R)       -0.727    13.019    design_1_i/uart_top_0/inst/rRes_reg[4]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.116ns (24.826%)  route 3.379ns (75.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.772     5.846    design_1_i/uart_top_0/inst/iClk
    SLICE_X90Y67         FDRE                                         r  design_1_i/uart_top_0/inst/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_fdre_C_Q)         0.518     6.364 f  design_1_i/uart_top_0/inst/rCnt_reg[1]/Q
                         net (fo=7, routed)           0.878     7.242    design_1_i/uart_top_0/inst/rCnt_reg_n_0_[1]
    SLICE_X90Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.366 r  design_1_i/uart_top_0/inst/rTxByte[0]_i_2/O
                         net (fo=3, routed)           0.652     8.018    design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte_reg[0]
    SLICE_X90Y65         LUT4 (Prop_lut4_I3_O)        0.150     8.168 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[512]_i_3/O
                         net (fo=9, routed)           0.560     8.728    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[512]_i_3_n_0
    SLICE_X89Y65         LUT5 (Prop_lut5_I2_O)        0.324     9.052 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[512]_i_1/O
                         net (fo=9, routed)           1.289    10.341    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X100Y72        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        1.594    13.358    design_1_i/uart_top_0/inst/iClk
    SLICE_X100Y72        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[5]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X100Y72        FDRE (Setup_fdre_C_R)       -0.727    13.019    design_1_i/uart_top_0/inst/rRes_reg[5]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  2.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[372]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[356]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.014%)  route 0.193ns (47.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.615     1.701    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X102Y49        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[372]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.865 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[372]/Q
                         net (fo=1, routed)           0.193     2.058    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg_n_0_[372]
    SLICE_X100Y50        LUT5 (Prop_lut5_I4_O)        0.045     2.103 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[356]_i_1/O
                         net (fo=1, routed)           0.000     2.103    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[356]
    SLICE_X100Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[356]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.879     2.221    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X100Y50        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[356]/C
                         clock pessimism             -0.256     1.965    
    SLICE_X100Y50        FDRE (Hold_fdre_C_D)         0.121     2.086    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[356]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[335]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[335]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.986%)  route 0.186ns (45.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.608     1.694    design_1_i/uart_top_0/inst/iClk
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[335]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.128     1.822 r  design_1_i/uart_top_0/inst/rA_reg[335]/Q
                         net (fo=2, routed)           0.186     2.008    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[511]_0[335]
    SLICE_X97Y49         LUT5 (Prop_lut5_I3_O)        0.099     2.107 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[335]_i_1/O
                         net (fo=1, routed)           0.000     2.107    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[335]
    SLICE_X97Y49         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[335]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.884     2.226    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X97Y49         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[335]/C
                         clock pessimism             -0.256     1.970    
    SLICE_X97Y49         FDRE (Hold_fdre_C_D)         0.092     2.062    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[335]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[294]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[302]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.854%)  route 0.185ns (59.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.608     1.694    design_1_i/uart_top_0/inst/iClk
    SLICE_X95Y50         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y50         FDRE (Prop_fdre_C_Q)         0.128     1.822 r  design_1_i/uart_top_0/inst/rA_reg[294]/Q
                         net (fo=2, routed)           0.185     2.007    design_1_i/uart_top_0/inst/rA_reg_n_0_[294]
    SLICE_X95Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[302]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.884     2.226    design_1_i/uart_top_0/inst/iClk
    SLICE_X95Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[302]/C
                         clock pessimism             -0.256     1.970    
    SLICE_X95Y49         FDRE (Hold_fdre_C_D)        -0.008     1.962    design_1_i/uart_top_0/inst/rA_reg[302]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[311]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[311]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.673%)  route 0.260ns (58.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.608     1.694    design_1_i/uart_top_0/inst/iClk
    SLICE_X97Y50         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[311]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  design_1_i/uart_top_0/inst/rA_reg[311]/Q
                         net (fo=2, routed)           0.260     2.096    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[511]_0[311]
    SLICE_X96Y49         LUT5 (Prop_lut5_I3_O)        0.045     2.141 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[311]_i_1/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[311]
    SLICE_X96Y49         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[311]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.884     2.226    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X96Y49         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[311]/C
                         clock pessimism             -0.256     1.970    
    SLICE_X96Y49         FDRE (Hold_fdre_C_D)         0.120     2.090    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[311]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[326]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[310]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.877%)  route 0.228ns (52.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.614     1.700    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X94Y49         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[326]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y49         FDRE (Prop_fdre_C_Q)         0.164     1.864 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[326]/Q
                         net (fo=1, routed)           0.228     2.092    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg_n_0_[326]
    SLICE_X94Y50         LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[310]_i_1/O
                         net (fo=1, routed)           0.000     2.137    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[310]
    SLICE_X94Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.878     2.220    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X94Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[310]/C
                         clock pessimism             -0.256     1.964    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.121     2.085    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[310]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.231%)  route 0.225ns (54.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.589     1.675    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X79Y49         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDRE (Prop_fdre_C_Q)         0.141     1.816 r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[263]/Q
                         net (fo=1, routed)           0.225     2.041    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q__0[263]
    SLICE_X81Y53         LUT5 (Prop_lut5_I4_O)        0.045     2.086 r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q[247]_i_1/O
                         net (fo=1, routed)           0.000     2.086    design_1_i/uart_top_0/inst/mp_adder_INST/muxB_Out[247]
    SLICE_X81Y53         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.852     2.194    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X81Y53         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[247]/C
                         clock pessimism             -0.256     1.938    
    SLICE_X81Y53         FDRE (Hold_fdre_C_D)         0.092     2.030    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[247]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[507]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.212ns (46.738%)  route 0.242ns (53.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.613     1.699    design_1_i/uart_top_0/inst/iClk
    SLICE_X92Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[507]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y49         FDRE (Prop_fdre_C_Q)         0.164     1.863 r  design_1_i/uart_top_0/inst/rB_reg[507]/Q
                         net (fo=1, routed)           0.242     2.105    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[511]_0[507]
    SLICE_X92Y50         LUT4 (Prop_lut4_I3_O)        0.048     2.153 r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q[507]_i_1/O
                         net (fo=1, routed)           0.000     2.153    design_1_i/uart_top_0/inst/mp_adder_INST/muxB_Out[507]
    SLICE_X92Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.877     2.219    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X92Y50         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[507]/C
                         clock pessimism             -0.256     1.963    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.131     2.094    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[507]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[333]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[341]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.713%)  route 0.183ns (55.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.609     1.695    design_1_i/uart_top_0/inst/iClk
    SLICE_X98Y51         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDRE (Prop_fdre_C_Q)         0.148     1.843 r  design_1_i/uart_top_0/inst/rA_reg[333]/Q
                         net (fo=2, routed)           0.183     2.026    design_1_i/uart_top_0/inst/rA_reg_n_0_[333]
    SLICE_X99Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[341]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.884     2.226    design_1_i/uart_top_0/inst/iClk
    SLICE_X99Y49         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[341]/C
                         clock pessimism             -0.256     1.970    
    SLICE_X99Y49         FDRE (Hold_fdre_C_D)        -0.007     1.963    design_1_i/uart_top_0/inst/rA_reg[341]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[436]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.701%)  route 0.259ns (55.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.606     1.692    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y55         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y55         FDRE (Prop_fdre_C_Q)         0.164     1.856 r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=119, routed)         0.259     2.115    design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X90Y48         LUT5 (Prop_lut5_I2_O)        0.045     2.160 r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q[436]_i_1/O
                         net (fo=1, routed)           0.000     2.160    design_1_i/uart_top_0/inst/mp_adder_INST/muxB_Out[436]
    SLICE_X90Y48         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[436]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.882     2.224    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y48         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[436]/C
                         clock pessimism             -0.256     1.968    
    SLICE_X90Y48         FDRE (Hold_fdre_C_D)         0.120     2.088    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[436]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[382]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.246ns (49.066%)  route 0.255ns (50.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.607     1.693    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X94Y53         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y53         FDRE (Prop_fdre_C_Q)         0.148     1.841 r  design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[0]_rep__5/Q
                         net (fo=118, routed)         0.255     2.097    design_1_i/uart_top_0/inst/mp_adder_INST/FSM_sequential_rFSM_current_reg[0]_rep__5_n_0
    SLICE_X96Y46         LUT5 (Prop_lut5_I0_O)        0.098     2.195 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[382]_i_1/O
                         net (fo=1, routed)           0.000     2.195    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[382]
    SLICE_X96Y46         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[382]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3221, routed)        0.883     2.225    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X96Y46         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[382]/C
                         clock pessimism             -0.256     1.969    
    SLICE_X96Y46         FDRE (Hold_fdre_C_D)         0.121     2.090    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[382]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y68    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y70    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y70    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y71    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y71    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y71    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y71    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y72    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X93Y58    design_1_i/uart_top_0/inst/mp_adder_INST/rCnt_Current_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y68    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y70    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y70    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y70    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y70    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y58    design_1_i/uart_top_0/inst/mp_adder_INST/rCnt_Current_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y59    design_1_i/uart_top_0/inst/mp_adder_INST/rCnt_Current_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y59    design_1_i/uart_top_0/inst/mp_adder_INST/rCnt_Current_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y49    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[311]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y49    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[318]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y68    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y71    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y71    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y71    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y71    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y72    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y72    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y58    design_1_i/uart_top_0/inst/mp_adder_INST/rCnt_Current_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y59    design_1_i/uart_top_0/inst/mp_adder_INST/rCnt_Current_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y59    design_1_i/uart_top_0/inst/mp_adder_INST/rCnt_Current_reg[5]/C



