;redcode
;assert 1
	SPL 0, <-52
	CMP -7, <-20
	SPL 100, 213
	ADD 270, <60
	MOV -507, <-27
	SPL 188, #72
	MOV -7, <-20
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMN <-6, @-120
	ADD -130, 9
	JMN <-6, @-120
	SLT 30, 9
	JMN <130, 9
	ADD <300, 90
	ADD <300, 90
	DAT #0, <1
	SUB <-127, 100
	SLT 30, 9
	SUB <-127, 100
	MOV #-1, <-21
	MOV #-1, <-21
	MOV #-1, <-21
	SUB 0, 1
	DAT #127, #-106
	JMN <-6, @-120
	SLT 30, 9
	SLT @121, 116
	ADD 3, 10
	CMP @1, 2
	MOV @50, @2
	CMP 30, 9
	SLT 30, 9
	ADD 1, 80
	MOV #-1, <-21
	JMP 188, #90
	SLT 1, 20
	CMP @1, 2
	SLT 1, 20
	SPL 188, #72
	MOV 270, <60
	MOV @800, 232
	MOV @800, 232
	MOV -7, <-20
	DJN @270, 0
	MOV -7, <-20
	ADD 270, <60
	CMP -7, <-20
