\hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular}{}\doxysection{ADC Extended Internal HAL driver trigger selection for regular group}
\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular}\index{ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}}
Collaboration diagram for ADC Extended Internal HAL driver trigger selection for regular group\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga241251bb419e25ad3b7bf895c86e5510}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga241251bb419e25ad3b7bf895c86e5510}} 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC1}~0x00000000U
\item 
\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacae72c954c422badc90bb0b4d0d20815}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacae72c954c422badc90bb0b4d0d20815}} 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC2}~((uint32\+\_\+t)(                                      \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3f20bd007866e3f97a3eceacba8b9dab}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3f20bd007866e3f97a3eceacba8b9dab}} 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+CC2}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga0ba310c2b48bef9a7efb244a057c743b}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga0ba310c2b48bef9a7efb244a057c743b}} 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}                                      ))
\item 
\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3d6eef4340707c90a8a03f13915fe33b}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3d6eef4340707c90a8a03f13915fe33b}} 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gadfcac1a0321bd4432987ac219f6bb910}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gadfcac1a0321bd4432987ac219f6bb910}} 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+EXT\+\_\+\+IT11}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}                   ))
\item 
\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gaa2365f240e11b187842056429aa59dc0}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gaa2365f240e11b187842056429aa59dc0}} 
\#define {\bfseries ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC3}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}                   ))
\item 
\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacdbff56063c173892cb85570e6075eca}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacdbff56063c173892cb85570e6075eca}} 
\#define {\bfseries ADC1\+\_\+2\+\_\+3\+\_\+\+SWSTART}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
