
controller_demolition_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acd0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  0800ae60  0800ae60  0000be60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b29c  0800b29c  0000d158  2**0
                  CONTENTS
  4 .ARM          00000008  0800b29c  0800b29c  0000c29c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b2a4  0800b2a4  0000d158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b2a4  0800b2a4  0000c2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b2a8  0800b2a8  0000c2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  0800b2ac  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d158  2**0
                  CONTENTS
 10 .bss          00001f90  20000158  20000158  0000d158  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200020e8  200020e8  0000d158  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d158  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001824c  00000000  00000000  0000d188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044a9  00000000  00000000  000253d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001368  00000000  00000000  00029880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ea2  00000000  00000000  0002abe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025bd4  00000000  00000000  0002ba8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001aca3  00000000  00000000  0005165e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cceb1  00000000  00000000  0006c301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001391b2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000059c4  00000000  00000000  001391f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  0013ebbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000158 	.word	0x20000158
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ae48 	.word	0x0800ae48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000015c 	.word	0x2000015c
 80001cc:	0800ae48 	.word	0x0800ae48

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08c      	sub	sp, #48	@ 0x30
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
 800058a:	4b72      	ldr	r3, [pc, #456]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058e:	4a71      	ldr	r2, [pc, #452]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 8000590:	f043 0310 	orr.w	r3, r3, #16
 8000594:	6313      	str	r3, [r2, #48]	@ 0x30
 8000596:	4b6f      	ldr	r3, [pc, #444]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059a:	f003 0310 	and.w	r3, r3, #16
 800059e:	61bb      	str	r3, [r7, #24]
 80005a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	617b      	str	r3, [r7, #20]
 80005a6:	4b6b      	ldr	r3, [pc, #428]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a6a      	ldr	r2, [pc, #424]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 80005ac:	f043 0304 	orr.w	r3, r3, #4
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b68      	ldr	r3, [pc, #416]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f003 0304 	and.w	r3, r3, #4
 80005ba:	617b      	str	r3, [r7, #20]
 80005bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]
 80005c2:	4b64      	ldr	r3, [pc, #400]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	4a63      	ldr	r2, [pc, #396]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 80005c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ce:	4b61      	ldr	r3, [pc, #388]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005d6:	613b      	str	r3, [r7, #16]
 80005d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	4b5d      	ldr	r3, [pc, #372]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e2:	4a5c      	ldr	r2, [pc, #368]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ea:	4b5a      	ldr	r3, [pc, #360]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	4b56      	ldr	r3, [pc, #344]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	4a55      	ldr	r2, [pc, #340]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 8000600:	f043 0302 	orr.w	r3, r3, #2
 8000604:	6313      	str	r3, [r2, #48]	@ 0x30
 8000606:	4b53      	ldr	r3, [pc, #332]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	f003 0302 	and.w	r3, r3, #2
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	4b4f      	ldr	r3, [pc, #316]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a4e      	ldr	r2, [pc, #312]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b4c      	ldr	r3, [pc, #304]	@ (8000754 <MX_GPIO_Init+0x1e4>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	2108      	movs	r1, #8
 8000632:	4849      	ldr	r0, [pc, #292]	@ (8000758 <MX_GPIO_Init+0x1e8>)
 8000634:	f001 fb5a 	bl	8001cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000638:	2201      	movs	r2, #1
 800063a:	2101      	movs	r1, #1
 800063c:	4847      	ldr	r0, [pc, #284]	@ (800075c <MX_GPIO_Init+0x1ec>)
 800063e:	f001 fb55 	bl	8001cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000642:	2200      	movs	r2, #0
 8000644:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000648:	4845      	ldr	r0, [pc, #276]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 800064a:	f001 fb4f 	bl	8001cec <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800064e:	2308      	movs	r3, #8
 8000650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000652:	2301      	movs	r3, #1
 8000654:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000656:	2300      	movs	r3, #0
 8000658:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065a:	2300      	movs	r3, #0
 800065c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800065e:	f107 031c 	add.w	r3, r7, #28
 8000662:	4619      	mov	r1, r3
 8000664:	483c      	ldr	r0, [pc, #240]	@ (8000758 <MX_GPIO_Init+0x1e8>)
 8000666:	f001 f9a5 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800066a:	2301      	movs	r3, #1
 800066c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	2301      	movs	r3, #1
 8000670:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	2300      	movs	r3, #0
 8000674:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000676:	2300      	movs	r3, #0
 8000678:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800067a:	f107 031c 	add.w	r3, r7, #28
 800067e:	4619      	mov	r1, r3
 8000680:	4836      	ldr	r0, [pc, #216]	@ (800075c <MX_GPIO_Init+0x1ec>)
 8000682:	f001 f997 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000686:	2308      	movs	r3, #8
 8000688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800068a:	2302      	movs	r3, #2
 800068c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	2300      	movs	r3, #0
 8000690:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000692:	2300      	movs	r3, #0
 8000694:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000696:	2305      	movs	r3, #5
 8000698:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 031c 	add.w	r3, r7, #28
 800069e:	4619      	mov	r1, r3
 80006a0:	482e      	ldr	r0, [pc, #184]	@ (800075c <MX_GPIO_Init+0x1ec>)
 80006a2:	f001 f987 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006a6:	2301      	movs	r3, #1
 80006a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006aa:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80006ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006b4:	f107 031c 	add.w	r3, r7, #28
 80006b8:	4619      	mov	r1, r3
 80006ba:	482a      	ldr	r0, [pc, #168]	@ (8000764 <MX_GPIO_Init+0x1f4>)
 80006bc:	f001 f97a 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80006c0:	2304      	movs	r3, #4
 80006c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006c4:	2300      	movs	r3, #0
 80006c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c8:	2300      	movs	r3, #0
 80006ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80006cc:	f107 031c 	add.w	r3, r7, #28
 80006d0:	4619      	mov	r1, r3
 80006d2:	4825      	ldr	r0, [pc, #148]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 80006d4:	f001 f96e 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80006d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006de:	2302      	movs	r3, #2
 80006e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e6:	2300      	movs	r3, #0
 80006e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006ea:	2305      	movs	r3, #5
 80006ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80006ee:	f107 031c 	add.w	r3, r7, #28
 80006f2:	4619      	mov	r1, r3
 80006f4:	481c      	ldr	r0, [pc, #112]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 80006f6:	f001 f95d 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80006fa:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80006fe:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000700:	2301      	movs	r3, #1
 8000702:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	2300      	movs	r3, #0
 8000706:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000708:	2300      	movs	r3, #0
 800070a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800070c:	f107 031c 	add.w	r3, r7, #28
 8000710:	4619      	mov	r1, r3
 8000712:	4813      	ldr	r0, [pc, #76]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000714:	f001 f94e 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000718:	2320      	movs	r3, #32
 800071a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071c:	2300      	movs	r3, #0
 800071e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000724:	f107 031c 	add.w	r3, r7, #28
 8000728:	4619      	mov	r1, r3
 800072a:	480d      	ldr	r0, [pc, #52]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 800072c:	f001 f942 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000730:	2302      	movs	r3, #2
 8000732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000734:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000738:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	2300      	movs	r3, #0
 800073c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800073e:	f107 031c 	add.w	r3, r7, #28
 8000742:	4619      	mov	r1, r3
 8000744:	4804      	ldr	r0, [pc, #16]	@ (8000758 <MX_GPIO_Init+0x1e8>)
 8000746:	f001 f935 	bl	80019b4 <HAL_GPIO_Init>

}
 800074a:	bf00      	nop
 800074c:	3730      	adds	r7, #48	@ 0x30
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	40023800 	.word	0x40023800
 8000758:	40021000 	.word	0x40021000
 800075c:	40020800 	.word	0x40020800
 8000760:	40020c00 	.word	0x40020c00
 8000764:	40020000 	.word	0x40020000
 8000768:	40020400 	.word	0x40020400

0800076c <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <MX_I2S3_Init+0x54>)
 8000772:	4a14      	ldr	r2, [pc, #80]	@ (80007c4 <MX_I2S3_Init+0x58>)
 8000774:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000776:	4b12      	ldr	r3, [pc, #72]	@ (80007c0 <MX_I2S3_Init+0x54>)
 8000778:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800077c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800077e:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <MX_I2S3_Init+0x54>)
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000784:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <MX_I2S3_Init+0x54>)
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800078a:	4b0d      	ldr	r3, [pc, #52]	@ (80007c0 <MX_I2S3_Init+0x54>)
 800078c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000790:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000792:	4b0b      	ldr	r3, [pc, #44]	@ (80007c0 <MX_I2S3_Init+0x54>)
 8000794:	4a0c      	ldr	r2, [pc, #48]	@ (80007c8 <MX_I2S3_Init+0x5c>)
 8000796:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000798:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <MX_I2S3_Init+0x54>)
 800079a:	2200      	movs	r2, #0
 800079c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800079e:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <MX_I2S3_Init+0x54>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <MX_I2S3_Init+0x54>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80007aa:	4805      	ldr	r0, [pc, #20]	@ (80007c0 <MX_I2S3_Init+0x54>)
 80007ac:	f001 fab8 	bl	8001d20 <HAL_I2S_Init>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80007b6:	f000 fc57 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	20000174 	.word	0x20000174
 80007c4:	40003c00 	.word	0x40003c00
 80007c8:	00017700 	.word	0x00017700

080007cc <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08e      	sub	sp, #56	@ 0x38
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
 80007e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4a31      	ldr	r2, [pc, #196]	@ (80008bc <HAL_I2S_MspInit+0xf0>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d15a      	bne.n	80008b2 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80007fc:	2301      	movs	r3, #1
 80007fe:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000800:	23c0      	movs	r3, #192	@ 0xc0
 8000802:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000804:	2302      	movs	r3, #2
 8000806:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	4618      	mov	r0, r3
 800080e:	f003 fe11 	bl	8004434 <HAL_RCCEx_PeriphCLKConfig>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000818:	f000 fc26 	bl	8001068 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800081c:	2300      	movs	r3, #0
 800081e:	613b      	str	r3, [r7, #16]
 8000820:	4b27      	ldr	r3, [pc, #156]	@ (80008c0 <HAL_I2S_MspInit+0xf4>)
 8000822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000824:	4a26      	ldr	r2, [pc, #152]	@ (80008c0 <HAL_I2S_MspInit+0xf4>)
 8000826:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800082a:	6413      	str	r3, [r2, #64]	@ 0x40
 800082c:	4b24      	ldr	r3, [pc, #144]	@ (80008c0 <HAL_I2S_MspInit+0xf4>)
 800082e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000830:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000834:	613b      	str	r3, [r7, #16]
 8000836:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	4b20      	ldr	r3, [pc, #128]	@ (80008c0 <HAL_I2S_MspInit+0xf4>)
 800083e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000840:	4a1f      	ldr	r2, [pc, #124]	@ (80008c0 <HAL_I2S_MspInit+0xf4>)
 8000842:	f043 0301 	orr.w	r3, r3, #1
 8000846:	6313      	str	r3, [r2, #48]	@ 0x30
 8000848:	4b1d      	ldr	r3, [pc, #116]	@ (80008c0 <HAL_I2S_MspInit+0xf4>)
 800084a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084c:	f003 0301 	and.w	r3, r3, #1
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
 8000858:	4b19      	ldr	r3, [pc, #100]	@ (80008c0 <HAL_I2S_MspInit+0xf4>)
 800085a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085c:	4a18      	ldr	r2, [pc, #96]	@ (80008c0 <HAL_I2S_MspInit+0xf4>)
 800085e:	f043 0304 	orr.w	r3, r3, #4
 8000862:	6313      	str	r3, [r2, #48]	@ 0x30
 8000864:	4b16      	ldr	r3, [pc, #88]	@ (80008c0 <HAL_I2S_MspInit+0xf4>)
 8000866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000868:	f003 0304 	and.w	r3, r3, #4
 800086c:	60bb      	str	r3, [r7, #8]
 800086e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000870:	2310      	movs	r3, #16
 8000872:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	2302      	movs	r3, #2
 8000876:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000880:	2306      	movs	r3, #6
 8000882:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000884:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000888:	4619      	mov	r1, r3
 800088a:	480e      	ldr	r0, [pc, #56]	@ (80008c4 <HAL_I2S_MspInit+0xf8>)
 800088c:	f001 f892 	bl	80019b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000890:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000894:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000896:	2302      	movs	r3, #2
 8000898:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	2300      	movs	r3, #0
 80008a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008a2:	2306      	movs	r3, #6
 80008a4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008aa:	4619      	mov	r1, r3
 80008ac:	4806      	ldr	r0, [pc, #24]	@ (80008c8 <HAL_I2S_MspInit+0xfc>)
 80008ae:	f001 f881 	bl	80019b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80008b2:	bf00      	nop
 80008b4:	3738      	adds	r7, #56	@ 0x38
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40003c00 	.word	0x40003c00
 80008c0:	40023800 	.word	0x40023800
 80008c4:	40020000 	.word	0x40020000
 80008c8:	40020800 	.word	0x40020800

080008cc <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 80008d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000940 <LoRa_SetMode+0x74>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d02b      	beq.n	8000936 <LoRa_SetMode+0x6a>
 80008de:	4b19      	ldr	r3, [pc, #100]	@ (8000944 <LoRa_SetMode+0x78>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d027      	beq.n	8000936 <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d110      	bne.n	800090e <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 80008ec:	4b14      	ldr	r3, [pc, #80]	@ (8000940 <LoRa_SetMode+0x74>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a15      	ldr	r2, [pc, #84]	@ (8000948 <LoRa_SetMode+0x7c>)
 80008f2:	8811      	ldrh	r1, [r2, #0]
 80008f4:	2201      	movs	r2, #1
 80008f6:	4618      	mov	r0, r3
 80008f8:	f001 f9f8 	bl	8001cec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 80008fc:	4b11      	ldr	r3, [pc, #68]	@ (8000944 <LoRa_SetMode+0x78>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a12      	ldr	r2, [pc, #72]	@ (800094c <LoRa_SetMode+0x80>)
 8000902:	8811      	ldrh	r1, [r2, #0]
 8000904:	2201      	movs	r2, #1
 8000906:	4618      	mov	r0, r3
 8000908:	f001 f9f0 	bl	8001cec <HAL_GPIO_WritePin>
 800090c:	e00f      	b.n	800092e <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 800090e:	4b0c      	ldr	r3, [pc, #48]	@ (8000940 <LoRa_SetMode+0x74>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a0d      	ldr	r2, [pc, #52]	@ (8000948 <LoRa_SetMode+0x7c>)
 8000914:	8811      	ldrh	r1, [r2, #0]
 8000916:	2200      	movs	r2, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f001 f9e7 	bl	8001cec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 800091e:	4b09      	ldr	r3, [pc, #36]	@ (8000944 <LoRa_SetMode+0x78>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <LoRa_SetMode+0x80>)
 8000924:	8811      	ldrh	r1, [r2, #0]
 8000926:	2200      	movs	r2, #0
 8000928:	4618      	mov	r0, r3
 800092a:	f001 f9df 	bl	8001cec <HAL_GPIO_WritePin>
    }

    HAL_Delay(50); // Wait for mode change (reduced from 100ms)
 800092e:	2032      	movs	r0, #50	@ 0x32
 8000930:	f000 fe78 	bl	8001624 <HAL_Delay>
 8000934:	e000      	b.n	8000938 <LoRa_SetMode+0x6c>
        return;
 8000936:	bf00      	nop
}
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200001c0 	.word	0x200001c0
 8000944:	200001c8 	.word	0x200001c8
 8000948:	200001c4 	.word	0x200001c4
 800094c:	200001cc 	.word	0x200001cc

08000950 <LoRa_Receiver_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Receiver_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
                        GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	60f8      	str	r0, [r7, #12]
 8000958:	60b9      	str	r1, [r7, #8]
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	4613      	mov	r3, r2
 800095e:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 8000960:	4a16      	ldr	r2, [pc, #88]	@ (80009bc <LoRa_Receiver_Init+0x6c>)
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 8000966:	4a16      	ldr	r2, [pc, #88]	@ (80009c0 <LoRa_Receiver_Init+0x70>)
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 800096c:	4a15      	ldr	r2, [pc, #84]	@ (80009c4 <LoRa_Receiver_Init+0x74>)
 800096e:	88fb      	ldrh	r3, [r7, #6]
 8000970:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 8000972:	4a15      	ldr	r2, [pc, #84]	@ (80009c8 <LoRa_Receiver_Init+0x78>)
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 8000978:	4a14      	ldr	r2, [pc, #80]	@ (80009cc <LoRa_Receiver_Init+0x7c>)
 800097a:	8b3b      	ldrh	r3, [r7, #24]
 800097c:	8013      	strh	r3, [r2, #0]

    rx_index = 0;
 800097e:	4b14      	ldr	r3, [pc, #80]	@ (80009d0 <LoRa_Receiver_Init+0x80>)
 8000980:	2200      	movs	r2, #0
 8000982:	801a      	strh	r2, [r3, #0]
    data_ready = false;
 8000984:	4b13      	ldr	r3, [pc, #76]	@ (80009d4 <LoRa_Receiver_Init+0x84>)
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]
    memset(rx_buffer, 0, LORA_RX_BUFFER_SIZE);
 800098a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800098e:	2100      	movs	r1, #0
 8000990:	4811      	ldr	r0, [pc, #68]	@ (80009d8 <LoRa_Receiver_Init+0x88>)
 8000992:	f009 f9ac 	bl	8009cee <memset>

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 8000996:	4b09      	ldr	r3, [pc, #36]	@ (80009bc <LoRa_Receiver_Init+0x6c>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d00a      	beq.n	80009b4 <LoRa_Receiver_Init+0x64>
 800099e:	4b08      	ldr	r3, [pc, #32]	@ (80009c0 <LoRa_Receiver_Init+0x70>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d006      	beq.n	80009b4 <LoRa_Receiver_Init+0x64>
 80009a6:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <LoRa_Receiver_Init+0x78>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d002      	beq.n	80009b4 <LoRa_Receiver_Init+0x64>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 80009ae:	2000      	movs	r0, #0
 80009b0:	f7ff ff8c 	bl	80008cc <LoRa_SetMode>
    }
}
 80009b4:	bf00      	nop
 80009b6:	3710      	adds	r7, #16
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	200001bc 	.word	0x200001bc
 80009c0:	200001c0 	.word	0x200001c0
 80009c4:	200001c4 	.word	0x200001c4
 80009c8:	200001c8 	.word	0x200001c8
 80009cc:	200001cc 	.word	0x200001cc
 80009d0:	200002d2 	.word	0x200002d2
 80009d4:	200002d4 	.word	0x200002d4
 80009d8:	200001d0 	.word	0x200001d0

080009dc <LoRa_Receiver_Configure>:
  * @note   MUST be called once during initialization
  * @note   Configuration MUST BE SAME as transmitter
  * @retval true if successful
  */
bool LoRa_Receiver_Configure(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
    if (huart_lora == NULL || M0_Port == NULL || M1_Port == NULL)
 80009e2:	4b20      	ldr	r3, [pc, #128]	@ (8000a64 <LoRa_Receiver_Configure+0x88>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d007      	beq.n	80009fa <LoRa_Receiver_Configure+0x1e>
 80009ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000a68 <LoRa_Receiver_Configure+0x8c>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d003      	beq.n	80009fa <LoRa_Receiver_Configure+0x1e>
 80009f2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a6c <LoRa_Receiver_Configure+0x90>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d101      	bne.n	80009fe <LoRa_Receiver_Configure+0x22>
    {
        return false;
 80009fa:	2300      	movs	r3, #0
 80009fc:	e02e      	b.n	8000a5c <LoRa_Receiver_Configure+0x80>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 80009fe:	2001      	movs	r0, #1
 8000a00:	f7ff ff64 	bl	80008cc <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000a04:	23c0      	movs	r3, #192	@ 0xc0
 8000a06:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000a08:	2300      	movs	r3, #0
 8000a0a:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000a0c:	2308      	movs	r3, #8
 8000a0e:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000a10:	2300      	movs	r3, #0
 8000a12:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000a14:	2300      	movs	r3, #0
 8000a16:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000a18:	2362      	movs	r3, #98	@ 0x62
 8000a1a:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000a1c:	23a0      	movs	r3, #160	@ 0xa0
 8000a1e:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000a20:	2317      	movs	r3, #23
 8000a22:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000a24:	2384      	movs	r3, #132	@ 0x84
 8000a26:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8000a30:	4b0c      	ldr	r3, [pc, #48]	@ (8000a64 <LoRa_Receiver_Configure+0x88>)
 8000a32:	6818      	ldr	r0, [r3, #0]
 8000a34:	1d39      	adds	r1, r7, #4
 8000a36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a3a:	220b      	movs	r2, #11
 8000a3c:	f003 ff15 	bl	800486a <HAL_UART_Transmit>
 8000a40:	4603      	mov	r3, r0
 8000a42:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100); // Wait for configuration to be written (reduced from 200ms)
 8000a44:	2064      	movs	r0, #100	@ 0x64
 8000a46:	f000 fded 	bl	8001624 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000a4a:	2000      	movs	r0, #0
 8000a4c:	f7ff ff3e 	bl	80008cc <LoRa_SetMode>

    return (status == HAL_OK);
 8000a50:	7bfb      	ldrb	r3, [r7, #15]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	bf0c      	ite	eq
 8000a56:	2301      	moveq	r3, #1
 8000a58:	2300      	movne	r3, #0
 8000a5a:	b2db      	uxtb	r3, r3
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3710      	adds	r7, #16
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	200001bc 	.word	0x200001bc
 8000a68:	200001c0 	.word	0x200001c0
 8000a6c:	200001c8 	.word	0x200001c8

08000a70 <LoRa_Receiver_StartListening>:
/**
  * @brief  Start listening for LoRa data (using interrupt)
  * @retval None
  */
void LoRa_Receiver_StartListening(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
    if (huart_lora != NULL)
 8000a74:	4b06      	ldr	r3, [pc, #24]	@ (8000a90 <LoRa_Receiver_StartListening+0x20>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d006      	beq.n	8000a8a <LoRa_Receiver_StartListening+0x1a>
    {
        // Start receiving data in interrupt mode (one byte at a time)
        HAL_UART_Receive_IT(huart_lora, &rx_data, 1);
 8000a7c:	4b04      	ldr	r3, [pc, #16]	@ (8000a90 <LoRa_Receiver_StartListening+0x20>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	2201      	movs	r2, #1
 8000a82:	4904      	ldr	r1, [pc, #16]	@ (8000a94 <LoRa_Receiver_StartListening+0x24>)
 8000a84:	4618      	mov	r0, r3
 8000a86:	f003 ff7b 	bl	8004980 <HAL_UART_Receive_IT>
    }
}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	200001bc 	.word	0x200001bc
 8000a94:	200002d0 	.word	0x200002d0

08000a98 <LoRa_Receiver_IsDataAvailable>:
/**
  * @brief  Check if data is available
  * @retval true if data is ready, false otherwise
  */
bool LoRa_Receiver_IsDataAvailable(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
    return data_ready;
 8000a9c:	4b03      	ldr	r3, [pc, #12]	@ (8000aac <LoRa_Receiver_IsDataAvailable+0x14>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	b2db      	uxtb	r3, r3
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr
 8000aac:	200002d4 	.word	0x200002d4

08000ab0 <LoRa_Receiver_GetData>:
  * @brief  Get received data
  * @param  data: pointer to LoRa_ReceivedData_t structure
  * @retval true if successful, false otherwise
  */
bool LoRa_Receiver_GetData(LoRa_ReceivedData_t *data)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
    if (!data_ready || data == NULL)
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <LoRa_Receiver_GetData+0x3c>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	f083 0301 	eor.w	r3, r3, #1
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d102      	bne.n	8000ace <LoRa_Receiver_GetData+0x1e>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d101      	bne.n	8000ad2 <LoRa_Receiver_GetData+0x22>
    {
        return false;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e008      	b.n	8000ae4 <LoRa_Receiver_GetData+0x34>
    }

    // Copy data
    memcpy(data, &received_data, sizeof(LoRa_ReceivedData_t));
 8000ad2:	221a      	movs	r2, #26
 8000ad4:	4906      	ldr	r1, [pc, #24]	@ (8000af0 <LoRa_Receiver_GetData+0x40>)
 8000ad6:	6878      	ldr	r0, [r7, #4]
 8000ad8:	f009 f9e1 	bl	8009e9e <memcpy>

    // Reset flag
    data_ready = false;
 8000adc:	4b03      	ldr	r3, [pc, #12]	@ (8000aec <LoRa_Receiver_GetData+0x3c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]

    return true;
 8000ae2:	2301      	movs	r3, #1
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	200002d4 	.word	0x200002d4
 8000af0:	200002d8 	.word	0x200002d8

08000af4 <LoRa_Receiver_IRQHandler>:
  * @brief  UART receive complete callback (called by HAL)
  * @note   This function should be called from HAL_UART_RxCpltCallback
  * @retval None
  */
void LoRa_Receiver_IRQHandler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
    if (huart_lora == NULL)
 8000af8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b70 <LoRa_Receiver_IRQHandler+0x7c>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d034      	beq.n	8000b6a <LoRa_Receiver_IRQHandler+0x76>
    {
        return;
    }

    // Store received byte
    rx_buffer[rx_index++] = rx_data;
 8000b00:	4b1c      	ldr	r3, [pc, #112]	@ (8000b74 <LoRa_Receiver_IRQHandler+0x80>)
 8000b02:	881b      	ldrh	r3, [r3, #0]
 8000b04:	b29b      	uxth	r3, r3
 8000b06:	1c5a      	adds	r2, r3, #1
 8000b08:	b291      	uxth	r1, r2
 8000b0a:	4a1a      	ldr	r2, [pc, #104]	@ (8000b74 <LoRa_Receiver_IRQHandler+0x80>)
 8000b0c:	8011      	strh	r1, [r2, #0]
 8000b0e:	461a      	mov	r2, r3
 8000b10:	4b19      	ldr	r3, [pc, #100]	@ (8000b78 <LoRa_Receiver_IRQHandler+0x84>)
 8000b12:	7819      	ldrb	r1, [r3, #0]
 8000b14:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <LoRa_Receiver_IRQHandler+0x88>)
 8000b16:	5499      	strb	r1, [r3, r2]

    // Check for end of line (CSV format ends with \n)
    if (rx_data == '\n' || rx_index >= LORA_RX_BUFFER_SIZE - 1)
 8000b18:	4b17      	ldr	r3, [pc, #92]	@ (8000b78 <LoRa_Receiver_IRQHandler+0x84>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b0a      	cmp	r3, #10
 8000b1e:	d004      	beq.n	8000b2a <LoRa_Receiver_IRQHandler+0x36>
 8000b20:	4b14      	ldr	r3, [pc, #80]	@ (8000b74 <LoRa_Receiver_IRQHandler+0x80>)
 8000b22:	881b      	ldrh	r3, [r3, #0]
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	2bfe      	cmp	r3, #254	@ 0xfe
 8000b28:	d917      	bls.n	8000b5a <LoRa_Receiver_IRQHandler+0x66>
    {
        // Null-terminate the string
        rx_buffer[rx_index] = '\0';
 8000b2a:	4b12      	ldr	r3, [pc, #72]	@ (8000b74 <LoRa_Receiver_IRQHandler+0x80>)
 8000b2c:	881b      	ldrh	r3, [r3, #0]
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	461a      	mov	r2, r3
 8000b32:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <LoRa_Receiver_IRQHandler+0x88>)
 8000b34:	2100      	movs	r1, #0
 8000b36:	5499      	strb	r1, [r3, r2]

        // Parse CSV data immediately (no delay)
        if (rx_index > 10) // Valid data check (minimal length)
 8000b38:	4b0e      	ldr	r3, [pc, #56]	@ (8000b74 <LoRa_Receiver_IRQHandler+0x80>)
 8000b3a:	881b      	ldrh	r3, [r3, #0]
 8000b3c:	b29b      	uxth	r3, r3
 8000b3e:	2b0a      	cmp	r3, #10
 8000b40:	d908      	bls.n	8000b54 <LoRa_Receiver_IRQHandler+0x60>
        {
            if (LoRa_ParseCSV((char*)rx_buffer))
 8000b42:	480e      	ldr	r0, [pc, #56]	@ (8000b7c <LoRa_Receiver_IRQHandler+0x88>)
 8000b44:	f000 f81e 	bl	8000b84 <LoRa_ParseCSV>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d002      	beq.n	8000b54 <LoRa_Receiver_IRQHandler+0x60>
            {
                data_ready = true;
 8000b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b80 <LoRa_Receiver_IRQHandler+0x8c>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	701a      	strb	r2, [r3, #0]
            }
        }

        // Reset buffer index
        rx_index = 0;
 8000b54:	4b07      	ldr	r3, [pc, #28]	@ (8000b74 <LoRa_Receiver_IRQHandler+0x80>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	801a      	strh	r2, [r3, #0]
    }

    // Continue receiving next byte immediately
    HAL_UART_Receive_IT(huart_lora, &rx_data, 1);
 8000b5a:	4b05      	ldr	r3, [pc, #20]	@ (8000b70 <LoRa_Receiver_IRQHandler+0x7c>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	2201      	movs	r2, #1
 8000b60:	4905      	ldr	r1, [pc, #20]	@ (8000b78 <LoRa_Receiver_IRQHandler+0x84>)
 8000b62:	4618      	mov	r0, r3
 8000b64:	f003 ff0c 	bl	8004980 <HAL_UART_Receive_IT>
 8000b68:	e000      	b.n	8000b6c <LoRa_Receiver_IRQHandler+0x78>
        return;
 8000b6a:	bf00      	nop
}
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	200001bc 	.word	0x200001bc
 8000b74:	200002d2 	.word	0x200002d2
 8000b78:	200002d0 	.word	0x200002d0
 8000b7c:	200001d0 	.word	0x200001d0
 8000b80:	200002d4 	.word	0x200002d4

08000b84 <LoRa_ParseCSV>:
  * @brief  Parse CSV string and extract data
  * @param  buffer: CSV string buffer
  * @retval true if successful, false otherwise
  */
static bool LoRa_ParseCSV(char *buffer)
{
 8000b84:	b590      	push	{r4, r7, lr}
 8000b86:	b099      	sub	sp, #100	@ 0x64
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
    if (buffer == NULL)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d101      	bne.n	8000b96 <LoRa_ParseCSV+0x12>
    {
        return false;
 8000b92:	2300      	movs	r3, #0
 8000b94:	e070      	b.n	8000c78 <LoRa_ParseCSV+0xf4>
    }

    // Temporary storage for parsed values (19 fields now)
    int values[19];
    int count = 0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
    char *token;

    // Parse CSV using strtok
    token = strtok(buffer, ",\r\n");
 8000b9a:	4939      	ldr	r1, [pc, #228]	@ (8000c80 <LoRa_ParseCSV+0xfc>)
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f009 f8af 	bl	8009d00 <strtok>
 8000ba2:	65b8      	str	r0, [r7, #88]	@ 0x58
    while (token != NULL && count < 19)
 8000ba4:	e010      	b.n	8000bc8 <LoRa_ParseCSV+0x44>
    {
        values[count++] = atoi(token);
 8000ba6:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8000ba8:	1c63      	adds	r3, r4, #1
 8000baa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000bac:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8000bae:	f008 fedd 	bl	800996c <atoi>
 8000bb2:	4602      	mov	r2, r0
 8000bb4:	00a3      	lsls	r3, r4, #2
 8000bb6:	3360      	adds	r3, #96	@ 0x60
 8000bb8:	443b      	add	r3, r7
 8000bba:	f843 2c54 	str.w	r2, [r3, #-84]
        token = strtok(NULL, ",\r\n");
 8000bbe:	4930      	ldr	r1, [pc, #192]	@ (8000c80 <LoRa_ParseCSV+0xfc>)
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f009 f89d 	bl	8009d00 <strtok>
 8000bc6:	65b8      	str	r0, [r7, #88]	@ 0x58
    while (token != NULL && count < 19)
 8000bc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d002      	beq.n	8000bd4 <LoRa_ParseCSV+0x50>
 8000bce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000bd0:	2b12      	cmp	r3, #18
 8000bd2:	dde8      	ble.n	8000ba6 <LoRa_ParseCSV+0x22>
    }

    // Check if we got all 19 values
    if (count != 19)
 8000bd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000bd6:	2b13      	cmp	r3, #19
 8000bd8:	d001      	beq.n	8000bde <LoRa_ParseCSV+0x5a>
    {
        return false;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	e04c      	b.n	8000c78 <LoRa_ParseCSV+0xf4>
    }

    // Store parsed data
    received_data.joy_left_x = (uint16_t)values[0];
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	b29a      	uxth	r2, r3
 8000be2:	4b28      	ldr	r3, [pc, #160]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000be4:	801a      	strh	r2, [r3, #0]
    received_data.joy_left_y = (uint16_t)values[1];
 8000be6:	693b      	ldr	r3, [r7, #16]
 8000be8:	b29a      	uxth	r2, r3
 8000bea:	4b26      	ldr	r3, [pc, #152]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000bec:	805a      	strh	r2, [r3, #2]
    received_data.joy_left_btn1 = (uint8_t)values[2];
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	b2da      	uxtb	r2, r3
 8000bf2:	4b24      	ldr	r3, [pc, #144]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000bf4:	711a      	strb	r2, [r3, #4]
    received_data.joy_left_btn2 = (uint8_t)values[3];
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	4b22      	ldr	r3, [pc, #136]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000bfc:	715a      	strb	r2, [r3, #5]
    received_data.joy_right_x = (uint16_t)values[4];
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	b29a      	uxth	r2, r3
 8000c02:	4b20      	ldr	r3, [pc, #128]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c04:	80da      	strh	r2, [r3, #6]
    received_data.joy_right_y = (uint16_t)values[5];
 8000c06:	6a3b      	ldr	r3, [r7, #32]
 8000c08:	b29a      	uxth	r2, r3
 8000c0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c0c:	811a      	strh	r2, [r3, #8]
    received_data.joy_right_btn1 = (uint8_t)values[6];
 8000c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	4b1c      	ldr	r3, [pc, #112]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c14:	729a      	strb	r2, [r3, #10]
    received_data.joy_right_btn2 = (uint8_t)values[7];
 8000c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c1c:	72da      	strb	r2, [r3, #11]
    received_data.s0 = (uint8_t)values[8];
 8000c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c20:	b2da      	uxtb	r2, r3
 8000c22:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c24:	731a      	strb	r2, [r3, #12]
    received_data.s1_1 = (uint8_t)values[9];
 8000c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	4b16      	ldr	r3, [pc, #88]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c2c:	735a      	strb	r2, [r3, #13]
    received_data.s1_2 = (uint8_t)values[10];
 8000c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c30:	b2da      	uxtb	r2, r3
 8000c32:	4b14      	ldr	r3, [pc, #80]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c34:	739a      	strb	r2, [r3, #14]
    received_data.s2_1 = (uint8_t)values[11];
 8000c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c38:	b2da      	uxtb	r2, r3
 8000c3a:	4b12      	ldr	r3, [pc, #72]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c3c:	73da      	strb	r2, [r3, #15]
    received_data.s2_2 = (uint8_t)values[12];
 8000c3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c40:	b2da      	uxtb	r2, r3
 8000c42:	4b10      	ldr	r3, [pc, #64]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c44:	741a      	strb	r2, [r3, #16]
    received_data.s4_1 = (uint8_t)values[13];
 8000c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c48:	b2da      	uxtb	r2, r3
 8000c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c4c:	745a      	strb	r2, [r3, #17]
    received_data.s4_2 = (uint8_t)values[14];
 8000c4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	4b0c      	ldr	r3, [pc, #48]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c54:	749a      	strb	r2, [r3, #18]
    received_data.s5_1 = (uint8_t)values[15];
 8000c56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c58:	b2da      	uxtb	r2, r3
 8000c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c5c:	74da      	strb	r2, [r3, #19]
    received_data.s5_2 = (uint8_t)values[16];
 8000c5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	4b08      	ldr	r3, [pc, #32]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c64:	751a      	strb	r2, [r3, #20]
    received_data.r1 = (uint16_t)values[17];
 8000c66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c68:	b29a      	uxth	r2, r3
 8000c6a:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c6c:	82da      	strh	r2, [r3, #22]
    received_data.r8 = (uint16_t)values[18];
 8000c6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c70:	b29a      	uxth	r2, r3
 8000c72:	4b04      	ldr	r3, [pc, #16]	@ (8000c84 <LoRa_ParseCSV+0x100>)
 8000c74:	831a      	strh	r2, [r3, #24]

    return true;
 8000c76:	2301      	movs	r3, #1
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3764      	adds	r7, #100	@ 0x64
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd90      	pop	{r4, r7, pc}
 8000c80:	0800ae60 	.word	0x0800ae60
 8000c84:	200002d8 	.word	0x200002d8

08000c88 <HAL_UART_RxCpltCallback>:
  * @brief  UART receive complete callback
  * @param  huart: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a04      	ldr	r2, [pc, #16]	@ (8000ca8 <HAL_UART_RxCpltCallback+0x20>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d101      	bne.n	8000c9e <HAL_UART_RxCpltCallback+0x16>
    {
        LoRa_Receiver_IRQHandler();
 8000c9a:	f7ff ff2b 	bl	8000af4 <LoRa_Receiver_IRQHandler>
    }
}
 8000c9e:	bf00      	nop
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40011000 	.word	0x40011000

08000cac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cae:	b0e1      	sub	sp, #388	@ 0x184
 8000cb0:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cb2:	f000 fc45 	bl	8001540 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cb6:	f000 f96d 	bl	8000f94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cba:	f7ff fc59 	bl	8000570 <MX_GPIO_Init>
  MX_I2S3_Init();
 8000cbe:	f7ff fd55 	bl	800076c <MX_I2S3_Init>
  MX_SPI1_Init();
 8000cc2:	f000 f9d7 	bl	8001074 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000cc6:	f000 fb97 	bl	80013f8 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000cca:	f008 f927 	bl	8008f1c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // Initialize M0 and M1 pins for LoRa configuration
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cce:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
 8000cdc:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;  // PE4=M0, PE5=M1
 8000cde:	2330      	movs	r3, #48	@ 0x30
 8000ce0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cf6:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4897      	ldr	r0, [pc, #604]	@ (8000f5c <main+0x2b0>)
 8000cfe:	f000 fe59 	bl	80019b4 <HAL_GPIO_Init>

  // Initialize LoRa receiver
  LoRa_Receiver_Init(&huart1, GPIOE, GPIO_PIN_4, GPIOE, GPIO_PIN_5);
 8000d02:	2320      	movs	r3, #32
 8000d04:	9300      	str	r3, [sp, #0]
 8000d06:	4b95      	ldr	r3, [pc, #596]	@ (8000f5c <main+0x2b0>)
 8000d08:	2210      	movs	r2, #16
 8000d0a:	4994      	ldr	r1, [pc, #592]	@ (8000f5c <main+0x2b0>)
 8000d0c:	4894      	ldr	r0, [pc, #592]	@ (8000f60 <main+0x2b4>)
 8000d0e:	f7ff fe1f 	bl	8000950 <LoRa_Receiver_Init>

  // Wait for USB to be ready (reduced from 2000ms)
  HAL_Delay(1000);
 8000d12:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d16:	f000 fc85 	bl	8001624 <HAL_Delay>

  // Send startup message to USB
  char *startup_msg = "\r\n=================================\r\n";
 8000d1a:	4b92      	ldr	r3, [pc, #584]	@ (8000f64 <main+0x2b8>)
 8000d1c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  CDC_Transmit_FS((uint8_t*)startup_msg, strlen(startup_msg));
 8000d20:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8000d24:	f7ff fa54 	bl	80001d0 <strlen>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	b29b      	uxth	r3, r3
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8000d32:	f008 f9b1 	bl	8009098 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000d36:	2014      	movs	r0, #20
 8000d38:	f000 fc74 	bl	8001624 <HAL_Delay>

  char *title_msg = "   LoRa Receiver Started\r\n";
 8000d3c:	4b8a      	ldr	r3, [pc, #552]	@ (8000f68 <main+0x2bc>)
 8000d3e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  CDC_Transmit_FS((uint8_t*)title_msg, strlen(title_msg));
 8000d42:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8000d46:	f7ff fa43 	bl	80001d0 <strlen>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8000d54:	f008 f9a0 	bl	8009098 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000d58:	2014      	movs	r0, #20
 8000d5a:	f000 fc63 	bl	8001624 <HAL_Delay>

  char *port_msg = "   STM32F401CCU6 - UART1\r\n";
 8000d5e:	4b83      	ldr	r3, [pc, #524]	@ (8000f6c <main+0x2c0>)
 8000d60:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  CDC_Transmit_FS((uint8_t*)port_msg, strlen(port_msg));
 8000d64:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8000d68:	f7ff fa32 	bl	80001d0 <strlen>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	4619      	mov	r1, r3
 8000d72:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8000d76:	f008 f98f 	bl	8009098 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000d7a:	2014      	movs	r0, #20
 8000d7c:	f000 fc52 	bl	8001624 <HAL_Delay>

  char *pin_msg = "   RX: PA10 | TX: PA9\r\n";
 8000d80:	4b7b      	ldr	r3, [pc, #492]	@ (8000f70 <main+0x2c4>)
 8000d82:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  CDC_Transmit_FS((uint8_t*)pin_msg, strlen(pin_msg));
 8000d86:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8000d8a:	f7ff fa21 	bl	80001d0 <strlen>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	4619      	mov	r1, r3
 8000d94:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8000d98:	f008 f97e 	bl	8009098 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000d9c:	2014      	movs	r0, #20
 8000d9e:	f000 fc41 	bl	8001624 <HAL_Delay>

  char *end_msg = "=================================\r\n\r\n";
 8000da2:	4b74      	ldr	r3, [pc, #464]	@ (8000f74 <main+0x2c8>)
 8000da4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  CDC_Transmit_FS((uint8_t*)end_msg, strlen(end_msg));
 8000da8:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000dac:	f7ff fa10 	bl	80001d0 <strlen>
 8000db0:	4603      	mov	r3, r0
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	4619      	mov	r1, r3
 8000db6:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000dba:	f008 f96d 	bl	8009098 <CDC_Transmit_FS>
  HAL_Delay(50);
 8000dbe:	2032      	movs	r0, #50	@ 0x32
 8000dc0:	f000 fc30 	bl	8001624 <HAL_Delay>

  // Configure LoRa module
  char *config_msg = "Configuring LoRa...\r\n";
 8000dc4:	4b6c      	ldr	r3, [pc, #432]	@ (8000f78 <main+0x2cc>)
 8000dc6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  CDC_Transmit_FS((uint8_t*)config_msg, strlen(config_msg));
 8000dca:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000dce:	f7ff f9ff 	bl	80001d0 <strlen>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000ddc:	f008 f95c 	bl	8009098 <CDC_Transmit_FS>

  if (LoRa_Receiver_Configure())
 8000de0:	f7ff fdfc 	bl	80009dc <LoRa_Receiver_Configure>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d00e      	beq.n	8000e08 <main+0x15c>
  {
      char *success_msg = "LoRa configured successfully!\r\n\r\n";
 8000dea:	4b64      	ldr	r3, [pc, #400]	@ (8000f7c <main+0x2d0>)
 8000dec:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
      CDC_Transmit_FS((uint8_t*)success_msg, strlen(success_msg));
 8000df0:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8000df4:	f7ff f9ec 	bl	80001d0 <strlen>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8000e02:	f008 f949 	bl	8009098 <CDC_Transmit_FS>
 8000e06:	e00d      	b.n	8000e24 <main+0x178>
  }
  else
  {
      char *fail_msg = "LoRa configuration failed!\r\n\r\n";
 8000e08:	4b5d      	ldr	r3, [pc, #372]	@ (8000f80 <main+0x2d4>)
 8000e0a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
      CDC_Transmit_FS((uint8_t*)fail_msg, strlen(fail_msg));
 8000e0e:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8000e12:	f7ff f9dd 	bl	80001d0 <strlen>
 8000e16:	4603      	mov	r3, r0
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8000e20:	f008 f93a 	bl	8009098 <CDC_Transmit_FS>
  }

  HAL_Delay(50);
 8000e24:	2032      	movs	r0, #50	@ 0x32
 8000e26:	f000 fbfd 	bl	8001624 <HAL_Delay>

  // Send CSV header (19 fields now)
  char *csv_header = "joy_left_x,joy_left_y,joy_left_btn1,joy_left_btn2,joy_right_x,joy_right_y,joy_right_btn1,joy_right_btn2,s0,s1_1,s1_2,s2_1,s2_2,s4_1,s4_2,s5_1,s5_2,r1,r8\r\n";
 8000e2a:	4b56      	ldr	r3, [pc, #344]	@ (8000f84 <main+0x2d8>)
 8000e2c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  CDC_Transmit_FS((uint8_t*)csv_header, strlen(csv_header));
 8000e30:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000e34:	f7ff f9cc 	bl	80001d0 <strlen>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000e42:	f008 f929 	bl	8009098 <CDC_Transmit_FS>

  HAL_Delay(50);
 8000e46:	2032      	movs	r0, #50	@ 0x32
 8000e48:	f000 fbec 	bl	8001624 <HAL_Delay>

  char *waiting_msg = "Waiting for LoRa data...\r\n\r\n";
 8000e4c:	4b4e      	ldr	r3, [pc, #312]	@ (8000f88 <main+0x2dc>)
 8000e4e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  CDC_Transmit_FS((uint8_t*)waiting_msg, strlen(waiting_msg));
 8000e52:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000e56:	f7ff f9bb 	bl	80001d0 <strlen>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	4619      	mov	r1, r3
 8000e60:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000e64:	f008 f918 	bl	8009098 <CDC_Transmit_FS>
  HAL_Delay(50);
 8000e68:	2032      	movs	r0, #50	@ 0x32
 8000e6a:	f000 fbdb 	bl	8001624 <HAL_Delay>

  // Start listening for LoRa data
  LoRa_Receiver_StartListening();
 8000e6e:	f7ff fdff 	bl	8000a70 <LoRa_Receiver_StartListening>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Check if new data is available
    if (LoRa_Receiver_IsDataAvailable())
 8000e72:	f7ff fe11 	bl	8000a98 <LoRa_Receiver_IsDataAvailable>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d0fa      	beq.n	8000e72 <main+0x1c6>
    {
      // Get received data
      if (LoRa_Receiver_GetData(&lora_data))
 8000e7c:	4843      	ldr	r0, [pc, #268]	@ (8000f8c <main+0x2e0>)
 8000e7e:	f7ff fe17 	bl	8000ab0 <LoRa_Receiver_GetData>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d0f4      	beq.n	8000e72 <main+0x1c6>
      {
        // Format CSV string (19 fields)
        char csv_buffer[200];
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
                           "%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d\r\n",
                           lora_data.joy_left_x,
 8000e88:	4b40      	ldr	r3, [pc, #256]	@ (8000f8c <main+0x2e0>)
 8000e8a:	881b      	ldrh	r3, [r3, #0]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000e8c:	469c      	mov	ip, r3
                           lora_data.joy_left_y,
 8000e8e:	4b3f      	ldr	r3, [pc, #252]	@ (8000f8c <main+0x2e0>)
 8000e90:	885b      	ldrh	r3, [r3, #2]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
                           lora_data.joy_left_btn1,
 8000e94:	4b3d      	ldr	r3, [pc, #244]	@ (8000f8c <main+0x2e0>)
 8000e96:	791b      	ldrb	r3, [r3, #4]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000e98:	62bb      	str	r3, [r7, #40]	@ 0x28
                           lora_data.joy_left_btn2,
 8000e9a:	4b3c      	ldr	r3, [pc, #240]	@ (8000f8c <main+0x2e0>)
 8000e9c:	795b      	ldrb	r3, [r3, #5]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000e9e:	627b      	str	r3, [r7, #36]	@ 0x24
                           lora_data.joy_right_x,
 8000ea0:	4b3a      	ldr	r3, [pc, #232]	@ (8000f8c <main+0x2e0>)
 8000ea2:	88db      	ldrh	r3, [r3, #6]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ea4:	623b      	str	r3, [r7, #32]
                           lora_data.joy_right_y,
 8000ea6:	4b39      	ldr	r3, [pc, #228]	@ (8000f8c <main+0x2e0>)
 8000ea8:	891b      	ldrh	r3, [r3, #8]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000eaa:	61fb      	str	r3, [r7, #28]
                           lora_data.joy_right_btn1,
 8000eac:	4b37      	ldr	r3, [pc, #220]	@ (8000f8c <main+0x2e0>)
 8000eae:	7a9b      	ldrb	r3, [r3, #10]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000eb0:	61bb      	str	r3, [r7, #24]
                           lora_data.joy_right_btn2,
 8000eb2:	4b36      	ldr	r3, [pc, #216]	@ (8000f8c <main+0x2e0>)
 8000eb4:	7adb      	ldrb	r3, [r3, #11]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000eb6:	617b      	str	r3, [r7, #20]
                           lora_data.s0,
 8000eb8:	4b34      	ldr	r3, [pc, #208]	@ (8000f8c <main+0x2e0>)
 8000eba:	7b1b      	ldrb	r3, [r3, #12]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ebc:	613b      	str	r3, [r7, #16]
                           lora_data.s1_1,
 8000ebe:	4b33      	ldr	r3, [pc, #204]	@ (8000f8c <main+0x2e0>)
 8000ec0:	7b5b      	ldrb	r3, [r3, #13]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ec2:	60fb      	str	r3, [r7, #12]
                           lora_data.s1_2,
 8000ec4:	4b31      	ldr	r3, [pc, #196]	@ (8000f8c <main+0x2e0>)
 8000ec6:	7b9b      	ldrb	r3, [r3, #14]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ec8:	60bb      	str	r3, [r7, #8]
                           lora_data.s2_1,
 8000eca:	4b30      	ldr	r3, [pc, #192]	@ (8000f8c <main+0x2e0>)
 8000ecc:	7bdb      	ldrb	r3, [r3, #15]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ece:	607b      	str	r3, [r7, #4]
                           lora_data.s2_2,
 8000ed0:	4b2e      	ldr	r3, [pc, #184]	@ (8000f8c <main+0x2e0>)
 8000ed2:	7c1b      	ldrb	r3, [r3, #16]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ed4:	603b      	str	r3, [r7, #0]
                           lora_data.s4_1,
 8000ed6:	4b2d      	ldr	r3, [pc, #180]	@ (8000f8c <main+0x2e0>)
 8000ed8:	7c5b      	ldrb	r3, [r3, #17]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000eda:	461e      	mov	r6, r3
                           lora_data.s4_2,
 8000edc:	4b2b      	ldr	r3, [pc, #172]	@ (8000f8c <main+0x2e0>)
 8000ede:	7c9b      	ldrb	r3, [r3, #18]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ee0:	461d      	mov	r5, r3
                           lora_data.s5_1,
 8000ee2:	4b2a      	ldr	r3, [pc, #168]	@ (8000f8c <main+0x2e0>)
 8000ee4:	7cdb      	ldrb	r3, [r3, #19]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ee6:	461c      	mov	r4, r3
                           lora_data.s5_2,
 8000ee8:	4b28      	ldr	r3, [pc, #160]	@ (8000f8c <main+0x2e0>)
 8000eea:	7d1b      	ldrb	r3, [r3, #20]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000eec:	4619      	mov	r1, r3
                           lora_data.r1,
 8000eee:	4b27      	ldr	r3, [pc, #156]	@ (8000f8c <main+0x2e0>)
 8000ef0:	8adb      	ldrh	r3, [r3, #22]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ef2:	461a      	mov	r2, r3
                           lora_data.r8);
 8000ef4:	4b25      	ldr	r3, [pc, #148]	@ (8000f8c <main+0x2e0>)
 8000ef6:	8b1b      	ldrh	r3, [r3, #24]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ef8:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8000efc:	9311      	str	r3, [sp, #68]	@ 0x44
 8000efe:	9210      	str	r2, [sp, #64]	@ 0x40
 8000f00:	910f      	str	r1, [sp, #60]	@ 0x3c
 8000f02:	940e      	str	r4, [sp, #56]	@ 0x38
 8000f04:	950d      	str	r5, [sp, #52]	@ 0x34
 8000f06:	960c      	str	r6, [sp, #48]	@ 0x30
 8000f08:	683a      	ldr	r2, [r7, #0]
 8000f0a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8000f0c:	687a      	ldr	r2, [r7, #4]
 8000f0e:	920a      	str	r2, [sp, #40]	@ 0x28
 8000f10:	68ba      	ldr	r2, [r7, #8]
 8000f12:	9209      	str	r2, [sp, #36]	@ 0x24
 8000f14:	68fa      	ldr	r2, [r7, #12]
 8000f16:	9208      	str	r2, [sp, #32]
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	9207      	str	r2, [sp, #28]
 8000f1c:	697a      	ldr	r2, [r7, #20]
 8000f1e:	9206      	str	r2, [sp, #24]
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	9205      	str	r2, [sp, #20]
 8000f24:	69fa      	ldr	r2, [r7, #28]
 8000f26:	9204      	str	r2, [sp, #16]
 8000f28:	6a3a      	ldr	r2, [r7, #32]
 8000f2a:	9203      	str	r2, [sp, #12]
 8000f2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f2e:	9202      	str	r2, [sp, #8]
 8000f30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f32:	9201      	str	r2, [sp, #4]
 8000f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	4663      	mov	r3, ip
 8000f3a:	4a15      	ldr	r2, [pc, #84]	@ (8000f90 <main+0x2e4>)
 8000f3c:	21c8      	movs	r1, #200	@ 0xc8
 8000f3e:	f008 fe5f 	bl	8009c00 <sniprintf>
 8000f42:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c

        // Forward to USB CDC (non-blocking, will drop if busy)
        CDC_Transmit_FS((uint8_t*)csv_buffer, len);
 8000f46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f50:	4611      	mov	r1, r2
 8000f52:	4618      	mov	r0, r3
 8000f54:	f008 f8a0 	bl	8009098 <CDC_Transmit_FS>
    if (LoRa_Receiver_IsDataAvailable())
 8000f58:	e78b      	b.n	8000e72 <main+0x1c6>
 8000f5a:	bf00      	nop
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	2000036c 	.word	0x2000036c
 8000f64:	0800ae64 	.word	0x0800ae64
 8000f68:	0800ae8c 	.word	0x0800ae8c
 8000f6c:	0800aea8 	.word	0x0800aea8
 8000f70:	0800aec4 	.word	0x0800aec4
 8000f74:	0800aedc 	.word	0x0800aedc
 8000f78:	0800af04 	.word	0x0800af04
 8000f7c:	0800af1c 	.word	0x0800af1c
 8000f80:	0800af40 	.word	0x0800af40
 8000f84:	0800af60 	.word	0x0800af60
 8000f88:	0800affc 	.word	0x0800affc
 8000f8c:	200002f4 	.word	0x200002f4
 8000f90:	0800b01c 	.word	0x0800b01c

08000f94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b094      	sub	sp, #80	@ 0x50
 8000f98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f9a:	f107 0320 	add.w	r3, r7, #32
 8000f9e:	2230      	movs	r2, #48	@ 0x30
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f008 fea3 	bl	8009cee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	4b28      	ldr	r3, [pc, #160]	@ (8001060 <SystemClock_Config+0xcc>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc0:	4a27      	ldr	r2, [pc, #156]	@ (8001060 <SystemClock_Config+0xcc>)
 8000fc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fc8:	4b25      	ldr	r3, [pc, #148]	@ (8001060 <SystemClock_Config+0xcc>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	4b22      	ldr	r3, [pc, #136]	@ (8001064 <SystemClock_Config+0xd0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a21      	ldr	r2, [pc, #132]	@ (8001064 <SystemClock_Config+0xd0>)
 8000fde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fe2:	6013      	str	r3, [r2, #0]
 8000fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8001064 <SystemClock_Config+0xd0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ff4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ffe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001002:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001004:	2308      	movs	r3, #8
 8001006:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001008:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800100c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800100e:	2302      	movs	r3, #2
 8001010:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001012:	2307      	movs	r3, #7
 8001014:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001016:	f107 0320 	add.w	r3, r7, #32
 800101a:	4618      	mov	r0, r3
 800101c:	f002 fd72 	bl	8003b04 <HAL_RCC_OscConfig>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001026:	f000 f81f 	bl	8001068 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800102a:	230f      	movs	r3, #15
 800102c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102e:	2302      	movs	r3, #2
 8001030:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001036:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800103a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800103c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001040:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	2105      	movs	r1, #5
 8001048:	4618      	mov	r0, r3
 800104a:	f002 ffd3 	bl	8003ff4 <HAL_RCC_ClockConfig>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001054:	f000 f808 	bl	8001068 <Error_Handler>
  }
}
 8001058:	bf00      	nop
 800105a:	3750      	adds	r7, #80	@ 0x50
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40023800 	.word	0x40023800
 8001064:	40007000 	.word	0x40007000

08001068 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800106c:	b672      	cpsid	i
}
 800106e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001070:	bf00      	nop
 8001072:	e7fd      	b.n	8001070 <Error_Handler+0x8>

08001074 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001078:	4b17      	ldr	r3, [pc, #92]	@ (80010d8 <MX_SPI1_Init+0x64>)
 800107a:	4a18      	ldr	r2, [pc, #96]	@ (80010dc <MX_SPI1_Init+0x68>)
 800107c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800107e:	4b16      	ldr	r3, [pc, #88]	@ (80010d8 <MX_SPI1_Init+0x64>)
 8001080:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001084:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001086:	4b14      	ldr	r3, [pc, #80]	@ (80010d8 <MX_SPI1_Init+0x64>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800108c:	4b12      	ldr	r3, [pc, #72]	@ (80010d8 <MX_SPI1_Init+0x64>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001092:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <MX_SPI1_Init+0x64>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001098:	4b0f      	ldr	r3, [pc, #60]	@ (80010d8 <MX_SPI1_Init+0x64>)
 800109a:	2200      	movs	r2, #0
 800109c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800109e:	4b0e      	ldr	r3, [pc, #56]	@ (80010d8 <MX_SPI1_Init+0x64>)
 80010a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010a6:	4b0c      	ldr	r3, [pc, #48]	@ (80010d8 <MX_SPI1_Init+0x64>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010ac:	4b0a      	ldr	r3, [pc, #40]	@ (80010d8 <MX_SPI1_Init+0x64>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010b2:	4b09      	ldr	r3, [pc, #36]	@ (80010d8 <MX_SPI1_Init+0x64>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010b8:	4b07      	ldr	r3, [pc, #28]	@ (80010d8 <MX_SPI1_Init+0x64>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <MX_SPI1_Init+0x64>)
 80010c0:	220a      	movs	r2, #10
 80010c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010c4:	4804      	ldr	r0, [pc, #16]	@ (80010d8 <MX_SPI1_Init+0x64>)
 80010c6:	f003 faf7 	bl	80046b8 <HAL_SPI_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010d0:	f7ff ffca 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000310 	.word	0x20000310
 80010dc:	40013000 	.word	0x40013000

080010e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08a      	sub	sp, #40	@ 0x28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e8:	f107 0314 	add.w	r3, r7, #20
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a19      	ldr	r2, [pc, #100]	@ (8001164 <HAL_SPI_MspInit+0x84>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d12b      	bne.n	800115a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <HAL_SPI_MspInit+0x88>)
 8001108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110a:	4a17      	ldr	r2, [pc, #92]	@ (8001168 <HAL_SPI_MspInit+0x88>)
 800110c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001110:	6453      	str	r3, [r2, #68]	@ 0x44
 8001112:	4b15      	ldr	r3, [pc, #84]	@ (8001168 <HAL_SPI_MspInit+0x88>)
 8001114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001116:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800111a:	613b      	str	r3, [r7, #16]
 800111c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <HAL_SPI_MspInit+0x88>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	4a10      	ldr	r2, [pc, #64]	@ (8001168 <HAL_SPI_MspInit+0x88>)
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	6313      	str	r3, [r2, #48]	@ 0x30
 800112e:	4b0e      	ldr	r3, [pc, #56]	@ (8001168 <HAL_SPI_MspInit+0x88>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800113a:	23e0      	movs	r3, #224	@ 0xe0
 800113c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113e:	2302      	movs	r3, #2
 8001140:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001146:	2300      	movs	r3, #0
 8001148:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800114a:	2305      	movs	r3, #5
 800114c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114e:	f107 0314 	add.w	r3, r7, #20
 8001152:	4619      	mov	r1, r3
 8001154:	4805      	ldr	r0, [pc, #20]	@ (800116c <HAL_SPI_MspInit+0x8c>)
 8001156:	f000 fc2d 	bl	80019b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800115a:	bf00      	nop
 800115c:	3728      	adds	r7, #40	@ 0x28
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40013000 	.word	0x40013000
 8001168:	40023800 	.word	0x40023800
 800116c:	40020000 	.word	0x40020000

08001170 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	607b      	str	r3, [r7, #4]
 800117a:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <HAL_MspInit+0x4c>)
 800117c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800117e:	4a0f      	ldr	r2, [pc, #60]	@ (80011bc <HAL_MspInit+0x4c>)
 8001180:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001184:	6453      	str	r3, [r2, #68]	@ 0x44
 8001186:	4b0d      	ldr	r3, [pc, #52]	@ (80011bc <HAL_MspInit+0x4c>)
 8001188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800118a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800118e:	607b      	str	r3, [r7, #4]
 8001190:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	603b      	str	r3, [r7, #0]
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <HAL_MspInit+0x4c>)
 8001198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119a:	4a08      	ldr	r2, [pc, #32]	@ (80011bc <HAL_MspInit+0x4c>)
 800119c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011a2:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <HAL_MspInit+0x4c>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011aa:	603b      	str	r3, [r7, #0]
 80011ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011ae:	2007      	movs	r0, #7
 80011b0:	f000 fb2c 	bl	800180c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40023800 	.word	0x40023800

080011c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <NMI_Handler+0x4>

080011c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011cc:	bf00      	nop
 80011ce:	e7fd      	b.n	80011cc <HardFault_Handler+0x4>

080011d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <MemManage_Handler+0x4>

080011d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <BusFault_Handler+0x4>

080011e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <UsageFault_Handler+0x4>

080011e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011f6:	b480      	push	{r7}
 80011f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001216:	f000 f9e5 	bl	80015e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001224:	4802      	ldr	r0, [pc, #8]	@ (8001230 <USART1_IRQHandler+0x10>)
 8001226:	f003 fbd1 	bl	80049cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	2000036c 	.word	0x2000036c

08001234 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001238:	4802      	ldr	r0, [pc, #8]	@ (8001244 <OTG_FS_IRQHandler+0x10>)
 800123a:	f001 fb55 	bl	80028e8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20001898 	.word	0x20001898

08001248 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return 1;
 800124c:	2301      	movs	r3, #1
}
 800124e:	4618      	mov	r0, r3
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <_kill>:

int _kill(int pid, int sig)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001262:	f008 fdef 	bl	8009e44 <__errno>
 8001266:	4603      	mov	r3, r0
 8001268:	2216      	movs	r2, #22
 800126a:	601a      	str	r2, [r3, #0]
  return -1;
 800126c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001270:	4618      	mov	r0, r3
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <_exit>:

void _exit (int status)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001280:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f7ff ffe7 	bl	8001258 <_kill>
  while (1) {}    /* Make sure we hang here */
 800128a:	bf00      	nop
 800128c:	e7fd      	b.n	800128a <_exit+0x12>

0800128e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b086      	sub	sp, #24
 8001292:	af00      	add	r7, sp, #0
 8001294:	60f8      	str	r0, [r7, #12]
 8001296:	60b9      	str	r1, [r7, #8]
 8001298:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	e00a      	b.n	80012b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012a0:	f3af 8000 	nop.w
 80012a4:	4601      	mov	r1, r0
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	1c5a      	adds	r2, r3, #1
 80012aa:	60ba      	str	r2, [r7, #8]
 80012ac:	b2ca      	uxtb	r2, r1
 80012ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	3301      	adds	r3, #1
 80012b4:	617b      	str	r3, [r7, #20]
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	dbf0      	blt.n	80012a0 <_read+0x12>
  }

  return len;
 80012be:	687b      	ldr	r3, [r7, #4]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	60b9      	str	r1, [r7, #8]
 80012d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
 80012d8:	e009      	b.n	80012ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	1c5a      	adds	r2, r3, #1
 80012de:	60ba      	str	r2, [r7, #8]
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	3301      	adds	r3, #1
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	dbf1      	blt.n	80012da <_write+0x12>
  }
  return len;
 80012f6:	687b      	ldr	r3, [r7, #4]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <_close>:

int _close(int file)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001308:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800130c:	4618      	mov	r0, r3
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001328:	605a      	str	r2, [r3, #4]
  return 0;
 800132a:	2300      	movs	r3, #0
}
 800132c:	4618      	mov	r0, r3
 800132e:	370c      	adds	r7, #12
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr

08001338 <_isatty>:

int _isatty(int file)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001340:	2301      	movs	r3, #1
}
 8001342:	4618      	mov	r0, r3
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr

0800134e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800134e:	b480      	push	{r7}
 8001350:	b085      	sub	sp, #20
 8001352:	af00      	add	r7, sp, #0
 8001354:	60f8      	str	r0, [r7, #12]
 8001356:	60b9      	str	r1, [r7, #8]
 8001358:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800135a:	2300      	movs	r3, #0
}
 800135c:	4618      	mov	r0, r3
 800135e:	3714      	adds	r7, #20
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001370:	4a14      	ldr	r2, [pc, #80]	@ (80013c4 <_sbrk+0x5c>)
 8001372:	4b15      	ldr	r3, [pc, #84]	@ (80013c8 <_sbrk+0x60>)
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800137c:	4b13      	ldr	r3, [pc, #76]	@ (80013cc <_sbrk+0x64>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d102      	bne.n	800138a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001384:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <_sbrk+0x64>)
 8001386:	4a12      	ldr	r2, [pc, #72]	@ (80013d0 <_sbrk+0x68>)
 8001388:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800138a:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <_sbrk+0x64>)
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4413      	add	r3, r2
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	429a      	cmp	r2, r3
 8001396:	d207      	bcs.n	80013a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001398:	f008 fd54 	bl	8009e44 <__errno>
 800139c:	4603      	mov	r3, r0
 800139e:	220c      	movs	r2, #12
 80013a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013a6:	e009      	b.n	80013bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013a8:	4b08      	ldr	r3, [pc, #32]	@ (80013cc <_sbrk+0x64>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ae:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <_sbrk+0x64>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4413      	add	r3, r2
 80013b6:	4a05      	ldr	r2, [pc, #20]	@ (80013cc <_sbrk+0x64>)
 80013b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ba:	68fb      	ldr	r3, [r7, #12]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20020000 	.word	0x20020000
 80013c8:	00000400 	.word	0x00000400
 80013cc:	20000368 	.word	0x20000368
 80013d0:	200020e8 	.word	0x200020e8

080013d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <SystemInit+0x20>)
 80013da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013de:	4a05      	ldr	r2, [pc, #20]	@ (80013f4 <SystemInit+0x20>)
 80013e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013fc:	4b11      	ldr	r3, [pc, #68]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 80013fe:	4a12      	ldr	r2, [pc, #72]	@ (8001448 <MX_USART1_UART_Init+0x50>)
 8001400:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001402:	4b10      	ldr	r3, [pc, #64]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 8001404:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001408:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800140a:	4b0e      	ldr	r3, [pc, #56]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001410:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001416:	4b0b      	ldr	r3, [pc, #44]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800141c:	4b09      	ldr	r3, [pc, #36]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 800141e:	220c      	movs	r2, #12
 8001420:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001422:	4b08      	ldr	r3, [pc, #32]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001428:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800142e:	4805      	ldr	r0, [pc, #20]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 8001430:	f003 f9cb 	bl	80047ca <HAL_UART_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800143a:	f7ff fe15 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	2000036c 	.word	0x2000036c
 8001448:	40011000 	.word	0x40011000

0800144c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08a      	sub	sp, #40	@ 0x28
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a1d      	ldr	r2, [pc, #116]	@ (80014e0 <HAL_UART_MspInit+0x94>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d133      	bne.n	80014d6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]
 8001472:	4b1c      	ldr	r3, [pc, #112]	@ (80014e4 <HAL_UART_MspInit+0x98>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001476:	4a1b      	ldr	r2, [pc, #108]	@ (80014e4 <HAL_UART_MspInit+0x98>)
 8001478:	f043 0310 	orr.w	r3, r3, #16
 800147c:	6453      	str	r3, [r2, #68]	@ 0x44
 800147e:	4b19      	ldr	r3, [pc, #100]	@ (80014e4 <HAL_UART_MspInit+0x98>)
 8001480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001482:	f003 0310 	and.w	r3, r3, #16
 8001486:	613b      	str	r3, [r7, #16]
 8001488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <HAL_UART_MspInit+0x98>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	4a14      	ldr	r2, [pc, #80]	@ (80014e4 <HAL_UART_MspInit+0x98>)
 8001494:	f043 0302 	orr.w	r3, r3, #2
 8001498:	6313      	str	r3, [r2, #48]	@ 0x30
 800149a:	4b12      	ldr	r3, [pc, #72]	@ (80014e4 <HAL_UART_MspInit+0x98>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014a6:	23c0      	movs	r3, #192	@ 0xc0
 80014a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014aa:	2302      	movs	r3, #2
 80014ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b2:	2303      	movs	r3, #3
 80014b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014b6:	2307      	movs	r3, #7
 80014b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ba:	f107 0314 	add.w	r3, r7, #20
 80014be:	4619      	mov	r1, r3
 80014c0:	4809      	ldr	r0, [pc, #36]	@ (80014e8 <HAL_UART_MspInit+0x9c>)
 80014c2:	f000 fa77 	bl	80019b4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2100      	movs	r1, #0
 80014ca:	2025      	movs	r0, #37	@ 0x25
 80014cc:	f000 f9a9 	bl	8001822 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80014d0:	2025      	movs	r0, #37	@ 0x25
 80014d2:	f000 f9c2 	bl	800185a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80014d6:	bf00      	nop
 80014d8:	3728      	adds	r7, #40	@ 0x28
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40011000 	.word	0x40011000
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40020400 	.word	0x40020400

080014ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80014ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001524 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80014f0:	f7ff ff70 	bl	80013d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014f4:	480c      	ldr	r0, [pc, #48]	@ (8001528 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014f6:	490d      	ldr	r1, [pc, #52]	@ (800152c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001530 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014fc:	e002      	b.n	8001504 <LoopCopyDataInit>

080014fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001500:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001502:	3304      	adds	r3, #4

08001504 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001504:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001506:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001508:	d3f9      	bcc.n	80014fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800150a:	4a0a      	ldr	r2, [pc, #40]	@ (8001534 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800150c:	4c0a      	ldr	r4, [pc, #40]	@ (8001538 <LoopFillZerobss+0x22>)
  movs r3, #0
 800150e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001510:	e001      	b.n	8001516 <LoopFillZerobss>

08001512 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001512:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001514:	3204      	adds	r2, #4

08001516 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001516:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001518:	d3fb      	bcc.n	8001512 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800151a:	f008 fc99 	bl	8009e50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800151e:	f7ff fbc5 	bl	8000cac <main>
  bx  lr    
 8001522:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001524:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800152c:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8001530:	0800b2ac 	.word	0x0800b2ac
  ldr r2, =_sbss
 8001534:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8001538:	200020e8 	.word	0x200020e8

0800153c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800153c:	e7fe      	b.n	800153c <ADC_IRQHandler>
	...

08001540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001544:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <HAL_Init+0x40>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a0d      	ldr	r2, [pc, #52]	@ (8001580 <HAL_Init+0x40>)
 800154a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800154e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001550:	4b0b      	ldr	r3, [pc, #44]	@ (8001580 <HAL_Init+0x40>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a0a      	ldr	r2, [pc, #40]	@ (8001580 <HAL_Init+0x40>)
 8001556:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800155a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800155c:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <HAL_Init+0x40>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a07      	ldr	r2, [pc, #28]	@ (8001580 <HAL_Init+0x40>)
 8001562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001566:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001568:	2003      	movs	r0, #3
 800156a:	f000 f94f 	bl	800180c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800156e:	2000      	movs	r0, #0
 8001570:	f000 f808 	bl	8001584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001574:	f7ff fdfc 	bl	8001170 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40023c00 	.word	0x40023c00

08001584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800158c:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <HAL_InitTick+0x54>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	4b12      	ldr	r3, [pc, #72]	@ (80015dc <HAL_InitTick+0x58>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	4619      	mov	r1, r3
 8001596:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800159a:	fbb3 f3f1 	udiv	r3, r3, r1
 800159e:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a2:	4618      	mov	r0, r3
 80015a4:	f000 f967 	bl	8001876 <HAL_SYSTICK_Config>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e00e      	b.n	80015d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b0f      	cmp	r3, #15
 80015b6:	d80a      	bhi.n	80015ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015b8:	2200      	movs	r2, #0
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015c0:	f000 f92f 	bl	8001822 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015c4:	4a06      	ldr	r2, [pc, #24]	@ (80015e0 <HAL_InitTick+0x5c>)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ca:	2300      	movs	r3, #0
 80015cc:	e000      	b.n	80015d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000000 	.word	0x20000000
 80015dc:	20000008 	.word	0x20000008
 80015e0:	20000004 	.word	0x20000004

080015e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015e8:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <HAL_IncTick+0x20>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <HAL_IncTick+0x24>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4413      	add	r3, r2
 80015f4:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <HAL_IncTick+0x24>)
 80015f6:	6013      	str	r3, [r2, #0]
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	20000008 	.word	0x20000008
 8001608:	200003b4 	.word	0x200003b4

0800160c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return uwTick;
 8001610:	4b03      	ldr	r3, [pc, #12]	@ (8001620 <HAL_GetTick+0x14>)
 8001612:	681b      	ldr	r3, [r3, #0]
}
 8001614:	4618      	mov	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	200003b4 	.word	0x200003b4

08001624 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800162c:	f7ff ffee 	bl	800160c <HAL_GetTick>
 8001630:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800163c:	d005      	beq.n	800164a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800163e:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <HAL_Delay+0x44>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	461a      	mov	r2, r3
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4413      	add	r3, r2
 8001648:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800164a:	bf00      	nop
 800164c:	f7ff ffde 	bl	800160c <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	429a      	cmp	r2, r3
 800165a:	d8f7      	bhi.n	800164c <HAL_Delay+0x28>
  {
  }
}
 800165c:	bf00      	nop
 800165e:	bf00      	nop
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000008 	.word	0x20000008

0800166c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f003 0307 	and.w	r3, r3, #7
 800167a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800167c:	4b0c      	ldr	r3, [pc, #48]	@ (80016b0 <__NVIC_SetPriorityGrouping+0x44>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001682:	68ba      	ldr	r2, [r7, #8]
 8001684:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001688:	4013      	ands	r3, r2
 800168a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001694:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001698:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800169c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800169e:	4a04      	ldr	r2, [pc, #16]	@ (80016b0 <__NVIC_SetPriorityGrouping+0x44>)
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	60d3      	str	r3, [r2, #12]
}
 80016a4:	bf00      	nop
 80016a6:	3714      	adds	r7, #20
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016b8:	4b04      	ldr	r3, [pc, #16]	@ (80016cc <__NVIC_GetPriorityGrouping+0x18>)
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	0a1b      	lsrs	r3, r3, #8
 80016be:	f003 0307 	and.w	r3, r3, #7
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	e000ed00 	.word	0xe000ed00

080016d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	db0b      	blt.n	80016fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	f003 021f 	and.w	r2, r3, #31
 80016e8:	4907      	ldr	r1, [pc, #28]	@ (8001708 <__NVIC_EnableIRQ+0x38>)
 80016ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ee:	095b      	lsrs	r3, r3, #5
 80016f0:	2001      	movs	r0, #1
 80016f2:	fa00 f202 	lsl.w	r2, r0, r2
 80016f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016fa:	bf00      	nop
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	e000e100 	.word	0xe000e100

0800170c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	6039      	str	r1, [r7, #0]
 8001716:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001718:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171c:	2b00      	cmp	r3, #0
 800171e:	db0a      	blt.n	8001736 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	b2da      	uxtb	r2, r3
 8001724:	490c      	ldr	r1, [pc, #48]	@ (8001758 <__NVIC_SetPriority+0x4c>)
 8001726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172a:	0112      	lsls	r2, r2, #4
 800172c:	b2d2      	uxtb	r2, r2
 800172e:	440b      	add	r3, r1
 8001730:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001734:	e00a      	b.n	800174c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	b2da      	uxtb	r2, r3
 800173a:	4908      	ldr	r1, [pc, #32]	@ (800175c <__NVIC_SetPriority+0x50>)
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	f003 030f 	and.w	r3, r3, #15
 8001742:	3b04      	subs	r3, #4
 8001744:	0112      	lsls	r2, r2, #4
 8001746:	b2d2      	uxtb	r2, r2
 8001748:	440b      	add	r3, r1
 800174a:	761a      	strb	r2, [r3, #24]
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	e000e100 	.word	0xe000e100
 800175c:	e000ed00 	.word	0xe000ed00

08001760 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001760:	b480      	push	{r7}
 8001762:	b089      	sub	sp, #36	@ 0x24
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	f1c3 0307 	rsb	r3, r3, #7
 800177a:	2b04      	cmp	r3, #4
 800177c:	bf28      	it	cs
 800177e:	2304      	movcs	r3, #4
 8001780:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	3304      	adds	r3, #4
 8001786:	2b06      	cmp	r3, #6
 8001788:	d902      	bls.n	8001790 <NVIC_EncodePriority+0x30>
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	3b03      	subs	r3, #3
 800178e:	e000      	b.n	8001792 <NVIC_EncodePriority+0x32>
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001794:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43da      	mvns	r2, r3
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	401a      	ands	r2, r3
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	fa01 f303 	lsl.w	r3, r1, r3
 80017b2:	43d9      	mvns	r1, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b8:	4313      	orrs	r3, r2
         );
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3724      	adds	r7, #36	@ 0x24
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
	...

080017c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	3b01      	subs	r3, #1
 80017d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017d8:	d301      	bcc.n	80017de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017da:	2301      	movs	r3, #1
 80017dc:	e00f      	b.n	80017fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017de:	4a0a      	ldr	r2, [pc, #40]	@ (8001808 <SysTick_Config+0x40>)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	3b01      	subs	r3, #1
 80017e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017e6:	210f      	movs	r1, #15
 80017e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017ec:	f7ff ff8e 	bl	800170c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017f0:	4b05      	ldr	r3, [pc, #20]	@ (8001808 <SysTick_Config+0x40>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017f6:	4b04      	ldr	r3, [pc, #16]	@ (8001808 <SysTick_Config+0x40>)
 80017f8:	2207      	movs	r2, #7
 80017fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	e000e010 	.word	0xe000e010

0800180c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff ff29 	bl	800166c <__NVIC_SetPriorityGrouping>
}
 800181a:	bf00      	nop
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001822:	b580      	push	{r7, lr}
 8001824:	b086      	sub	sp, #24
 8001826:	af00      	add	r7, sp, #0
 8001828:	4603      	mov	r3, r0
 800182a:	60b9      	str	r1, [r7, #8]
 800182c:	607a      	str	r2, [r7, #4]
 800182e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001834:	f7ff ff3e 	bl	80016b4 <__NVIC_GetPriorityGrouping>
 8001838:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	68b9      	ldr	r1, [r7, #8]
 800183e:	6978      	ldr	r0, [r7, #20]
 8001840:	f7ff ff8e 	bl	8001760 <NVIC_EncodePriority>
 8001844:	4602      	mov	r2, r0
 8001846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800184a:	4611      	mov	r1, r2
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff ff5d 	bl	800170c <__NVIC_SetPriority>
}
 8001852:	bf00      	nop
 8001854:	3718      	adds	r7, #24
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	b082      	sub	sp, #8
 800185e:	af00      	add	r7, sp, #0
 8001860:	4603      	mov	r3, r0
 8001862:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001864:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff ff31 	bl	80016d0 <__NVIC_EnableIRQ>
}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b082      	sub	sp, #8
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f7ff ffa2 	bl	80017c8 <SysTick_Config>
 8001884:	4603      	mov	r3, r0
}
 8001886:	4618      	mov	r0, r3
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b084      	sub	sp, #16
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800189a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800189c:	f7ff feb6 	bl	800160c <HAL_GetTick>
 80018a0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d008      	beq.n	80018c0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2280      	movs	r2, #128	@ 0x80
 80018b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e052      	b.n	8001966 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f022 0216 	bic.w	r2, r2, #22
 80018ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	695a      	ldr	r2, [r3, #20]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018de:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d103      	bne.n	80018f0 <HAL_DMA_Abort+0x62>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d007      	beq.n	8001900 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f022 0208 	bic.w	r2, r2, #8
 80018fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f022 0201 	bic.w	r2, r2, #1
 800190e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001910:	e013      	b.n	800193a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001912:	f7ff fe7b 	bl	800160c <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	2b05      	cmp	r3, #5
 800191e:	d90c      	bls.n	800193a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2220      	movs	r2, #32
 8001924:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2203      	movs	r2, #3
 800192a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e015      	b.n	8001966 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	2b00      	cmp	r3, #0
 8001946:	d1e4      	bne.n	8001912 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800194c:	223f      	movs	r2, #63	@ 0x3f
 800194e:	409a      	lsls	r2, r3
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2201      	movs	r2, #1
 8001958:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800196e:	b480      	push	{r7}
 8001970:	b083      	sub	sp, #12
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800197c:	b2db      	uxtb	r3, r3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d004      	beq.n	800198c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2280      	movs	r2, #128	@ 0x80
 8001986:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e00c      	b.n	80019a6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2205      	movs	r2, #5
 8001990:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f022 0201 	bic.w	r2, r2, #1
 80019a2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
	...

080019b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b089      	sub	sp, #36	@ 0x24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019be:	2300      	movs	r3, #0
 80019c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ca:	2300      	movs	r3, #0
 80019cc:	61fb      	str	r3, [r7, #28]
 80019ce:	e16b      	b.n	8001ca8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019d0:	2201      	movs	r2, #1
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	697a      	ldr	r2, [r7, #20]
 80019e0:	4013      	ands	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019e4:	693a      	ldr	r2, [r7, #16]
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	f040 815a 	bne.w	8001ca2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f003 0303 	and.w	r3, r3, #3
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d005      	beq.n	8001a06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d130      	bne.n	8001a68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	2203      	movs	r2, #3
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	43db      	mvns	r3, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	68da      	ldr	r2, [r3, #12]
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	69ba      	ldr	r2, [r7, #24]
 8001a34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	43db      	mvns	r3, r3
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	091b      	lsrs	r3, r3, #4
 8001a52:	f003 0201 	and.w	r2, r3, #1
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f003 0303 	and.w	r3, r3, #3
 8001a70:	2b03      	cmp	r3, #3
 8001a72:	d017      	beq.n	8001aa4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	2203      	movs	r2, #3
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	43db      	mvns	r3, r3
 8001a86:	69ba      	ldr	r2, [r7, #24]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d123      	bne.n	8001af8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	08da      	lsrs	r2, r3, #3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3208      	adds	r2, #8
 8001ab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001abc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	f003 0307 	and.w	r3, r3, #7
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	220f      	movs	r2, #15
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	43db      	mvns	r3, r3
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	691a      	ldr	r2, [r3, #16]
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	08da      	lsrs	r2, r3, #3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3208      	adds	r2, #8
 8001af2:	69b9      	ldr	r1, [r7, #24]
 8001af4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	2203      	movs	r2, #3
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f003 0203 	and.w	r2, r3, #3
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f000 80b4 	beq.w	8001ca2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	4b60      	ldr	r3, [pc, #384]	@ (8001cc0 <HAL_GPIO_Init+0x30c>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	4a5f      	ldr	r2, [pc, #380]	@ (8001cc0 <HAL_GPIO_Init+0x30c>)
 8001b44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b48:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b4a:	4b5d      	ldr	r3, [pc, #372]	@ (8001cc0 <HAL_GPIO_Init+0x30c>)
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b56:	4a5b      	ldr	r2, [pc, #364]	@ (8001cc4 <HAL_GPIO_Init+0x310>)
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	089b      	lsrs	r3, r3, #2
 8001b5c:	3302      	adds	r3, #2
 8001b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	f003 0303 	and.w	r3, r3, #3
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	220f      	movs	r2, #15
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	43db      	mvns	r3, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4013      	ands	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a52      	ldr	r2, [pc, #328]	@ (8001cc8 <HAL_GPIO_Init+0x314>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d02b      	beq.n	8001bda <HAL_GPIO_Init+0x226>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a51      	ldr	r2, [pc, #324]	@ (8001ccc <HAL_GPIO_Init+0x318>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d025      	beq.n	8001bd6 <HAL_GPIO_Init+0x222>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a50      	ldr	r2, [pc, #320]	@ (8001cd0 <HAL_GPIO_Init+0x31c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d01f      	beq.n	8001bd2 <HAL_GPIO_Init+0x21e>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a4f      	ldr	r2, [pc, #316]	@ (8001cd4 <HAL_GPIO_Init+0x320>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d019      	beq.n	8001bce <HAL_GPIO_Init+0x21a>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a4e      	ldr	r2, [pc, #312]	@ (8001cd8 <HAL_GPIO_Init+0x324>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d013      	beq.n	8001bca <HAL_GPIO_Init+0x216>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a4d      	ldr	r2, [pc, #308]	@ (8001cdc <HAL_GPIO_Init+0x328>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d00d      	beq.n	8001bc6 <HAL_GPIO_Init+0x212>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a4c      	ldr	r2, [pc, #304]	@ (8001ce0 <HAL_GPIO_Init+0x32c>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d007      	beq.n	8001bc2 <HAL_GPIO_Init+0x20e>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a4b      	ldr	r2, [pc, #300]	@ (8001ce4 <HAL_GPIO_Init+0x330>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d101      	bne.n	8001bbe <HAL_GPIO_Init+0x20a>
 8001bba:	2307      	movs	r3, #7
 8001bbc:	e00e      	b.n	8001bdc <HAL_GPIO_Init+0x228>
 8001bbe:	2308      	movs	r3, #8
 8001bc0:	e00c      	b.n	8001bdc <HAL_GPIO_Init+0x228>
 8001bc2:	2306      	movs	r3, #6
 8001bc4:	e00a      	b.n	8001bdc <HAL_GPIO_Init+0x228>
 8001bc6:	2305      	movs	r3, #5
 8001bc8:	e008      	b.n	8001bdc <HAL_GPIO_Init+0x228>
 8001bca:	2304      	movs	r3, #4
 8001bcc:	e006      	b.n	8001bdc <HAL_GPIO_Init+0x228>
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e004      	b.n	8001bdc <HAL_GPIO_Init+0x228>
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	e002      	b.n	8001bdc <HAL_GPIO_Init+0x228>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e000      	b.n	8001bdc <HAL_GPIO_Init+0x228>
 8001bda:	2300      	movs	r3, #0
 8001bdc:	69fa      	ldr	r2, [r7, #28]
 8001bde:	f002 0203 	and.w	r2, r2, #3
 8001be2:	0092      	lsls	r2, r2, #2
 8001be4:	4093      	lsls	r3, r2
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bec:	4935      	ldr	r1, [pc, #212]	@ (8001cc4 <HAL_GPIO_Init+0x310>)
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	089b      	lsrs	r3, r3, #2
 8001bf2:	3302      	adds	r3, #2
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bfa:	4b3b      	ldr	r3, [pc, #236]	@ (8001ce8 <HAL_GPIO_Init+0x334>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	43db      	mvns	r3, r3
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	4013      	ands	r3, r2
 8001c08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d003      	beq.n	8001c1e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c1e:	4a32      	ldr	r2, [pc, #200]	@ (8001ce8 <HAL_GPIO_Init+0x334>)
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c24:	4b30      	ldr	r3, [pc, #192]	@ (8001ce8 <HAL_GPIO_Init+0x334>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	4013      	ands	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d003      	beq.n	8001c48 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c48:	4a27      	ldr	r2, [pc, #156]	@ (8001ce8 <HAL_GPIO_Init+0x334>)
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c4e:	4b26      	ldr	r3, [pc, #152]	@ (8001ce8 <HAL_GPIO_Init+0x334>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	43db      	mvns	r3, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c72:	4a1d      	ldr	r2, [pc, #116]	@ (8001ce8 <HAL_GPIO_Init+0x334>)
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c78:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <HAL_GPIO_Init+0x334>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	43db      	mvns	r3, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4013      	ands	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c9c:	4a12      	ldr	r2, [pc, #72]	@ (8001ce8 <HAL_GPIO_Init+0x334>)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	61fb      	str	r3, [r7, #28]
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	2b0f      	cmp	r3, #15
 8001cac:	f67f ae90 	bls.w	80019d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	bf00      	nop
 8001cb4:	3724      	adds	r7, #36	@ 0x24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	40013800 	.word	0x40013800
 8001cc8:	40020000 	.word	0x40020000
 8001ccc:	40020400 	.word	0x40020400
 8001cd0:	40020800 	.word	0x40020800
 8001cd4:	40020c00 	.word	0x40020c00
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	40021400 	.word	0x40021400
 8001ce0:	40021800 	.word	0x40021800
 8001ce4:	40021c00 	.word	0x40021c00
 8001ce8:	40013c00 	.word	0x40013c00

08001cec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	807b      	strh	r3, [r7, #2]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cfc:	787b      	ldrb	r3, [r7, #1]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d003      	beq.n	8001d0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d02:	887a      	ldrh	r2, [r7, #2]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d08:	e003      	b.n	8001d12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d0a:	887b      	ldrh	r3, [r7, #2]
 8001d0c:	041a      	lsls	r2, r3, #16
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	619a      	str	r2, [r3, #24]
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e128      	b.n	8001f84 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d109      	bne.n	8001d52 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a90      	ldr	r2, [pc, #576]	@ (8001f8c <HAL_I2S_Init+0x26c>)
 8001d4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f7fe fd3d 	bl	80007cc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2202      	movs	r2, #2
 8001d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	69db      	ldr	r3, [r3, #28]
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	6812      	ldr	r2, [r2, #0]
 8001d64:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001d68:	f023 030f 	bic.w	r3, r3, #15
 8001d6c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2202      	movs	r2, #2
 8001d74:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d060      	beq.n	8001e40 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d102      	bne.n	8001d8c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001d86:	2310      	movs	r3, #16
 8001d88:	617b      	str	r3, [r7, #20]
 8001d8a:	e001      	b.n	8001d90 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001d8c:	2320      	movs	r3, #32
 8001d8e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	2b20      	cmp	r3, #32
 8001d96:	d802      	bhi.n	8001d9e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001d9e:	2001      	movs	r0, #1
 8001da0:	f002 fc2a 	bl	80045f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001da4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001dae:	d125      	bne.n	8001dfc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d010      	beq.n	8001dda <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	fbb2 f2f3 	udiv	r2, r2, r3
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	4413      	add	r3, r2
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	461a      	mov	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	695b      	ldr	r3, [r3, #20]
 8001dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd4:	3305      	adds	r3, #5
 8001dd6:	613b      	str	r3, [r7, #16]
 8001dd8:	e01f      	b.n	8001e1a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001de4:	4613      	mov	r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	4413      	add	r3, r2
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	461a      	mov	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df6:	3305      	adds	r3, #5
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	e00e      	b.n	8001e1a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e04:	4613      	mov	r3, r2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	4413      	add	r3, r2
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	695b      	ldr	r3, [r3, #20]
 8001e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e16:	3305      	adds	r3, #5
 8001e18:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	4a5c      	ldr	r2, [pc, #368]	@ (8001f90 <HAL_I2S_Init+0x270>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	08db      	lsrs	r3, r3, #3
 8001e24:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	085b      	lsrs	r3, r3, #1
 8001e36:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	021b      	lsls	r3, r3, #8
 8001e3c:	61bb      	str	r3, [r7, #24]
 8001e3e:	e003      	b.n	8001e48 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001e40:	2302      	movs	r3, #2
 8001e42:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001e44:	2300      	movs	r3, #0
 8001e46:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d902      	bls.n	8001e54 <HAL_I2S_Init+0x134>
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	2bff      	cmp	r3, #255	@ 0xff
 8001e52:	d907      	bls.n	8001e64 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e58:	f043 0210 	orr.w	r2, r3, #16
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e08f      	b.n	8001f84 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	691a      	ldr	r2, [r3, #16]
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	ea42 0103 	orr.w	r1, r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	69fa      	ldr	r2, [r7, #28]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001e82:	f023 030f 	bic.w	r3, r3, #15
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	6851      	ldr	r1, [r2, #4]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	6892      	ldr	r2, [r2, #8]
 8001e8e:	4311      	orrs	r1, r2
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	68d2      	ldr	r2, [r2, #12]
 8001e94:	4311      	orrs	r1, r2
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	6992      	ldr	r2, [r2, #24]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	431a      	orrs	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ea6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d161      	bne.n	8001f74 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a38      	ldr	r2, [pc, #224]	@ (8001f94 <HAL_I2S_Init+0x274>)
 8001eb4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a37      	ldr	r2, [pc, #220]	@ (8001f98 <HAL_I2S_Init+0x278>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d101      	bne.n	8001ec4 <HAL_I2S_Init+0x1a4>
 8001ec0:	4b36      	ldr	r3, [pc, #216]	@ (8001f9c <HAL_I2S_Init+0x27c>)
 8001ec2:	e001      	b.n	8001ec8 <HAL_I2S_Init+0x1a8>
 8001ec4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	4932      	ldr	r1, [pc, #200]	@ (8001f98 <HAL_I2S_Init+0x278>)
 8001ed0:	428a      	cmp	r2, r1
 8001ed2:	d101      	bne.n	8001ed8 <HAL_I2S_Init+0x1b8>
 8001ed4:	4a31      	ldr	r2, [pc, #196]	@ (8001f9c <HAL_I2S_Init+0x27c>)
 8001ed6:	e001      	b.n	8001edc <HAL_I2S_Init+0x1bc>
 8001ed8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001edc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001ee0:	f023 030f 	bic.w	r3, r3, #15
 8001ee4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a2b      	ldr	r2, [pc, #172]	@ (8001f98 <HAL_I2S_Init+0x278>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d101      	bne.n	8001ef4 <HAL_I2S_Init+0x1d4>
 8001ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f9c <HAL_I2S_Init+0x27c>)
 8001ef2:	e001      	b.n	8001ef8 <HAL_I2S_Init+0x1d8>
 8001ef4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ef8:	2202      	movs	r2, #2
 8001efa:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a25      	ldr	r2, [pc, #148]	@ (8001f98 <HAL_I2S_Init+0x278>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d101      	bne.n	8001f0a <HAL_I2S_Init+0x1ea>
 8001f06:	4b25      	ldr	r3, [pc, #148]	@ (8001f9c <HAL_I2S_Init+0x27c>)
 8001f08:	e001      	b.n	8001f0e <HAL_I2S_Init+0x1ee>
 8001f0a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f0e:	69db      	ldr	r3, [r3, #28]
 8001f10:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f1a:	d003      	beq.n	8001f24 <HAL_I2S_Init+0x204>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d103      	bne.n	8001f2c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001f24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f28:	613b      	str	r3, [r7, #16]
 8001f2a:	e001      	b.n	8001f30 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001f44:	4313      	orrs	r3, r2
 8001f46:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	b29a      	uxth	r2, r3
 8001f52:	897b      	ldrh	r3, [r7, #10]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f5c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a0d      	ldr	r2, [pc, #52]	@ (8001f98 <HAL_I2S_Init+0x278>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d101      	bne.n	8001f6c <HAL_I2S_Init+0x24c>
 8001f68:	4b0c      	ldr	r3, [pc, #48]	@ (8001f9c <HAL_I2S_Init+0x27c>)
 8001f6a:	e001      	b.n	8001f70 <HAL_I2S_Init+0x250>
 8001f6c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f70:	897a      	ldrh	r2, [r7, #10]
 8001f72:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8001f82:	2300      	movs	r3, #0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3720      	adds	r7, #32
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	08002097 	.word	0x08002097
 8001f90:	cccccccd 	.word	0xcccccccd
 8001f94:	080021ad 	.word	0x080021ad
 8001f98:	40003800 	.word	0x40003800
 8001f9c:	40003400 	.word	0x40003400

08001fa0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe8:	881a      	ldrh	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff4:	1c9a      	adds	r2, r3, #2
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	3b01      	subs	r3, #1
 8002002:	b29a      	uxth	r2, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800200c:	b29b      	uxth	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d10e      	bne.n	8002030 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002020:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ffb8 	bl	8001fa0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002030:	bf00      	nop
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68da      	ldr	r2, [r3, #12]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204a:	b292      	uxth	r2, r2
 800204c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002052:	1c9a      	adds	r2, r3, #2
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800205c:	b29b      	uxth	r3, r3
 800205e:	3b01      	subs	r3, #1
 8002060:	b29a      	uxth	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800206a:	b29b      	uxth	r3, r3
 800206c:	2b00      	cmp	r3, #0
 800206e:	d10e      	bne.n	800208e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800207e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff ff93 	bl	8001fb4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b086      	sub	sp, #24
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b04      	cmp	r3, #4
 80020b0:	d13a      	bne.n	8002128 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d109      	bne.n	80020d0 <I2S_IRQHandler+0x3a>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020c6:	2b40      	cmp	r3, #64	@ 0x40
 80020c8:	d102      	bne.n	80020d0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f7ff ffb4 	bl	8002038 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020d6:	2b40      	cmp	r3, #64	@ 0x40
 80020d8:	d126      	bne.n	8002128 <I2S_IRQHandler+0x92>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f003 0320 	and.w	r3, r3, #32
 80020e4:	2b20      	cmp	r3, #32
 80020e6:	d11f      	bne.n	8002128 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80020f6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80020f8:	2300      	movs	r3, #0
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	613b      	str	r3, [r7, #16]
 800210c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2201      	movs	r2, #1
 8002112:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211a:	f043 0202 	orr.w	r2, r3, #2
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f7ff ff50 	bl	8001fc8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b03      	cmp	r3, #3
 8002132:	d136      	bne.n	80021a2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b02      	cmp	r3, #2
 800213c:	d109      	bne.n	8002152 <I2S_IRQHandler+0xbc>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002148:	2b80      	cmp	r3, #128	@ 0x80
 800214a:	d102      	bne.n	8002152 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff ff45 	bl	8001fdc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	f003 0308 	and.w	r3, r3, #8
 8002158:	2b08      	cmp	r3, #8
 800215a:	d122      	bne.n	80021a2 <I2S_IRQHandler+0x10c>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f003 0320 	and.w	r3, r3, #32
 8002166:	2b20      	cmp	r3, #32
 8002168:	d11b      	bne.n	80021a2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002178:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800217a:	2300      	movs	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	60fb      	str	r3, [r7, #12]
 8002186:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2201      	movs	r2, #1
 800218c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002194:	f043 0204 	orr.w	r2, r3, #4
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f7ff ff13 	bl	8001fc8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80021a2:	bf00      	nop
 80021a4:	3718      	adds	r7, #24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
	...

080021ac <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a92      	ldr	r2, [pc, #584]	@ (800240c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d101      	bne.n	80021ca <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80021c6:	4b92      	ldr	r3, [pc, #584]	@ (8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80021c8:	e001      	b.n	80021ce <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80021ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a8b      	ldr	r2, [pc, #556]	@ (800240c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d101      	bne.n	80021e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80021e4:	4b8a      	ldr	r3, [pc, #552]	@ (8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80021e6:	e001      	b.n	80021ec <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80021e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021f8:	d004      	beq.n	8002204 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f040 8099 	bne.w	8002336 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b02      	cmp	r3, #2
 800220c:	d107      	bne.n	800221e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002214:	2b00      	cmp	r3, #0
 8002216:	d002      	beq.n	800221e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 f925 	bl	8002468 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b01      	cmp	r3, #1
 8002226:	d107      	bne.n	8002238 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800222e:	2b00      	cmp	r3, #0
 8002230:	d002      	beq.n	8002238 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 f9c8 	bl	80025c8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800223e:	2b40      	cmp	r3, #64	@ 0x40
 8002240:	d13a      	bne.n	80022b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	f003 0320 	and.w	r3, r3, #32
 8002248:	2b00      	cmp	r3, #0
 800224a:	d035      	beq.n	80022b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a6e      	ldr	r2, [pc, #440]	@ (800240c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d101      	bne.n	800225a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002256:	4b6e      	ldr	r3, [pc, #440]	@ (8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002258:	e001      	b.n	800225e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800225a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4969      	ldr	r1, [pc, #420]	@ (800240c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002266:	428b      	cmp	r3, r1
 8002268:	d101      	bne.n	800226e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800226a:	4b69      	ldr	r3, [pc, #420]	@ (8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800226c:	e001      	b.n	8002272 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800226e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002272:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002276:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	685a      	ldr	r2, [r3, #4]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002286:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002288:	2300      	movs	r3, #0
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2201      	movs	r2, #1
 80022a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022aa:	f043 0202 	orr.w	r2, r3, #2
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff fe88 	bl	8001fc8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	f003 0308 	and.w	r3, r3, #8
 80022be:	2b08      	cmp	r3, #8
 80022c0:	f040 80c3 	bne.w	800244a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	f003 0320 	and.w	r3, r3, #32
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f000 80bd 	beq.w	800244a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80022de:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a49      	ldr	r2, [pc, #292]	@ (800240c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d101      	bne.n	80022ee <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80022ea:	4b49      	ldr	r3, [pc, #292]	@ (8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80022ec:	e001      	b.n	80022f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80022ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4944      	ldr	r1, [pc, #272]	@ (800240c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80022fa:	428b      	cmp	r3, r1
 80022fc:	d101      	bne.n	8002302 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80022fe:	4b44      	ldr	r3, [pc, #272]	@ (8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002300:	e001      	b.n	8002306 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002302:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002306:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800230a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800230c:	2300      	movs	r3, #0
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	60bb      	str	r3, [r7, #8]
 8002318:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002326:	f043 0204 	orr.w	r2, r3, #4
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7ff fe4a 	bl	8001fc8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002334:	e089      	b.n	800244a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	f003 0302 	and.w	r3, r3, #2
 800233c:	2b02      	cmp	r3, #2
 800233e:	d107      	bne.n	8002350 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002346:	2b00      	cmp	r3, #0
 8002348:	d002      	beq.n	8002350 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f8be 	bl	80024cc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	f003 0301 	and.w	r3, r3, #1
 8002356:	2b01      	cmp	r3, #1
 8002358:	d107      	bne.n	800236a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002360:	2b00      	cmp	r3, #0
 8002362:	d002      	beq.n	800236a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 f8fd 	bl	8002564 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002370:	2b40      	cmp	r3, #64	@ 0x40
 8002372:	d12f      	bne.n	80023d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	f003 0320 	and.w	r3, r3, #32
 800237a:	2b00      	cmp	r3, #0
 800237c:	d02a      	beq.n	80023d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	685a      	ldr	r2, [r3, #4]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800238c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a1e      	ldr	r2, [pc, #120]	@ (800240c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d101      	bne.n	800239c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002398:	4b1d      	ldr	r3, [pc, #116]	@ (8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800239a:	e001      	b.n	80023a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800239c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4919      	ldr	r1, [pc, #100]	@ (800240c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80023a8:	428b      	cmp	r3, r1
 80023aa:	d101      	bne.n	80023b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80023ac:	4b18      	ldr	r3, [pc, #96]	@ (8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80023ae:	e001      	b.n	80023b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80023b0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023b4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80023b8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c6:	f043 0202 	orr.w	r2, r3, #2
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7ff fdfa 	bl	8001fc8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	2b08      	cmp	r3, #8
 80023dc:	d136      	bne.n	800244c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	f003 0320 	and.w	r3, r3, #32
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d031      	beq.n	800244c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a07      	ldr	r2, [pc, #28]	@ (800240c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d101      	bne.n	80023f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80023f2:	4b07      	ldr	r3, [pc, #28]	@ (8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80023f4:	e001      	b.n	80023fa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80023f6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023fa:	685a      	ldr	r2, [r3, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4902      	ldr	r1, [pc, #8]	@ (800240c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002402:	428b      	cmp	r3, r1
 8002404:	d106      	bne.n	8002414 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002406:	4b02      	ldr	r3, [pc, #8]	@ (8002410 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002408:	e006      	b.n	8002418 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800240a:	bf00      	nop
 800240c:	40003800 	.word	0x40003800
 8002410:	40003400 	.word	0x40003400
 8002414:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002418:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800241c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800242c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2201      	movs	r2, #1
 8002432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800243a:	f043 0204 	orr.w	r2, r3, #4
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f7ff fdc0 	bl	8001fc8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002448:	e000      	b.n	800244c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800244a:	bf00      	nop
}
 800244c:	bf00      	nop
 800244e:	3720      	adds	r7, #32
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002474:	1c99      	adds	r1, r3, #2
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	6251      	str	r1, [r2, #36]	@ 0x24
 800247a:	881a      	ldrh	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002486:	b29b      	uxth	r3, r3
 8002488:	3b01      	subs	r3, #1
 800248a:	b29a      	uxth	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002494:	b29b      	uxth	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d113      	bne.n	80024c2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80024a8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d106      	bne.n	80024c2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f7ff ffc9 	bl	8002454 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80024c2:	bf00      	nop
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d8:	1c99      	adds	r1, r3, #2
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	6251      	str	r1, [r2, #36]	@ 0x24
 80024de:	8819      	ldrh	r1, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a1d      	ldr	r2, [pc, #116]	@ (800255c <I2SEx_TxISR_I2SExt+0x90>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d101      	bne.n	80024ee <I2SEx_TxISR_I2SExt+0x22>
 80024ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002560 <I2SEx_TxISR_I2SExt+0x94>)
 80024ec:	e001      	b.n	80024f2 <I2SEx_TxISR_I2SExt+0x26>
 80024ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024f2:	460a      	mov	r2, r1
 80024f4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	3b01      	subs	r3, #1
 80024fe:	b29a      	uxth	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002508:	b29b      	uxth	r3, r3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d121      	bne.n	8002552 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a12      	ldr	r2, [pc, #72]	@ (800255c <I2SEx_TxISR_I2SExt+0x90>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d101      	bne.n	800251c <I2SEx_TxISR_I2SExt+0x50>
 8002518:	4b11      	ldr	r3, [pc, #68]	@ (8002560 <I2SEx_TxISR_I2SExt+0x94>)
 800251a:	e001      	b.n	8002520 <I2SEx_TxISR_I2SExt+0x54>
 800251c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	490d      	ldr	r1, [pc, #52]	@ (800255c <I2SEx_TxISR_I2SExt+0x90>)
 8002528:	428b      	cmp	r3, r1
 800252a:	d101      	bne.n	8002530 <I2SEx_TxISR_I2SExt+0x64>
 800252c:	4b0c      	ldr	r3, [pc, #48]	@ (8002560 <I2SEx_TxISR_I2SExt+0x94>)
 800252e:	e001      	b.n	8002534 <I2SEx_TxISR_I2SExt+0x68>
 8002530:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002534:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002538:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800253e:	b29b      	uxth	r3, r3
 8002540:	2b00      	cmp	r3, #0
 8002542:	d106      	bne.n	8002552 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f7ff ff81 	bl	8002454 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002552:	bf00      	nop
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40003800 	.word	0x40003800
 8002560:	40003400 	.word	0x40003400

08002564 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68d8      	ldr	r0, [r3, #12]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002576:	1c99      	adds	r1, r3, #2
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800257c:	b282      	uxth	r2, r0
 800257e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002584:	b29b      	uxth	r3, r3
 8002586:	3b01      	subs	r3, #1
 8002588:	b29a      	uxth	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002592:	b29b      	uxth	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d113      	bne.n	80025c0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80025a6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d106      	bne.n	80025c0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7ff ff4a 	bl	8002454 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80025c0:	bf00      	nop
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a20      	ldr	r2, [pc, #128]	@ (8002658 <I2SEx_RxISR_I2SExt+0x90>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d101      	bne.n	80025de <I2SEx_RxISR_I2SExt+0x16>
 80025da:	4b20      	ldr	r3, [pc, #128]	@ (800265c <I2SEx_RxISR_I2SExt+0x94>)
 80025dc:	e001      	b.n	80025e2 <I2SEx_RxISR_I2SExt+0x1a>
 80025de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80025e2:	68d8      	ldr	r0, [r3, #12]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e8:	1c99      	adds	r1, r3, #2
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80025ee:	b282      	uxth	r2, r0
 80025f0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	3b01      	subs	r3, #1
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002604:	b29b      	uxth	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d121      	bne.n	800264e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a12      	ldr	r2, [pc, #72]	@ (8002658 <I2SEx_RxISR_I2SExt+0x90>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d101      	bne.n	8002618 <I2SEx_RxISR_I2SExt+0x50>
 8002614:	4b11      	ldr	r3, [pc, #68]	@ (800265c <I2SEx_RxISR_I2SExt+0x94>)
 8002616:	e001      	b.n	800261c <I2SEx_RxISR_I2SExt+0x54>
 8002618:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	490d      	ldr	r1, [pc, #52]	@ (8002658 <I2SEx_RxISR_I2SExt+0x90>)
 8002624:	428b      	cmp	r3, r1
 8002626:	d101      	bne.n	800262c <I2SEx_RxISR_I2SExt+0x64>
 8002628:	4b0c      	ldr	r3, [pc, #48]	@ (800265c <I2SEx_RxISR_I2SExt+0x94>)
 800262a:	e001      	b.n	8002630 <I2SEx_RxISR_I2SExt+0x68>
 800262c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002630:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002634:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800263a:	b29b      	uxth	r3, r3
 800263c:	2b00      	cmp	r3, #0
 800263e:	d106      	bne.n	800264e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f7ff ff03 	bl	8002454 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	40003800 	.word	0x40003800
 800265c:	40003400 	.word	0x40003400

08002660 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af02      	add	r7, sp, #8
 8002666:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e101      	b.n	8002876 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b00      	cmp	r3, #0
 8002682:	d106      	bne.n	8002692 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f006 fe4b 	bl	8009328 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2203      	movs	r2, #3
 8002696:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026a0:	d102      	bne.n	80026a8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f003 fa10 	bl	8005ad2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6818      	ldr	r0, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	7c1a      	ldrb	r2, [r3, #16]
 80026ba:	f88d 2000 	strb.w	r2, [sp]
 80026be:	3304      	adds	r3, #4
 80026c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026c2:	f003 f8ef 	bl	80058a4 <USB_CoreInit>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2202      	movs	r2, #2
 80026d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e0ce      	b.n	8002876 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2100      	movs	r1, #0
 80026de:	4618      	mov	r0, r3
 80026e0:	f003 fa08 	bl	8005af4 <USB_SetCurrentMode>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d005      	beq.n	80026f6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2202      	movs	r2, #2
 80026ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e0bf      	b.n	8002876 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026f6:	2300      	movs	r3, #0
 80026f8:	73fb      	strb	r3, [r7, #15]
 80026fa:	e04a      	b.n	8002792 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80026fc:	7bfa      	ldrb	r2, [r7, #15]
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	4613      	mov	r3, r2
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	4413      	add	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	440b      	add	r3, r1
 800270a:	3315      	adds	r3, #21
 800270c:	2201      	movs	r2, #1
 800270e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002710:	7bfa      	ldrb	r2, [r7, #15]
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	4413      	add	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	440b      	add	r3, r1
 800271e:	3314      	adds	r3, #20
 8002720:	7bfa      	ldrb	r2, [r7, #15]
 8002722:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002724:	7bfa      	ldrb	r2, [r7, #15]
 8002726:	7bfb      	ldrb	r3, [r7, #15]
 8002728:	b298      	uxth	r0, r3
 800272a:	6879      	ldr	r1, [r7, #4]
 800272c:	4613      	mov	r3, r2
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	4413      	add	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	440b      	add	r3, r1
 8002736:	332e      	adds	r3, #46	@ 0x2e
 8002738:	4602      	mov	r2, r0
 800273a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800273c:	7bfa      	ldrb	r2, [r7, #15]
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	4613      	mov	r3, r2
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	4413      	add	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	440b      	add	r3, r1
 800274a:	3318      	adds	r3, #24
 800274c:	2200      	movs	r2, #0
 800274e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002750:	7bfa      	ldrb	r2, [r7, #15]
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	4613      	mov	r3, r2
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	4413      	add	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	331c      	adds	r3, #28
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002764:	7bfa      	ldrb	r2, [r7, #15]
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	4413      	add	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	440b      	add	r3, r1
 8002772:	3320      	adds	r3, #32
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002778:	7bfa      	ldrb	r2, [r7, #15]
 800277a:	6879      	ldr	r1, [r7, #4]
 800277c:	4613      	mov	r3, r2
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	4413      	add	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	440b      	add	r3, r1
 8002786:	3324      	adds	r3, #36	@ 0x24
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800278c:	7bfb      	ldrb	r3, [r7, #15]
 800278e:	3301      	adds	r3, #1
 8002790:	73fb      	strb	r3, [r7, #15]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	791b      	ldrb	r3, [r3, #4]
 8002796:	7bfa      	ldrb	r2, [r7, #15]
 8002798:	429a      	cmp	r2, r3
 800279a:	d3af      	bcc.n	80026fc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800279c:	2300      	movs	r3, #0
 800279e:	73fb      	strb	r3, [r7, #15]
 80027a0:	e044      	b.n	800282c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80027a2:	7bfa      	ldrb	r2, [r7, #15]
 80027a4:	6879      	ldr	r1, [r7, #4]
 80027a6:	4613      	mov	r3, r2
 80027a8:	00db      	lsls	r3, r3, #3
 80027aa:	4413      	add	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	440b      	add	r3, r1
 80027b0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80027b4:	2200      	movs	r2, #0
 80027b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80027b8:	7bfa      	ldrb	r2, [r7, #15]
 80027ba:	6879      	ldr	r1, [r7, #4]
 80027bc:	4613      	mov	r3, r2
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	4413      	add	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80027ca:	7bfa      	ldrb	r2, [r7, #15]
 80027cc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80027ce:	7bfa      	ldrb	r2, [r7, #15]
 80027d0:	6879      	ldr	r1, [r7, #4]
 80027d2:	4613      	mov	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	4413      	add	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	440b      	add	r3, r1
 80027dc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80027e0:	2200      	movs	r2, #0
 80027e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027e4:	7bfa      	ldrb	r2, [r7, #15]
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	4613      	mov	r3, r2
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	4413      	add	r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	440b      	add	r3, r1
 80027f2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80027f6:	2200      	movs	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80027fa:	7bfa      	ldrb	r2, [r7, #15]
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	4613      	mov	r3, r2
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	4413      	add	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	440b      	add	r3, r1
 8002808:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002810:	7bfa      	ldrb	r2, [r7, #15]
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	4613      	mov	r3, r2
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	4413      	add	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	440b      	add	r3, r1
 800281e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002822:	2200      	movs	r2, #0
 8002824:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002826:	7bfb      	ldrb	r3, [r7, #15]
 8002828:	3301      	adds	r3, #1
 800282a:	73fb      	strb	r3, [r7, #15]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	791b      	ldrb	r3, [r3, #4]
 8002830:	7bfa      	ldrb	r2, [r7, #15]
 8002832:	429a      	cmp	r2, r3
 8002834:	d3b5      	bcc.n	80027a2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6818      	ldr	r0, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	7c1a      	ldrb	r2, [r3, #16]
 800283e:	f88d 2000 	strb.w	r2, [sp]
 8002842:	3304      	adds	r3, #4
 8002844:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002846:	f003 f9a1 	bl	8005b8c <USB_DevInit>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d005      	beq.n	800285c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2202      	movs	r2, #2
 8002854:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e00c      	b.n	8002876 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4618      	mov	r0, r3
 8002870:	f004 f9eb 	bl	8006c4a <USB_DevDisconnect>

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b084      	sub	sp, #16
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002892:	2b01      	cmp	r3, #1
 8002894:	d101      	bne.n	800289a <HAL_PCD_Start+0x1c>
 8002896:	2302      	movs	r3, #2
 8002898:	e022      	b.n	80028e0 <HAL_PCD_Start+0x62>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2201      	movs	r2, #1
 800289e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d009      	beq.n	80028c2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d105      	bne.n	80028c2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f003 f8f2 	bl	8005ab0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f004 f999 	bl	8006c08 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3710      	adds	r7, #16
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80028e8:	b590      	push	{r4, r7, lr}
 80028ea:	b08d      	sub	sp, #52	@ 0x34
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028f6:	6a3b      	ldr	r3, [r7, #32]
 80028f8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f004 fa57 	bl	8006db2 <USB_GetMode>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	f040 848c 	bne.w	8003224 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f004 f9bb 	bl	8006c8c <USB_ReadInterrupts>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	f000 8482 	beq.w	8003222 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	0a1b      	lsrs	r3, r3, #8
 8002928:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f004 f9a8 	bl	8006c8c <USB_ReadInterrupts>
 800293c:	4603      	mov	r3, r0
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b02      	cmp	r3, #2
 8002944:	d107      	bne.n	8002956 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	695a      	ldr	r2, [r3, #20]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f002 0202 	and.w	r2, r2, #2
 8002954:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4618      	mov	r0, r3
 800295c:	f004 f996 	bl	8006c8c <USB_ReadInterrupts>
 8002960:	4603      	mov	r3, r0
 8002962:	f003 0310 	and.w	r3, r3, #16
 8002966:	2b10      	cmp	r3, #16
 8002968:	d161      	bne.n	8002a2e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	699a      	ldr	r2, [r3, #24]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 0210 	bic.w	r2, r2, #16
 8002978:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800297a:	6a3b      	ldr	r3, [r7, #32]
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	f003 020f 	and.w	r2, r3, #15
 8002986:	4613      	mov	r3, r2
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	4413      	add	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	4413      	add	r3, r2
 8002996:	3304      	adds	r3, #4
 8002998:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	0c5b      	lsrs	r3, r3, #17
 800299e:	f003 030f 	and.w	r3, r3, #15
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d124      	bne.n	80029f0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80029ac:	4013      	ands	r3, r2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d035      	beq.n	8002a1e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	091b      	lsrs	r3, r3, #4
 80029ba:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80029bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	461a      	mov	r2, r3
 80029c4:	6a38      	ldr	r0, [r7, #32]
 80029c6:	f003 ffcd 	bl	8006964 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	68da      	ldr	r2, [r3, #12]
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029d6:	441a      	add	r2, r3
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	695a      	ldr	r2, [r3, #20]
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	091b      	lsrs	r3, r3, #4
 80029e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029e8:	441a      	add	r2, r3
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	615a      	str	r2, [r3, #20]
 80029ee:	e016      	b.n	8002a1e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	0c5b      	lsrs	r3, r3, #17
 80029f4:	f003 030f 	and.w	r3, r3, #15
 80029f8:	2b06      	cmp	r3, #6
 80029fa:	d110      	bne.n	8002a1e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a02:	2208      	movs	r2, #8
 8002a04:	4619      	mov	r1, r3
 8002a06:	6a38      	ldr	r0, [r7, #32]
 8002a08:	f003 ffac 	bl	8006964 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	695a      	ldr	r2, [r3, #20]
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	091b      	lsrs	r3, r3, #4
 8002a14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a18:	441a      	add	r2, r3
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	699a      	ldr	r2, [r3, #24]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f042 0210 	orr.w	r2, r2, #16
 8002a2c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f004 f92a 	bl	8006c8c <USB_ReadInterrupts>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a3e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002a42:	f040 80a7 	bne.w	8002b94 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002a46:	2300      	movs	r3, #0
 8002a48:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f004 f92f 	bl	8006cb2 <USB_ReadDevAllOutEpInterrupt>
 8002a54:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002a56:	e099      	b.n	8002b8c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 808e 	beq.w	8002b80 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	4611      	mov	r1, r2
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f004 f953 	bl	8006d1a <USB_ReadDevOutEPInterrupt>
 8002a74:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00c      	beq.n	8002a9a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a82:	015a      	lsls	r2, r3, #5
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	4413      	add	r3, r2
 8002a88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	2301      	movs	r3, #1
 8002a90:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002a92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 fea3 	bl	80037e0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	f003 0308 	and.w	r3, r3, #8
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00c      	beq.n	8002abe <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa6:	015a      	lsls	r2, r3, #5
 8002aa8:	69fb      	ldr	r3, [r7, #28]
 8002aaa:	4413      	add	r3, r2
 8002aac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	2308      	movs	r3, #8
 8002ab4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002ab6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f000 ff79 	bl	80039b0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	f003 0310 	and.w	r3, r3, #16
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d008      	beq.n	8002ada <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aca:	015a      	lsls	r2, r3, #5
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	4413      	add	r3, r2
 8002ad0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	2310      	movs	r3, #16
 8002ad8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	f003 0302 	and.w	r3, r3, #2
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d030      	beq.n	8002b46 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002ae4:	6a3b      	ldr	r3, [r7, #32]
 8002ae6:	695b      	ldr	r3, [r3, #20]
 8002ae8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aec:	2b80      	cmp	r3, #128	@ 0x80
 8002aee:	d109      	bne.n	8002b04 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	69fa      	ldr	r2, [r7, #28]
 8002afa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002afe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b02:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b06:	4613      	mov	r3, r2
 8002b08:	00db      	lsls	r3, r3, #3
 8002b0a:	4413      	add	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	4413      	add	r3, r2
 8002b16:	3304      	adds	r3, #4
 8002b18:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	78db      	ldrb	r3, [r3, #3]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d108      	bne.n	8002b34 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	2200      	movs	r2, #0
 8002b26:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f006 fd0e 	bl	8009550 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b36:	015a      	lsls	r2, r3, #5
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b40:	461a      	mov	r2, r3
 8002b42:	2302      	movs	r3, #2
 8002b44:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	f003 0320 	and.w	r3, r3, #32
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d008      	beq.n	8002b62 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b52:	015a      	lsls	r2, r3, #5
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	4413      	add	r3, r2
 8002b58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	2320      	movs	r3, #32
 8002b60:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d009      	beq.n	8002b80 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6e:	015a      	lsls	r2, r3, #5
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	4413      	add	r3, r2
 8002b74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b78:	461a      	mov	r2, r3
 8002b7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b7e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	3301      	adds	r3, #1
 8002b84:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b88:	085b      	lsrs	r3, r3, #1
 8002b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f47f af62 	bne.w	8002a58 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f004 f877 	bl	8006c8c <USB_ReadInterrupts>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ba4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002ba8:	f040 80db 	bne.w	8002d62 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f004 f898 	bl	8006ce6 <USB_ReadDevAllInEpInterrupt>
 8002bb6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002bbc:	e0cd      	b.n	8002d5a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 80c2 	beq.w	8002d4e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bd0:	b2d2      	uxtb	r2, r2
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f004 f8be 	bl	8006d56 <USB_ReadDevInEPInterrupt>
 8002bda:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d057      	beq.n	8002c96 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be8:	f003 030f 	and.w	r3, r3, #15
 8002bec:	2201      	movs	r2, #1
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	69f9      	ldr	r1, [r7, #28]
 8002c02:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002c06:	4013      	ands	r3, r2
 8002c08:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0c:	015a      	lsls	r2, r3, #5
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	4413      	add	r3, r2
 8002c12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c16:	461a      	mov	r2, r3
 8002c18:	2301      	movs	r3, #1
 8002c1a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	799b      	ldrb	r3, [r3, #6]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d132      	bne.n	8002c8a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002c24:	6879      	ldr	r1, [r7, #4]
 8002c26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c28:	4613      	mov	r3, r2
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	440b      	add	r3, r1
 8002c32:	3320      	adds	r3, #32
 8002c34:	6819      	ldr	r1, [r3, #0]
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	00db      	lsls	r3, r3, #3
 8002c3e:	4413      	add	r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	4403      	add	r3, r0
 8002c44:	331c      	adds	r3, #28
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4419      	add	r1, r3
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c4e:	4613      	mov	r3, r2
 8002c50:	00db      	lsls	r3, r3, #3
 8002c52:	4413      	add	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4403      	add	r3, r0
 8002c58:	3320      	adds	r3, #32
 8002c5a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d113      	bne.n	8002c8a <HAL_PCD_IRQHandler+0x3a2>
 8002c62:	6879      	ldr	r1, [r7, #4]
 8002c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c66:	4613      	mov	r3, r2
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	4413      	add	r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	440b      	add	r3, r1
 8002c70:	3324      	adds	r3, #36	@ 0x24
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d108      	bne.n	8002c8a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6818      	ldr	r0, [r3, #0]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c82:	461a      	mov	r2, r3
 8002c84:	2101      	movs	r1, #1
 8002c86:	f004 f8c5 	bl	8006e14 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	4619      	mov	r1, r3
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f006 fbd8 	bl	8009446 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	f003 0308 	and.w	r3, r3, #8
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d008      	beq.n	8002cb2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca2:	015a      	lsls	r2, r3, #5
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cac:	461a      	mov	r2, r3
 8002cae:	2308      	movs	r3, #8
 8002cb0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	f003 0310 	and.w	r3, r3, #16
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d008      	beq.n	8002cce <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbe:	015a      	lsls	r2, r3, #5
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cc8:	461a      	mov	r2, r3
 8002cca:	2310      	movs	r3, #16
 8002ccc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d008      	beq.n	8002cea <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cda:	015a      	lsls	r2, r3, #5
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	4413      	add	r3, r2
 8002ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	2340      	movs	r3, #64	@ 0x40
 8002ce8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d023      	beq.n	8002d3c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002cf4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002cf6:	6a38      	ldr	r0, [r7, #32]
 8002cf8:	f003 f8ac 	bl	8005e54 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002cfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cfe:	4613      	mov	r3, r2
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	4413      	add	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	3310      	adds	r3, #16
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	3304      	adds	r3, #4
 8002d0e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	78db      	ldrb	r3, [r3, #3]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d108      	bne.n	8002d2a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	4619      	mov	r1, r3
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f006 fc25 	bl	8009574 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2c:	015a      	lsls	r2, r3, #5
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	4413      	add	r3, r2
 8002d32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d36:	461a      	mov	r2, r3
 8002d38:	2302      	movs	r3, #2
 8002d3a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002d46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f000 fcbd 	bl	80036c8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d50:	3301      	adds	r3, #1
 8002d52:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d56:	085b      	lsrs	r3, r3, #1
 8002d58:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	f47f af2e 	bne.w	8002bbe <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f003 ff90 	bl	8006c8c <USB_ReadInterrupts>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002d72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d76:	d122      	bne.n	8002dbe <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	69fa      	ldr	r2, [r7, #28]
 8002d82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d86:	f023 0301 	bic.w	r3, r3, #1
 8002d8a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d108      	bne.n	8002da8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002d9e:	2100      	movs	r1, #0
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f000 fea3 	bl	8003aec <HAL_PCDEx_LPM_Callback>
 8002da6:	e002      	b.n	8002dae <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f006 fbc3 	bl	8009534 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	695a      	ldr	r2, [r3, #20]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002dbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f003 ff62 	bl	8006c8c <USB_ReadInterrupts>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002dce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002dd2:	d112      	bne.n	8002dfa <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d102      	bne.n	8002dea <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f006 fb7f 	bl	80094e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	695a      	ldr	r2, [r3, #20]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002df8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f003 ff44 	bl	8006c8c <USB_ReadInterrupts>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e0e:	f040 80b7 	bne.w	8002f80 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	69fa      	ldr	r2, [r7, #28]
 8002e1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e20:	f023 0301 	bic.w	r3, r3, #1
 8002e24:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2110      	movs	r1, #16
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f003 f811 	bl	8005e54 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e32:	2300      	movs	r3, #0
 8002e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e36:	e046      	b.n	8002ec6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e3a:	015a      	lsls	r2, r3, #5
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	4413      	add	r3, r2
 8002e40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e44:	461a      	mov	r2, r3
 8002e46:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002e4a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e4e:	015a      	lsls	r2, r3, #5
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	4413      	add	r3, r2
 8002e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e5c:	0151      	lsls	r1, r2, #5
 8002e5e:	69fa      	ldr	r2, [r7, #28]
 8002e60:	440a      	add	r2, r1
 8002e62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002e66:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002e6a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e6e:	015a      	lsls	r2, r3, #5
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	4413      	add	r3, r2
 8002e74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e78:	461a      	mov	r2, r3
 8002e7a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002e7e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e82:	015a      	lsls	r2, r3, #5
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	4413      	add	r3, r2
 8002e88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e90:	0151      	lsls	r1, r2, #5
 8002e92:	69fa      	ldr	r2, [r7, #28]
 8002e94:	440a      	add	r2, r1
 8002e96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002e9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002e9e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ea2:	015a      	lsls	r2, r3, #5
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002eb0:	0151      	lsls	r1, r2, #5
 8002eb2:	69fa      	ldr	r2, [r7, #28]
 8002eb4:	440a      	add	r2, r1
 8002eb6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002eba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002ebe:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	791b      	ldrb	r3, [r3, #4]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d3b2      	bcc.n	8002e38 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	69fa      	ldr	r2, [r7, #28]
 8002edc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ee0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002ee4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	7bdb      	ldrb	r3, [r3, #15]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d016      	beq.n	8002f1c <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ef4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ef8:	69fa      	ldr	r2, [r7, #28]
 8002efa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002efe:	f043 030b 	orr.w	r3, r3, #11
 8002f02:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0e:	69fa      	ldr	r2, [r7, #28]
 8002f10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f14:	f043 030b 	orr.w	r3, r3, #11
 8002f18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f1a:	e015      	b.n	8002f48 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	69fa      	ldr	r2, [r7, #28]
 8002f26:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f2a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002f2e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002f32:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	69fa      	ldr	r2, [r7, #28]
 8002f3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f42:	f043 030b 	orr.w	r3, r3, #11
 8002f46:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	69fa      	ldr	r2, [r7, #28]
 8002f52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f56:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002f5a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6818      	ldr	r0, [r3, #0]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	f003 ff52 	bl	8006e14 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	695a      	ldr	r2, [r3, #20]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002f7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f003 fe81 	bl	8006c8c <USB_ReadInterrupts>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f94:	d123      	bne.n	8002fde <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f003 ff17 	bl	8006dce <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f002 ffce 	bl	8005f46 <USB_GetDevSpeed>
 8002faa:	4603      	mov	r3, r0
 8002fac:	461a      	mov	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681c      	ldr	r4, [r3, #0]
 8002fb6:	f001 fa09 	bl	80043cc <HAL_RCC_GetHCLKFreq>
 8002fba:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	4620      	mov	r0, r4
 8002fc4:	f002 fcd2 	bl	800596c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f006 fa64 	bl	8009496 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	695a      	ldr	r2, [r3, #20]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002fdc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f003 fe52 	bl	8006c8c <USB_ReadInterrupts>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	f003 0308 	and.w	r3, r3, #8
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d10a      	bne.n	8003008 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f006 fa41 	bl	800947a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	695a      	ldr	r2, [r3, #20]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f002 0208 	and.w	r2, r2, #8
 8003006:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4618      	mov	r0, r3
 800300e:	f003 fe3d 	bl	8006c8c <USB_ReadInterrupts>
 8003012:	4603      	mov	r3, r0
 8003014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003018:	2b80      	cmp	r3, #128	@ 0x80
 800301a:	d123      	bne.n	8003064 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800301c:	6a3b      	ldr	r3, [r7, #32]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003024:	6a3b      	ldr	r3, [r7, #32]
 8003026:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003028:	2301      	movs	r3, #1
 800302a:	627b      	str	r3, [r7, #36]	@ 0x24
 800302c:	e014      	b.n	8003058 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003032:	4613      	mov	r3, r2
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	4413      	add	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	440b      	add	r3, r1
 800303c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d105      	bne.n	8003052 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003048:	b2db      	uxtb	r3, r3
 800304a:	4619      	mov	r1, r3
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 fb0a 	bl	8003666 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003054:	3301      	adds	r3, #1
 8003056:	627b      	str	r3, [r7, #36]	@ 0x24
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	791b      	ldrb	r3, [r3, #4]
 800305c:	461a      	mov	r2, r3
 800305e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003060:	4293      	cmp	r3, r2
 8003062:	d3e4      	bcc.n	800302e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4618      	mov	r0, r3
 800306a:	f003 fe0f 	bl	8006c8c <USB_ReadInterrupts>
 800306e:	4603      	mov	r3, r0
 8003070:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003074:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003078:	d13c      	bne.n	80030f4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800307a:	2301      	movs	r3, #1
 800307c:	627b      	str	r3, [r7, #36]	@ 0x24
 800307e:	e02b      	b.n	80030d8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003082:	015a      	lsls	r2, r3, #5
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	4413      	add	r3, r2
 8003088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003090:	6879      	ldr	r1, [r7, #4]
 8003092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003094:	4613      	mov	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	4413      	add	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	3318      	adds	r3, #24
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d115      	bne.n	80030d2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80030a6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	da12      	bge.n	80030d2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80030ac:	6879      	ldr	r1, [r7, #4]
 80030ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030b0:	4613      	mov	r3, r2
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	4413      	add	r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	440b      	add	r3, r1
 80030ba:	3317      	adds	r3, #23
 80030bc:	2201      	movs	r2, #1
 80030be:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80030c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	4619      	mov	r1, r3
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f000 faca 	bl	8003666 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d4:	3301      	adds	r3, #1
 80030d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	791b      	ldrb	r3, [r3, #4]
 80030dc:	461a      	mov	r2, r3
 80030de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d3cd      	bcc.n	8003080 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	695a      	ldr	r2, [r3, #20]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80030f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f003 fdc7 	bl	8006c8c <USB_ReadInterrupts>
 80030fe:	4603      	mov	r3, r0
 8003100:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003104:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003108:	d156      	bne.n	80031b8 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800310a:	2301      	movs	r3, #1
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24
 800310e:	e045      	b.n	800319c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003112:	015a      	lsls	r2, r3, #5
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	4413      	add	r3, r2
 8003118:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003120:	6879      	ldr	r1, [r7, #4]
 8003122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003124:	4613      	mov	r3, r2
 8003126:	00db      	lsls	r3, r3, #3
 8003128:	4413      	add	r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	440b      	add	r3, r1
 800312e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d12e      	bne.n	8003196 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003138:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800313a:	2b00      	cmp	r3, #0
 800313c:	da2b      	bge.n	8003196 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	0c1a      	lsrs	r2, r3, #16
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003148:	4053      	eors	r3, r2
 800314a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800314e:	2b00      	cmp	r3, #0
 8003150:	d121      	bne.n	8003196 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003152:	6879      	ldr	r1, [r7, #4]
 8003154:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003156:	4613      	mov	r3, r2
 8003158:	00db      	lsls	r3, r3, #3
 800315a:	4413      	add	r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	440b      	add	r3, r1
 8003160:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003164:	2201      	movs	r2, #1
 8003166:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003174:	6a3b      	ldr	r3, [r7, #32]
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10a      	bne.n	8003196 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	69fa      	ldr	r2, [r7, #28]
 800318a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800318e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003192:	6053      	str	r3, [r2, #4]
            break;
 8003194:	e008      	b.n	80031a8 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003198:	3301      	adds	r3, #1
 800319a:	627b      	str	r3, [r7, #36]	@ 0x24
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	791b      	ldrb	r3, [r3, #4]
 80031a0:	461a      	mov	r2, r3
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d3b3      	bcc.n	8003110 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	695a      	ldr	r2, [r3, #20]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80031b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4618      	mov	r0, r3
 80031be:	f003 fd65 	bl	8006c8c <USB_ReadInterrupts>
 80031c2:	4603      	mov	r3, r0
 80031c4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80031c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031cc:	d10a      	bne.n	80031e4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f006 f9e2 	bl	8009598 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	695a      	ldr	r2, [r3, #20]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80031e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f003 fd4f 	bl	8006c8c <USB_ReadInterrupts>
 80031ee:	4603      	mov	r3, r0
 80031f0:	f003 0304 	and.w	r3, r3, #4
 80031f4:	2b04      	cmp	r3, #4
 80031f6:	d115      	bne.n	8003224 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	f003 0304 	and.w	r3, r3, #4
 8003206:	2b00      	cmp	r3, #0
 8003208:	d002      	beq.n	8003210 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f006 f9d2 	bl	80095b4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	6859      	ldr	r1, [r3, #4]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	430a      	orrs	r2, r1
 800321e:	605a      	str	r2, [r3, #4]
 8003220:	e000      	b.n	8003224 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003222:	bf00      	nop
    }
  }
}
 8003224:	3734      	adds	r7, #52	@ 0x34
 8003226:	46bd      	mov	sp, r7
 8003228:	bd90      	pop	{r4, r7, pc}

0800322a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800322a:	b580      	push	{r7, lr}
 800322c:	b082      	sub	sp, #8
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
 8003232:	460b      	mov	r3, r1
 8003234:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800323c:	2b01      	cmp	r3, #1
 800323e:	d101      	bne.n	8003244 <HAL_PCD_SetAddress+0x1a>
 8003240:	2302      	movs	r3, #2
 8003242:	e012      	b.n	800326a <HAL_PCD_SetAddress+0x40>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	78fa      	ldrb	r2, [r7, #3]
 8003250:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	78fa      	ldrb	r2, [r7, #3]
 8003258:	4611      	mov	r1, r2
 800325a:	4618      	mov	r0, r3
 800325c:	f003 fcae 	bl	8006bbc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003272:	b580      	push	{r7, lr}
 8003274:	b084      	sub	sp, #16
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
 800327a:	4608      	mov	r0, r1
 800327c:	4611      	mov	r1, r2
 800327e:	461a      	mov	r2, r3
 8003280:	4603      	mov	r3, r0
 8003282:	70fb      	strb	r3, [r7, #3]
 8003284:	460b      	mov	r3, r1
 8003286:	803b      	strh	r3, [r7, #0]
 8003288:	4613      	mov	r3, r2
 800328a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800328c:	2300      	movs	r3, #0
 800328e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003290:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003294:	2b00      	cmp	r3, #0
 8003296:	da0f      	bge.n	80032b8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003298:	78fb      	ldrb	r3, [r7, #3]
 800329a:	f003 020f 	and.w	r2, r3, #15
 800329e:	4613      	mov	r3, r2
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	4413      	add	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	3310      	adds	r3, #16
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	4413      	add	r3, r2
 80032ac:	3304      	adds	r3, #4
 80032ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2201      	movs	r2, #1
 80032b4:	705a      	strb	r2, [r3, #1]
 80032b6:	e00f      	b.n	80032d8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032b8:	78fb      	ldrb	r3, [r7, #3]
 80032ba:	f003 020f 	and.w	r2, r3, #15
 80032be:	4613      	mov	r3, r2
 80032c0:	00db      	lsls	r3, r3, #3
 80032c2:	4413      	add	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	4413      	add	r3, r2
 80032ce:	3304      	adds	r3, #4
 80032d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80032d8:	78fb      	ldrb	r3, [r7, #3]
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	b2da      	uxtb	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80032e4:	883b      	ldrh	r3, [r7, #0]
 80032e6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	78ba      	ldrb	r2, [r7, #2]
 80032f2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	785b      	ldrb	r3, [r3, #1]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d004      	beq.n	8003306 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	461a      	mov	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003306:	78bb      	ldrb	r3, [r7, #2]
 8003308:	2b02      	cmp	r3, #2
 800330a:	d102      	bne.n	8003312 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003318:	2b01      	cmp	r3, #1
 800331a:	d101      	bne.n	8003320 <HAL_PCD_EP_Open+0xae>
 800331c:	2302      	movs	r3, #2
 800331e:	e00e      	b.n	800333e <HAL_PCD_EP_Open+0xcc>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	68f9      	ldr	r1, [r7, #12]
 800332e:	4618      	mov	r0, r3
 8003330:	f002 fe2e 	bl	8005f90 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800333c:	7afb      	ldrb	r3, [r7, #11]
}
 800333e:	4618      	mov	r0, r3
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003346:	b580      	push	{r7, lr}
 8003348:	b084      	sub	sp, #16
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
 800334e:	460b      	mov	r3, r1
 8003350:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003352:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003356:	2b00      	cmp	r3, #0
 8003358:	da0f      	bge.n	800337a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800335a:	78fb      	ldrb	r3, [r7, #3]
 800335c:	f003 020f 	and.w	r2, r3, #15
 8003360:	4613      	mov	r3, r2
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	4413      	add	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	3310      	adds	r3, #16
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	4413      	add	r3, r2
 800336e:	3304      	adds	r3, #4
 8003370:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2201      	movs	r2, #1
 8003376:	705a      	strb	r2, [r3, #1]
 8003378:	e00f      	b.n	800339a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800337a:	78fb      	ldrb	r3, [r7, #3]
 800337c:	f003 020f 	and.w	r2, r3, #15
 8003380:	4613      	mov	r3, r2
 8003382:	00db      	lsls	r3, r3, #3
 8003384:	4413      	add	r3, r2
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	4413      	add	r3, r2
 8003390:	3304      	adds	r3, #4
 8003392:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800339a:	78fb      	ldrb	r3, [r7, #3]
 800339c:	f003 030f 	and.w	r3, r3, #15
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d101      	bne.n	80033b4 <HAL_PCD_EP_Close+0x6e>
 80033b0:	2302      	movs	r3, #2
 80033b2:	e00e      	b.n	80033d2 <HAL_PCD_EP_Close+0x8c>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68f9      	ldr	r1, [r7, #12]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f002 fe6c 	bl	80060a0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3710      	adds	r7, #16
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}

080033da <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b086      	sub	sp, #24
 80033de:	af00      	add	r7, sp, #0
 80033e0:	60f8      	str	r0, [r7, #12]
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	603b      	str	r3, [r7, #0]
 80033e6:	460b      	mov	r3, r1
 80033e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033ea:	7afb      	ldrb	r3, [r7, #11]
 80033ec:	f003 020f 	and.w	r2, r3, #15
 80033f0:	4613      	mov	r3, r2
 80033f2:	00db      	lsls	r3, r3, #3
 80033f4:	4413      	add	r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033fc:	68fa      	ldr	r2, [r7, #12]
 80033fe:	4413      	add	r3, r2
 8003400:	3304      	adds	r3, #4
 8003402:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	2200      	movs	r2, #0
 8003414:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	2200      	movs	r2, #0
 800341a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800341c:	7afb      	ldrb	r3, [r7, #11]
 800341e:	f003 030f 	and.w	r3, r3, #15
 8003422:	b2da      	uxtb	r2, r3
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	799b      	ldrb	r3, [r3, #6]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d102      	bne.n	8003436 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6818      	ldr	r0, [r3, #0]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	799b      	ldrb	r3, [r3, #6]
 800343e:	461a      	mov	r2, r3
 8003440:	6979      	ldr	r1, [r7, #20]
 8003442:	f002 ff09 	bl	8006258 <USB_EPStartXfer>

  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	3718      	adds	r7, #24
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	460b      	mov	r3, r1
 800345a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800345c:	78fb      	ldrb	r3, [r7, #3]
 800345e:	f003 020f 	and.w	r2, r3, #15
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	4613      	mov	r3, r2
 8003466:	00db      	lsls	r3, r3, #3
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003472:	681b      	ldr	r3, [r3, #0]
}
 8003474:	4618      	mov	r0, r3
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	607a      	str	r2, [r7, #4]
 800348a:	603b      	str	r3, [r7, #0]
 800348c:	460b      	mov	r3, r1
 800348e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003490:	7afb      	ldrb	r3, [r7, #11]
 8003492:	f003 020f 	and.w	r2, r3, #15
 8003496:	4613      	mov	r3, r2
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	4413      	add	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	3310      	adds	r3, #16
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	4413      	add	r3, r2
 80034a4:	3304      	adds	r3, #4
 80034a6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	2200      	movs	r2, #0
 80034b8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	2201      	movs	r2, #1
 80034be:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80034c0:	7afb      	ldrb	r3, [r7, #11]
 80034c2:	f003 030f 	and.w	r3, r3, #15
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	799b      	ldrb	r3, [r3, #6]
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d102      	bne.n	80034da <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6818      	ldr	r0, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	799b      	ldrb	r3, [r3, #6]
 80034e2:	461a      	mov	r2, r3
 80034e4:	6979      	ldr	r1, [r7, #20]
 80034e6:	f002 feb7 	bl	8006258 <USB_EPStartXfer>

  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3718      	adds	r7, #24
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	460b      	mov	r3, r1
 80034fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003500:	78fb      	ldrb	r3, [r7, #3]
 8003502:	f003 030f 	and.w	r3, r3, #15
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	7912      	ldrb	r2, [r2, #4]
 800350a:	4293      	cmp	r3, r2
 800350c:	d901      	bls.n	8003512 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e04f      	b.n	80035b2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003512:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003516:	2b00      	cmp	r3, #0
 8003518:	da0f      	bge.n	800353a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800351a:	78fb      	ldrb	r3, [r7, #3]
 800351c:	f003 020f 	and.w	r2, r3, #15
 8003520:	4613      	mov	r3, r2
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	4413      	add	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	3310      	adds	r3, #16
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	4413      	add	r3, r2
 800352e:	3304      	adds	r3, #4
 8003530:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2201      	movs	r2, #1
 8003536:	705a      	strb	r2, [r3, #1]
 8003538:	e00d      	b.n	8003556 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800353a:	78fa      	ldrb	r2, [r7, #3]
 800353c:	4613      	mov	r3, r2
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	4413      	add	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	4413      	add	r3, r2
 800354c:	3304      	adds	r3, #4
 800354e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2201      	movs	r2, #1
 800355a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800355c:	78fb      	ldrb	r3, [r7, #3]
 800355e:	f003 030f 	and.w	r3, r3, #15
 8003562:	b2da      	uxtb	r2, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800356e:	2b01      	cmp	r3, #1
 8003570:	d101      	bne.n	8003576 <HAL_PCD_EP_SetStall+0x82>
 8003572:	2302      	movs	r3, #2
 8003574:	e01d      	b.n	80035b2 <HAL_PCD_EP_SetStall+0xbe>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2201      	movs	r2, #1
 800357a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68f9      	ldr	r1, [r7, #12]
 8003584:	4618      	mov	r0, r3
 8003586:	f003 fa45 	bl	8006a14 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800358a:	78fb      	ldrb	r3, [r7, #3]
 800358c:	f003 030f 	and.w	r3, r3, #15
 8003590:	2b00      	cmp	r3, #0
 8003592:	d109      	bne.n	80035a8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6818      	ldr	r0, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	7999      	ldrb	r1, [r3, #6]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035a2:	461a      	mov	r2, r3
 80035a4:	f003 fc36 	bl	8006e14 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035ba:	b580      	push	{r7, lr}
 80035bc:	b084      	sub	sp, #16
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
 80035c2:	460b      	mov	r3, r1
 80035c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80035c6:	78fb      	ldrb	r3, [r7, #3]
 80035c8:	f003 030f 	and.w	r3, r3, #15
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	7912      	ldrb	r2, [r2, #4]
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d901      	bls.n	80035d8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e042      	b.n	800365e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80035d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	da0f      	bge.n	8003600 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035e0:	78fb      	ldrb	r3, [r7, #3]
 80035e2:	f003 020f 	and.w	r2, r3, #15
 80035e6:	4613      	mov	r3, r2
 80035e8:	00db      	lsls	r3, r3, #3
 80035ea:	4413      	add	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	3310      	adds	r3, #16
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	4413      	add	r3, r2
 80035f4:	3304      	adds	r3, #4
 80035f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2201      	movs	r2, #1
 80035fc:	705a      	strb	r2, [r3, #1]
 80035fe:	e00f      	b.n	8003620 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003600:	78fb      	ldrb	r3, [r7, #3]
 8003602:	f003 020f 	and.w	r2, r3, #15
 8003606:	4613      	mov	r3, r2
 8003608:	00db      	lsls	r3, r3, #3
 800360a:	4413      	add	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	4413      	add	r3, r2
 8003616:	3304      	adds	r3, #4
 8003618:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003626:	78fb      	ldrb	r3, [r7, #3]
 8003628:	f003 030f 	and.w	r3, r3, #15
 800362c:	b2da      	uxtb	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003638:	2b01      	cmp	r3, #1
 800363a:	d101      	bne.n	8003640 <HAL_PCD_EP_ClrStall+0x86>
 800363c:	2302      	movs	r3, #2
 800363e:	e00e      	b.n	800365e <HAL_PCD_EP_ClrStall+0xa4>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68f9      	ldr	r1, [r7, #12]
 800364e:	4618      	mov	r0, r3
 8003650:	f003 fa4e 	bl	8006af0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b084      	sub	sp, #16
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
 800366e:	460b      	mov	r3, r1
 8003670:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003672:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003676:	2b00      	cmp	r3, #0
 8003678:	da0c      	bge.n	8003694 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800367a:	78fb      	ldrb	r3, [r7, #3]
 800367c:	f003 020f 	and.w	r2, r3, #15
 8003680:	4613      	mov	r3, r2
 8003682:	00db      	lsls	r3, r3, #3
 8003684:	4413      	add	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	3310      	adds	r3, #16
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	4413      	add	r3, r2
 800368e:	3304      	adds	r3, #4
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	e00c      	b.n	80036ae <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003694:	78fb      	ldrb	r3, [r7, #3]
 8003696:	f003 020f 	and.w	r2, r3, #15
 800369a:	4613      	mov	r3, r2
 800369c:	00db      	lsls	r3, r3, #3
 800369e:	4413      	add	r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	4413      	add	r3, r2
 80036aa:	3304      	adds	r3, #4
 80036ac:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68f9      	ldr	r1, [r7, #12]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f003 f86d 	bl	8006794 <USB_EPStopXfer>
 80036ba:	4603      	mov	r3, r0
 80036bc:	72fb      	strb	r3, [r7, #11]

  return ret;
 80036be:	7afb      	ldrb	r3, [r7, #11]
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3710      	adds	r7, #16
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	@ 0x28
 80036cc:	af02      	add	r7, sp, #8
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	4613      	mov	r3, r2
 80036e0:	00db      	lsls	r3, r3, #3
 80036e2:	4413      	add	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	3310      	adds	r3, #16
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	4413      	add	r3, r2
 80036ec:	3304      	adds	r3, #4
 80036ee:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	695a      	ldr	r2, [r3, #20]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d901      	bls.n	8003700 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e06b      	b.n	80037d8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	691a      	ldr	r2, [r3, #16]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	69fa      	ldr	r2, [r7, #28]
 8003712:	429a      	cmp	r2, r3
 8003714:	d902      	bls.n	800371c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	3303      	adds	r3, #3
 8003720:	089b      	lsrs	r3, r3, #2
 8003722:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003724:	e02a      	b.n	800377c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	691a      	ldr	r2, [r3, #16]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	69fa      	ldr	r2, [r7, #28]
 8003738:	429a      	cmp	r2, r3
 800373a:	d902      	bls.n	8003742 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	3303      	adds	r3, #3
 8003746:	089b      	lsrs	r3, r3, #2
 8003748:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	68d9      	ldr	r1, [r3, #12]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	b2da      	uxtb	r2, r3
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800375a:	9300      	str	r3, [sp, #0]
 800375c:	4603      	mov	r3, r0
 800375e:	6978      	ldr	r0, [r7, #20]
 8003760:	f003 f8c2 	bl	80068e8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	441a      	add	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	695a      	ldr	r2, [r3, #20]
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	441a      	add	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	015a      	lsls	r2, r3, #5
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	4413      	add	r3, r2
 8003784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	429a      	cmp	r2, r3
 8003790:	d809      	bhi.n	80037a6 <PCD_WriteEmptyTxFifo+0xde>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	695a      	ldr	r2, [r3, #20]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800379a:	429a      	cmp	r2, r3
 800379c:	d203      	bcs.n	80037a6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d1bf      	bne.n	8003726 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	691a      	ldr	r2, [r3, #16]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d811      	bhi.n	80037d6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	f003 030f 	and.w	r3, r3, #15
 80037b8:	2201      	movs	r2, #1
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	43db      	mvns	r3, r3
 80037cc:	6939      	ldr	r1, [r7, #16]
 80037ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80037d2:	4013      	ands	r3, r2
 80037d4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3720      	adds	r7, #32
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b088      	sub	sp, #32
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	333c      	adds	r3, #60	@ 0x3c
 80037f8:	3304      	adds	r3, #4
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	015a      	lsls	r2, r3, #5
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	4413      	add	r3, r2
 8003806:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	799b      	ldrb	r3, [r3, #6]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d17b      	bne.n	800390e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	f003 0308 	and.w	r3, r3, #8
 800381c:	2b00      	cmp	r3, #0
 800381e:	d015      	beq.n	800384c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	4a61      	ldr	r2, [pc, #388]	@ (80039a8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003824:	4293      	cmp	r3, r2
 8003826:	f240 80b9 	bls.w	800399c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003830:	2b00      	cmp	r3, #0
 8003832:	f000 80b3 	beq.w	800399c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	015a      	lsls	r2, r3, #5
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	4413      	add	r3, r2
 800383e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003842:	461a      	mov	r2, r3
 8003844:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003848:	6093      	str	r3, [r2, #8]
 800384a:	e0a7      	b.n	800399c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	f003 0320 	and.w	r3, r3, #32
 8003852:	2b00      	cmp	r3, #0
 8003854:	d009      	beq.n	800386a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	015a      	lsls	r2, r3, #5
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	4413      	add	r3, r2
 800385e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003862:	461a      	mov	r2, r3
 8003864:	2320      	movs	r3, #32
 8003866:	6093      	str	r3, [r2, #8]
 8003868:	e098      	b.n	800399c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003870:	2b00      	cmp	r3, #0
 8003872:	f040 8093 	bne.w	800399c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	4a4b      	ldr	r2, [pc, #300]	@ (80039a8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d90f      	bls.n	800389e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00a      	beq.n	800389e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	015a      	lsls	r2, r3, #5
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	4413      	add	r3, r2
 8003890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003894:	461a      	mov	r2, r3
 8003896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800389a:	6093      	str	r3, [r2, #8]
 800389c:	e07e      	b.n	800399c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	4613      	mov	r3, r2
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	4413      	add	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	4413      	add	r3, r2
 80038b0:	3304      	adds	r3, #4
 80038b2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6a1a      	ldr	r2, [r3, #32]
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	0159      	lsls	r1, r3, #5
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	440b      	add	r3, r1
 80038c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ca:	1ad2      	subs	r2, r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d114      	bne.n	8003900 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d109      	bne.n	80038f2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6818      	ldr	r0, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80038e8:	461a      	mov	r2, r3
 80038ea:	2101      	movs	r1, #1
 80038ec:	f003 fa92 	bl	8006e14 <USB_EP0_OutStart>
 80038f0:	e006      	b.n	8003900 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	68da      	ldr	r2, [r3, #12]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	441a      	add	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	b2db      	uxtb	r3, r3
 8003904:	4619      	mov	r1, r3
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f005 fd82 	bl	8009410 <HAL_PCD_DataOutStageCallback>
 800390c:	e046      	b.n	800399c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	4a26      	ldr	r2, [pc, #152]	@ (80039ac <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d124      	bne.n	8003960 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00a      	beq.n	8003936 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	015a      	lsls	r2, r3, #5
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	4413      	add	r3, r2
 8003928:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800392c:	461a      	mov	r2, r3
 800392e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003932:	6093      	str	r3, [r2, #8]
 8003934:	e032      	b.n	800399c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	f003 0320 	and.w	r3, r3, #32
 800393c:	2b00      	cmp	r3, #0
 800393e:	d008      	beq.n	8003952 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	015a      	lsls	r2, r3, #5
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	4413      	add	r3, r2
 8003948:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800394c:	461a      	mov	r2, r3
 800394e:	2320      	movs	r3, #32
 8003950:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	b2db      	uxtb	r3, r3
 8003956:	4619      	mov	r1, r3
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f005 fd59 	bl	8009410 <HAL_PCD_DataOutStageCallback>
 800395e:	e01d      	b.n	800399c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d114      	bne.n	8003990 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003966:	6879      	ldr	r1, [r7, #4]
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	4613      	mov	r3, r2
 800396c:	00db      	lsls	r3, r3, #3
 800396e:	4413      	add	r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	440b      	add	r3, r1
 8003974:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d108      	bne.n	8003990 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6818      	ldr	r0, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003988:	461a      	mov	r2, r3
 800398a:	2100      	movs	r1, #0
 800398c:	f003 fa42 	bl	8006e14 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	b2db      	uxtb	r3, r3
 8003994:	4619      	mov	r1, r3
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f005 fd3a 	bl	8009410 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3720      	adds	r7, #32
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	4f54300a 	.word	0x4f54300a
 80039ac:	4f54310a 	.word	0x4f54310a

080039b0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	333c      	adds	r3, #60	@ 0x3c
 80039c8:	3304      	adds	r3, #4
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	015a      	lsls	r2, r3, #5
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	4413      	add	r3, r2
 80039d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	4a15      	ldr	r2, [pc, #84]	@ (8003a38 <PCD_EP_OutSetupPacket_int+0x88>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d90e      	bls.n	8003a04 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d009      	beq.n	8003a04 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	015a      	lsls	r2, r3, #5
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	4413      	add	r3, r2
 80039f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039fc:	461a      	mov	r2, r3
 80039fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a02:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f005 fcf1 	bl	80093ec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8003a38 <PCD_EP_OutSetupPacket_int+0x88>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d90c      	bls.n	8003a2c <PCD_EP_OutSetupPacket_int+0x7c>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	799b      	ldrb	r3, [r3, #6]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d108      	bne.n	8003a2c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6818      	ldr	r0, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003a24:	461a      	mov	r2, r3
 8003a26:	2101      	movs	r1, #1
 8003a28:	f003 f9f4 	bl	8006e14 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3718      	adds	r7, #24
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	4f54300a 	.word	0x4f54300a

08003a3c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	460b      	mov	r3, r1
 8003a46:	70fb      	strb	r3, [r7, #3]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a52:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003a54:	78fb      	ldrb	r3, [r7, #3]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d107      	bne.n	8003a6a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003a5a:	883b      	ldrh	r3, [r7, #0]
 8003a5c:	0419      	lsls	r1, r3, #16
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68ba      	ldr	r2, [r7, #8]
 8003a64:	430a      	orrs	r2, r1
 8003a66:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a68:	e028      	b.n	8003abc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a70:	0c1b      	lsrs	r3, r3, #16
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	4413      	add	r3, r2
 8003a76:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a78:	2300      	movs	r3, #0
 8003a7a:	73fb      	strb	r3, [r7, #15]
 8003a7c:	e00d      	b.n	8003a9a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	7bfb      	ldrb	r3, [r7, #15]
 8003a84:	3340      	adds	r3, #64	@ 0x40
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	4413      	add	r3, r2
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	0c1b      	lsrs	r3, r3, #16
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	4413      	add	r3, r2
 8003a92:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a94:	7bfb      	ldrb	r3, [r7, #15]
 8003a96:	3301      	adds	r3, #1
 8003a98:	73fb      	strb	r3, [r7, #15]
 8003a9a:	7bfa      	ldrb	r2, [r7, #15]
 8003a9c:	78fb      	ldrb	r3, [r7, #3]
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d3ec      	bcc.n	8003a7e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003aa4:	883b      	ldrh	r3, [r7, #0]
 8003aa6:	0418      	lsls	r0, r3, #16
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6819      	ldr	r1, [r3, #0]
 8003aac:	78fb      	ldrb	r3, [r7, #3]
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	68ba      	ldr	r2, [r7, #8]
 8003ab2:	4302      	orrs	r2, r0
 8003ab4:	3340      	adds	r3, #64	@ 0x40
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	440b      	add	r3, r1
 8003aba:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3714      	adds	r7, #20
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b083      	sub	sp, #12
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	887a      	ldrh	r2, [r7, #2]
 8003adc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	460b      	mov	r3, r1
 8003af6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003af8:	bf00      	nop
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e267      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d075      	beq.n	8003c0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b22:	4b88      	ldr	r3, [pc, #544]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 030c 	and.w	r3, r3, #12
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d00c      	beq.n	8003b48 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b2e:	4b85      	ldr	r3, [pc, #532]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b36:	2b08      	cmp	r3, #8
 8003b38:	d112      	bne.n	8003b60 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b3a:	4b82      	ldr	r3, [pc, #520]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b46:	d10b      	bne.n	8003b60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b48:	4b7e      	ldr	r3, [pc, #504]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d05b      	beq.n	8003c0c <HAL_RCC_OscConfig+0x108>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d157      	bne.n	8003c0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e242      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b68:	d106      	bne.n	8003b78 <HAL_RCC_OscConfig+0x74>
 8003b6a:	4b76      	ldr	r3, [pc, #472]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a75      	ldr	r2, [pc, #468]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	e01d      	b.n	8003bb4 <HAL_RCC_OscConfig+0xb0>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b80:	d10c      	bne.n	8003b9c <HAL_RCC_OscConfig+0x98>
 8003b82:	4b70      	ldr	r3, [pc, #448]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a6f      	ldr	r2, [pc, #444]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	4b6d      	ldr	r3, [pc, #436]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a6c      	ldr	r2, [pc, #432]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	e00b      	b.n	8003bb4 <HAL_RCC_OscConfig+0xb0>
 8003b9c:	4b69      	ldr	r3, [pc, #420]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a68      	ldr	r2, [pc, #416]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003ba2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	4b66      	ldr	r3, [pc, #408]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a65      	ldr	r2, [pc, #404]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003bae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d013      	beq.n	8003be4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbc:	f7fd fd26 	bl	800160c <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bc4:	f7fd fd22 	bl	800160c <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b64      	cmp	r3, #100	@ 0x64
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e207      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd6:	4b5b      	ldr	r3, [pc, #364]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d0f0      	beq.n	8003bc4 <HAL_RCC_OscConfig+0xc0>
 8003be2:	e014      	b.n	8003c0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be4:	f7fd fd12 	bl	800160c <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bec:	f7fd fd0e 	bl	800160c <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b64      	cmp	r3, #100	@ 0x64
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e1f3      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bfe:	4b51      	ldr	r3, [pc, #324]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1f0      	bne.n	8003bec <HAL_RCC_OscConfig+0xe8>
 8003c0a:	e000      	b.n	8003c0e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d063      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c1a:	4b4a      	ldr	r3, [pc, #296]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f003 030c 	and.w	r3, r3, #12
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00b      	beq.n	8003c3e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c26:	4b47      	ldr	r3, [pc, #284]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d11c      	bne.n	8003c6c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c32:	4b44      	ldr	r3, [pc, #272]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d116      	bne.n	8003c6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c3e:	4b41      	ldr	r3, [pc, #260]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d005      	beq.n	8003c56 <HAL_RCC_OscConfig+0x152>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d001      	beq.n	8003c56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e1c7      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c56:	4b3b      	ldr	r3, [pc, #236]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	00db      	lsls	r3, r3, #3
 8003c64:	4937      	ldr	r1, [pc, #220]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c6a:	e03a      	b.n	8003ce2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d020      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c74:	4b34      	ldr	r3, [pc, #208]	@ (8003d48 <HAL_RCC_OscConfig+0x244>)
 8003c76:	2201      	movs	r2, #1
 8003c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7a:	f7fd fcc7 	bl	800160c <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c80:	e008      	b.n	8003c94 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c82:	f7fd fcc3 	bl	800160c <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d901      	bls.n	8003c94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e1a8      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c94:	4b2b      	ldr	r3, [pc, #172]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d0f0      	beq.n	8003c82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ca0:	4b28      	ldr	r3, [pc, #160]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	4925      	ldr	r1, [pc, #148]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	600b      	str	r3, [r1, #0]
 8003cb4:	e015      	b.n	8003ce2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cb6:	4b24      	ldr	r3, [pc, #144]	@ (8003d48 <HAL_RCC_OscConfig+0x244>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbc:	f7fd fca6 	bl	800160c <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cc2:	e008      	b.n	8003cd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc4:	f7fd fca2 	bl	800160c <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e187      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1f0      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d036      	beq.n	8003d5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d016      	beq.n	8003d24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cf6:	4b15      	ldr	r3, [pc, #84]	@ (8003d4c <HAL_RCC_OscConfig+0x248>)
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfc:	f7fd fc86 	bl	800160c <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d04:	f7fd fc82 	bl	800160c <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e167      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d16:	4b0b      	ldr	r3, [pc, #44]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d0f0      	beq.n	8003d04 <HAL_RCC_OscConfig+0x200>
 8003d22:	e01b      	b.n	8003d5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d24:	4b09      	ldr	r3, [pc, #36]	@ (8003d4c <HAL_RCC_OscConfig+0x248>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d2a:	f7fd fc6f 	bl	800160c <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d30:	e00e      	b.n	8003d50 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d32:	f7fd fc6b 	bl	800160c <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d907      	bls.n	8003d50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e150      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
 8003d44:	40023800 	.word	0x40023800
 8003d48:	42470000 	.word	0x42470000
 8003d4c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d50:	4b88      	ldr	r3, [pc, #544]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1ea      	bne.n	8003d32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f000 8097 	beq.w	8003e98 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d6e:	4b81      	ldr	r3, [pc, #516]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10f      	bne.n	8003d9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60bb      	str	r3, [r7, #8]
 8003d7e:	4b7d      	ldr	r3, [pc, #500]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d82:	4a7c      	ldr	r2, [pc, #496]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d88:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d8a:	4b7a      	ldr	r3, [pc, #488]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d92:	60bb      	str	r3, [r7, #8]
 8003d94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d96:	2301      	movs	r3, #1
 8003d98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d9a:	4b77      	ldr	r3, [pc, #476]	@ (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d118      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003da6:	4b74      	ldr	r3, [pc, #464]	@ (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a73      	ldr	r2, [pc, #460]	@ (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003dac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003db0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003db2:	f7fd fc2b 	bl	800160c <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dba:	f7fd fc27 	bl	800160c <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e10c      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dcc:	4b6a      	ldr	r3, [pc, #424]	@ (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0f0      	beq.n	8003dba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d106      	bne.n	8003dee <HAL_RCC_OscConfig+0x2ea>
 8003de0:	4b64      	ldr	r3, [pc, #400]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de4:	4a63      	ldr	r2, [pc, #396]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003de6:	f043 0301 	orr.w	r3, r3, #1
 8003dea:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dec:	e01c      	b.n	8003e28 <HAL_RCC_OscConfig+0x324>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	2b05      	cmp	r3, #5
 8003df4:	d10c      	bne.n	8003e10 <HAL_RCC_OscConfig+0x30c>
 8003df6:	4b5f      	ldr	r3, [pc, #380]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dfa:	4a5e      	ldr	r2, [pc, #376]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003dfc:	f043 0304 	orr.w	r3, r3, #4
 8003e00:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e02:	4b5c      	ldr	r3, [pc, #368]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e06:	4a5b      	ldr	r2, [pc, #364]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e08:	f043 0301 	orr.w	r3, r3, #1
 8003e0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e0e:	e00b      	b.n	8003e28 <HAL_RCC_OscConfig+0x324>
 8003e10:	4b58      	ldr	r3, [pc, #352]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e14:	4a57      	ldr	r2, [pc, #348]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e16:	f023 0301 	bic.w	r3, r3, #1
 8003e1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e1c:	4b55      	ldr	r3, [pc, #340]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e20:	4a54      	ldr	r2, [pc, #336]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e22:	f023 0304 	bic.w	r3, r3, #4
 8003e26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d015      	beq.n	8003e5c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e30:	f7fd fbec 	bl	800160c <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e36:	e00a      	b.n	8003e4e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e38:	f7fd fbe8 	bl	800160c <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e0cb      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e4e:	4b49      	ldr	r3, [pc, #292]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d0ee      	beq.n	8003e38 <HAL_RCC_OscConfig+0x334>
 8003e5a:	e014      	b.n	8003e86 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e5c:	f7fd fbd6 	bl	800160c <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e62:	e00a      	b.n	8003e7a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e64:	f7fd fbd2 	bl	800160c <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e0b5      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1ee      	bne.n	8003e64 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e86:	7dfb      	ldrb	r3, [r7, #23]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d105      	bne.n	8003e98 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e8c:	4b39      	ldr	r3, [pc, #228]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e90:	4a38      	ldr	r2, [pc, #224]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 80a1 	beq.w	8003fe4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ea2:	4b34      	ldr	r3, [pc, #208]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 030c 	and.w	r3, r3, #12
 8003eaa:	2b08      	cmp	r3, #8
 8003eac:	d05c      	beq.n	8003f68 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d141      	bne.n	8003f3a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eb6:	4b31      	ldr	r3, [pc, #196]	@ (8003f7c <HAL_RCC_OscConfig+0x478>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ebc:	f7fd fba6 	bl	800160c <HAL_GetTick>
 8003ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ec4:	f7fd fba2 	bl	800160c <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e087      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ed6:	4b27      	ldr	r3, [pc, #156]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1f0      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	69da      	ldr	r2, [r3, #28]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	431a      	orrs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef0:	019b      	lsls	r3, r3, #6
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef8:	085b      	lsrs	r3, r3, #1
 8003efa:	3b01      	subs	r3, #1
 8003efc:	041b      	lsls	r3, r3, #16
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f04:	061b      	lsls	r3, r3, #24
 8003f06:	491b      	ldr	r1, [pc, #108]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f7c <HAL_RCC_OscConfig+0x478>)
 8003f0e:	2201      	movs	r2, #1
 8003f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f12:	f7fd fb7b 	bl	800160c <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f18:	e008      	b.n	8003f2c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f1a:	f7fd fb77 	bl	800160c <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e05c      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f2c:	4b11      	ldr	r3, [pc, #68]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0f0      	beq.n	8003f1a <HAL_RCC_OscConfig+0x416>
 8003f38:	e054      	b.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f3a:	4b10      	ldr	r3, [pc, #64]	@ (8003f7c <HAL_RCC_OscConfig+0x478>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f40:	f7fd fb64 	bl	800160c <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f48:	f7fd fb60 	bl	800160c <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e045      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f5a:	4b06      	ldr	r3, [pc, #24]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1f0      	bne.n	8003f48 <HAL_RCC_OscConfig+0x444>
 8003f66:	e03d      	b.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	699b      	ldr	r3, [r3, #24]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d107      	bne.n	8003f80 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e038      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
 8003f74:	40023800 	.word	0x40023800
 8003f78:	40007000 	.word	0x40007000
 8003f7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f80:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff0 <HAL_RCC_OscConfig+0x4ec>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d028      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d121      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d11a      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003fb6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d111      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc6:	085b      	lsrs	r3, r3, #1
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d107      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fda:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d001      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e000      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3718      	adds	r7, #24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40023800 	.word	0x40023800

08003ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e0cc      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004008:	4b68      	ldr	r3, [pc, #416]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d90c      	bls.n	8004030 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b65      	ldr	r3, [pc, #404]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800401e:	4b63      	ldr	r3, [pc, #396]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0307 	and.w	r3, r3, #7
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	429a      	cmp	r2, r3
 800402a:	d001      	beq.n	8004030 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e0b8      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d020      	beq.n	800407e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0304 	and.w	r3, r3, #4
 8004044:	2b00      	cmp	r3, #0
 8004046:	d005      	beq.n	8004054 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004048:	4b59      	ldr	r3, [pc, #356]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	4a58      	ldr	r2, [pc, #352]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004052:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0308 	and.w	r3, r3, #8
 800405c:	2b00      	cmp	r3, #0
 800405e:	d005      	beq.n	800406c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004060:	4b53      	ldr	r3, [pc, #332]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	4a52      	ldr	r2, [pc, #328]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800406a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800406c:	4b50      	ldr	r3, [pc, #320]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	494d      	ldr	r1, [pc, #308]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800407a:	4313      	orrs	r3, r2
 800407c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	d044      	beq.n	8004114 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d107      	bne.n	80040a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004092:	4b47      	ldr	r3, [pc, #284]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d119      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e07f      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d003      	beq.n	80040b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ae:	2b03      	cmp	r3, #3
 80040b0:	d107      	bne.n	80040c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040b2:	4b3f      	ldr	r3, [pc, #252]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d109      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e06f      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c2:	4b3b      	ldr	r3, [pc, #236]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e067      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040d2:	4b37      	ldr	r3, [pc, #220]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f023 0203 	bic.w	r2, r3, #3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	4934      	ldr	r1, [pc, #208]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040e4:	f7fd fa92 	bl	800160c <HAL_GetTick>
 80040e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	e00a      	b.n	8004102 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040ec:	f7fd fa8e 	bl	800160c <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e04f      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004102:	4b2b      	ldr	r3, [pc, #172]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f003 020c 	and.w	r2, r3, #12
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	429a      	cmp	r2, r3
 8004112:	d1eb      	bne.n	80040ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004114:	4b25      	ldr	r3, [pc, #148]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	429a      	cmp	r2, r3
 8004120:	d20c      	bcs.n	800413c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004122:	4b22      	ldr	r3, [pc, #136]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	b2d2      	uxtb	r2, r2
 8004128:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800412a:	4b20      	ldr	r3, [pc, #128]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	429a      	cmp	r2, r3
 8004136:	d001      	beq.n	800413c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e032      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0304 	and.w	r3, r3, #4
 8004144:	2b00      	cmp	r3, #0
 8004146:	d008      	beq.n	800415a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004148:	4b19      	ldr	r3, [pc, #100]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	4916      	ldr	r1, [pc, #88]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004156:	4313      	orrs	r3, r2
 8004158:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0308 	and.w	r3, r3, #8
 8004162:	2b00      	cmp	r3, #0
 8004164:	d009      	beq.n	800417a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004166:	4b12      	ldr	r3, [pc, #72]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	490e      	ldr	r1, [pc, #56]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004176:	4313      	orrs	r3, r2
 8004178:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800417a:	f000 f821 	bl	80041c0 <HAL_RCC_GetSysClockFreq>
 800417e:	4602      	mov	r2, r0
 8004180:	4b0b      	ldr	r3, [pc, #44]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	091b      	lsrs	r3, r3, #4
 8004186:	f003 030f 	and.w	r3, r3, #15
 800418a:	490a      	ldr	r1, [pc, #40]	@ (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 800418c:	5ccb      	ldrb	r3, [r1, r3]
 800418e:	fa22 f303 	lsr.w	r3, r2, r3
 8004192:	4a09      	ldr	r2, [pc, #36]	@ (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004196:	4b09      	ldr	r3, [pc, #36]	@ (80041bc <HAL_RCC_ClockConfig+0x1c8>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4618      	mov	r0, r3
 800419c:	f7fd f9f2 	bl	8001584 <HAL_InitTick>

  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40023c00 	.word	0x40023c00
 80041b0:	40023800 	.word	0x40023800
 80041b4:	0800b0a0 	.word	0x0800b0a0
 80041b8:	20000000 	.word	0x20000000
 80041bc:	20000004 	.word	0x20000004

080041c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041c4:	b094      	sub	sp, #80	@ 0x50
 80041c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80041cc:	2300      	movs	r3, #0
 80041ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80041d0:	2300      	movs	r3, #0
 80041d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041d8:	4b79      	ldr	r3, [pc, #484]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f003 030c 	and.w	r3, r3, #12
 80041e0:	2b08      	cmp	r3, #8
 80041e2:	d00d      	beq.n	8004200 <HAL_RCC_GetSysClockFreq+0x40>
 80041e4:	2b08      	cmp	r3, #8
 80041e6:	f200 80e1 	bhi.w	80043ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <HAL_RCC_GetSysClockFreq+0x34>
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	d003      	beq.n	80041fa <HAL_RCC_GetSysClockFreq+0x3a>
 80041f2:	e0db      	b.n	80043ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041f4:	4b73      	ldr	r3, [pc, #460]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80041f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041f8:	e0db      	b.n	80043b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041fa:	4b73      	ldr	r3, [pc, #460]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80041fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041fe:	e0d8      	b.n	80043b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004200:	4b6f      	ldr	r3, [pc, #444]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004208:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800420a:	4b6d      	ldr	r3, [pc, #436]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d063      	beq.n	80042de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004216:	4b6a      	ldr	r3, [pc, #424]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	099b      	lsrs	r3, r3, #6
 800421c:	2200      	movs	r2, #0
 800421e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004220:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004224:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004228:	633b      	str	r3, [r7, #48]	@ 0x30
 800422a:	2300      	movs	r3, #0
 800422c:	637b      	str	r3, [r7, #52]	@ 0x34
 800422e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004232:	4622      	mov	r2, r4
 8004234:	462b      	mov	r3, r5
 8004236:	f04f 0000 	mov.w	r0, #0
 800423a:	f04f 0100 	mov.w	r1, #0
 800423e:	0159      	lsls	r1, r3, #5
 8004240:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004244:	0150      	lsls	r0, r2, #5
 8004246:	4602      	mov	r2, r0
 8004248:	460b      	mov	r3, r1
 800424a:	4621      	mov	r1, r4
 800424c:	1a51      	subs	r1, r2, r1
 800424e:	6139      	str	r1, [r7, #16]
 8004250:	4629      	mov	r1, r5
 8004252:	eb63 0301 	sbc.w	r3, r3, r1
 8004256:	617b      	str	r3, [r7, #20]
 8004258:	f04f 0200 	mov.w	r2, #0
 800425c:	f04f 0300 	mov.w	r3, #0
 8004260:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004264:	4659      	mov	r1, fp
 8004266:	018b      	lsls	r3, r1, #6
 8004268:	4651      	mov	r1, sl
 800426a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800426e:	4651      	mov	r1, sl
 8004270:	018a      	lsls	r2, r1, #6
 8004272:	4651      	mov	r1, sl
 8004274:	ebb2 0801 	subs.w	r8, r2, r1
 8004278:	4659      	mov	r1, fp
 800427a:	eb63 0901 	sbc.w	r9, r3, r1
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800428a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800428e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004292:	4690      	mov	r8, r2
 8004294:	4699      	mov	r9, r3
 8004296:	4623      	mov	r3, r4
 8004298:	eb18 0303 	adds.w	r3, r8, r3
 800429c:	60bb      	str	r3, [r7, #8]
 800429e:	462b      	mov	r3, r5
 80042a0:	eb49 0303 	adc.w	r3, r9, r3
 80042a4:	60fb      	str	r3, [r7, #12]
 80042a6:	f04f 0200 	mov.w	r2, #0
 80042aa:	f04f 0300 	mov.w	r3, #0
 80042ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80042b2:	4629      	mov	r1, r5
 80042b4:	024b      	lsls	r3, r1, #9
 80042b6:	4621      	mov	r1, r4
 80042b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042bc:	4621      	mov	r1, r4
 80042be:	024a      	lsls	r2, r1, #9
 80042c0:	4610      	mov	r0, r2
 80042c2:	4619      	mov	r1, r3
 80042c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042c6:	2200      	movs	r2, #0
 80042c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042d0:	f7fb ffd6 	bl	8000280 <__aeabi_uldivmod>
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	4613      	mov	r3, r2
 80042da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042dc:	e058      	b.n	8004390 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042de:	4b38      	ldr	r3, [pc, #224]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	099b      	lsrs	r3, r3, #6
 80042e4:	2200      	movs	r2, #0
 80042e6:	4618      	mov	r0, r3
 80042e8:	4611      	mov	r1, r2
 80042ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042ee:	623b      	str	r3, [r7, #32]
 80042f0:	2300      	movs	r3, #0
 80042f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80042f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042f8:	4642      	mov	r2, r8
 80042fa:	464b      	mov	r3, r9
 80042fc:	f04f 0000 	mov.w	r0, #0
 8004300:	f04f 0100 	mov.w	r1, #0
 8004304:	0159      	lsls	r1, r3, #5
 8004306:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800430a:	0150      	lsls	r0, r2, #5
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	4641      	mov	r1, r8
 8004312:	ebb2 0a01 	subs.w	sl, r2, r1
 8004316:	4649      	mov	r1, r9
 8004318:	eb63 0b01 	sbc.w	fp, r3, r1
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004328:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800432c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004330:	ebb2 040a 	subs.w	r4, r2, sl
 8004334:	eb63 050b 	sbc.w	r5, r3, fp
 8004338:	f04f 0200 	mov.w	r2, #0
 800433c:	f04f 0300 	mov.w	r3, #0
 8004340:	00eb      	lsls	r3, r5, #3
 8004342:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004346:	00e2      	lsls	r2, r4, #3
 8004348:	4614      	mov	r4, r2
 800434a:	461d      	mov	r5, r3
 800434c:	4643      	mov	r3, r8
 800434e:	18e3      	adds	r3, r4, r3
 8004350:	603b      	str	r3, [r7, #0]
 8004352:	464b      	mov	r3, r9
 8004354:	eb45 0303 	adc.w	r3, r5, r3
 8004358:	607b      	str	r3, [r7, #4]
 800435a:	f04f 0200 	mov.w	r2, #0
 800435e:	f04f 0300 	mov.w	r3, #0
 8004362:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004366:	4629      	mov	r1, r5
 8004368:	028b      	lsls	r3, r1, #10
 800436a:	4621      	mov	r1, r4
 800436c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004370:	4621      	mov	r1, r4
 8004372:	028a      	lsls	r2, r1, #10
 8004374:	4610      	mov	r0, r2
 8004376:	4619      	mov	r1, r3
 8004378:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800437a:	2200      	movs	r2, #0
 800437c:	61bb      	str	r3, [r7, #24]
 800437e:	61fa      	str	r2, [r7, #28]
 8004380:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004384:	f7fb ff7c 	bl	8000280 <__aeabi_uldivmod>
 8004388:	4602      	mov	r2, r0
 800438a:	460b      	mov	r3, r1
 800438c:	4613      	mov	r3, r2
 800438e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004390:	4b0b      	ldr	r3, [pc, #44]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	0c1b      	lsrs	r3, r3, #16
 8004396:	f003 0303 	and.w	r3, r3, #3
 800439a:	3301      	adds	r3, #1
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80043a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043aa:	e002      	b.n	80043b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043ac:	4b05      	ldr	r3, [pc, #20]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80043ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3750      	adds	r7, #80	@ 0x50
 80043b8:	46bd      	mov	sp, r7
 80043ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043be:	bf00      	nop
 80043c0:	40023800 	.word	0x40023800
 80043c4:	00f42400 	.word	0x00f42400
 80043c8:	007a1200 	.word	0x007a1200

080043cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043d0:	4b03      	ldr	r3, [pc, #12]	@ (80043e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80043d2:	681b      	ldr	r3, [r3, #0]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	20000000 	.word	0x20000000

080043e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043e8:	f7ff fff0 	bl	80043cc <HAL_RCC_GetHCLKFreq>
 80043ec:	4602      	mov	r2, r0
 80043ee:	4b05      	ldr	r3, [pc, #20]	@ (8004404 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	0a9b      	lsrs	r3, r3, #10
 80043f4:	f003 0307 	and.w	r3, r3, #7
 80043f8:	4903      	ldr	r1, [pc, #12]	@ (8004408 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043fa:	5ccb      	ldrb	r3, [r1, r3]
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004400:	4618      	mov	r0, r3
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40023800 	.word	0x40023800
 8004408:	0800b0b0 	.word	0x0800b0b0

0800440c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004410:	f7ff ffdc 	bl	80043cc <HAL_RCC_GetHCLKFreq>
 8004414:	4602      	mov	r2, r0
 8004416:	4b05      	ldr	r3, [pc, #20]	@ (800442c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	0b5b      	lsrs	r3, r3, #13
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	4903      	ldr	r1, [pc, #12]	@ (8004430 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004422:	5ccb      	ldrb	r3, [r1, r3]
 8004424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004428:	4618      	mov	r0, r3
 800442a:	bd80      	pop	{r7, pc}
 800442c:	40023800 	.word	0x40023800
 8004430:	0800b0b0 	.word	0x0800b0b0

08004434 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800443c:	2300      	movs	r3, #0
 800443e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004440:	2300      	movs	r3, #0
 8004442:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0301 	and.w	r3, r3, #1
 800444c:	2b00      	cmp	r3, #0
 800444e:	d105      	bne.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004458:	2b00      	cmp	r3, #0
 800445a:	d035      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800445c:	4b62      	ldr	r3, [pc, #392]	@ (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800445e:	2200      	movs	r2, #0
 8004460:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004462:	f7fd f8d3 	bl	800160c <HAL_GetTick>
 8004466:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004468:	e008      	b.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800446a:	f7fd f8cf 	bl	800160c <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	2b02      	cmp	r3, #2
 8004476:	d901      	bls.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004478:	2303      	movs	r3, #3
 800447a:	e0b0      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800447c:	4b5b      	ldr	r3, [pc, #364]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1f0      	bne.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	019a      	lsls	r2, r3, #6
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	071b      	lsls	r3, r3, #28
 8004494:	4955      	ldr	r1, [pc, #340]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004496:	4313      	orrs	r3, r2
 8004498:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800449c:	4b52      	ldr	r3, [pc, #328]	@ (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800449e:	2201      	movs	r2, #1
 80044a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80044a2:	f7fd f8b3 	bl	800160c <HAL_GetTick>
 80044a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044a8:	e008      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80044aa:	f7fd f8af 	bl	800160c <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d901      	bls.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e090      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044bc:	4b4b      	ldr	r3, [pc, #300]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d0f0      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f000 8083 	beq.w	80045dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80044d6:	2300      	movs	r3, #0
 80044d8:	60fb      	str	r3, [r7, #12]
 80044da:	4b44      	ldr	r3, [pc, #272]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044de:	4a43      	ldr	r2, [pc, #268]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80044e6:	4b41      	ldr	r3, [pc, #260]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80044f2:	4b3f      	ldr	r3, [pc, #252]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a3e      	ldr	r2, [pc, #248]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80044f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044fc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80044fe:	f7fd f885 	bl	800160c <HAL_GetTick>
 8004502:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004504:	e008      	b.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004506:	f7fd f881 	bl	800160c <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	2b02      	cmp	r3, #2
 8004512:	d901      	bls.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e062      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004518:	4b35      	ldr	r3, [pc, #212]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0f0      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004524:	4b31      	ldr	r3, [pc, #196]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004528:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800452c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d02f      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	429a      	cmp	r2, r3
 8004540:	d028      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004542:	4b2a      	ldr	r3, [pc, #168]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004546:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800454a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800454c:	4b29      	ldr	r3, [pc, #164]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800454e:	2201      	movs	r2, #1
 8004550:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004552:	4b28      	ldr	r3, [pc, #160]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004554:	2200      	movs	r2, #0
 8004556:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004558:	4a24      	ldr	r2, [pc, #144]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800455e:	4b23      	ldr	r3, [pc, #140]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	2b01      	cmp	r3, #1
 8004568:	d114      	bne.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800456a:	f7fd f84f 	bl	800160c <HAL_GetTick>
 800456e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004570:	e00a      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004572:	f7fd f84b 	bl	800160c <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004580:	4293      	cmp	r3, r2
 8004582:	d901      	bls.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e02a      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004588:	4b18      	ldr	r3, [pc, #96]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800458a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800458c:	f003 0302 	and.w	r3, r3, #2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d0ee      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800459c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045a0:	d10d      	bne.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80045a2:	4b12      	ldr	r3, [pc, #72]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80045b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045b6:	490d      	ldr	r1, [pc, #52]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	608b      	str	r3, [r1, #8]
 80045bc:	e005      	b.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x196>
 80045be:	4b0b      	ldr	r3, [pc, #44]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	4a0a      	ldr	r2, [pc, #40]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045c4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80045c8:	6093      	str	r3, [r2, #8]
 80045ca:	4b08      	ldr	r3, [pc, #32]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045d6:	4905      	ldr	r1, [pc, #20]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3718      	adds	r7, #24
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	42470068 	.word	0x42470068
 80045ec:	40023800 	.word	0x40023800
 80045f0:	40007000 	.word	0x40007000
 80045f4:	42470e40 	.word	0x42470e40

080045f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b087      	sub	sp, #28
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004600:	2300      	movs	r3, #0
 8004602:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004604:	2300      	movs	r3, #0
 8004606:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004608:	2300      	movs	r3, #0
 800460a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800460c:	2300      	movs	r3, #0
 800460e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d13f      	bne.n	8004696 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004616:	4b24      	ldr	r3, [pc, #144]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800461e:	60fb      	str	r3, [r7, #12]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d006      	beq.n	8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800462c:	d12f      	bne.n	800468e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800462e:	4b1f      	ldr	r3, [pc, #124]	@ (80046ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004630:	617b      	str	r3, [r7, #20]
          break;
 8004632:	e02f      	b.n	8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004634:	4b1c      	ldr	r3, [pc, #112]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800463c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004640:	d108      	bne.n	8004654 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004642:	4b19      	ldr	r3, [pc, #100]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800464a:	4a19      	ldr	r2, [pc, #100]	@ (80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800464c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004650:	613b      	str	r3, [r7, #16]
 8004652:	e007      	b.n	8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004654:	4b14      	ldr	r3, [pc, #80]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800465c:	4a15      	ldr	r2, [pc, #84]	@ (80046b4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800465e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004662:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004664:	4b10      	ldr	r3, [pc, #64]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004666:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800466a:	099b      	lsrs	r3, r3, #6
 800466c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	fb02 f303 	mul.w	r3, r2, r3
 8004676:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004678:	4b0b      	ldr	r3, [pc, #44]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800467a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800467e:	0f1b      	lsrs	r3, r3, #28
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	fbb2 f3f3 	udiv	r3, r2, r3
 800468a:	617b      	str	r3, [r7, #20]
          break;
 800468c:	e002      	b.n	8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800468e:	2300      	movs	r3, #0
 8004690:	617b      	str	r3, [r7, #20]
          break;
 8004692:	bf00      	nop
        }
      }
      break;
 8004694:	e000      	b.n	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004696:	bf00      	nop
    }
  }
  return frequency;
 8004698:	697b      	ldr	r3, [r7, #20]
}
 800469a:	4618      	mov	r0, r3
 800469c:	371c      	adds	r7, #28
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop
 80046a8:	40023800 	.word	0x40023800
 80046ac:	00bb8000 	.word	0x00bb8000
 80046b0:	007a1200 	.word	0x007a1200
 80046b4:	00f42400 	.word	0x00f42400

080046b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b082      	sub	sp, #8
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d101      	bne.n	80046ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e07b      	b.n	80047c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d108      	bne.n	80046e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046da:	d009      	beq.n	80046f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	61da      	str	r2, [r3, #28]
 80046e2:	e005      	b.n	80046f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d106      	bne.n	8004710 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7fc fce8 	bl	80010e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2202      	movs	r2, #2
 8004714:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004726:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004738:	431a      	orrs	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004742:	431a      	orrs	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	431a      	orrs	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	695b      	ldr	r3, [r3, #20]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	431a      	orrs	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	699b      	ldr	r3, [r3, #24]
 800475c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004760:	431a      	orrs	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	69db      	ldr	r3, [r3, #28]
 8004766:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800476a:	431a      	orrs	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004774:	ea42 0103 	orr.w	r1, r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	430a      	orrs	r2, r1
 8004786:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	0c1b      	lsrs	r3, r3, #16
 800478e:	f003 0104 	and.w	r1, r3, #4
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004796:	f003 0210 	and.w	r2, r3, #16
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	69da      	ldr	r2, [r3, #28]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3708      	adds	r7, #8
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}

080047ca <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b082      	sub	sp, #8
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d101      	bne.n	80047dc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e042      	b.n	8004862 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d106      	bne.n	80047f6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f7fc fe2b 	bl	800144c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2224      	movs	r2, #36	@ 0x24
 80047fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68da      	ldr	r2, [r3, #12]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800480c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 fdd4 	bl	80053bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	691a      	ldr	r2, [r3, #16]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004822:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	695a      	ldr	r2, [r3, #20]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004832:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004842:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2220      	movs	r2, #32
 800484e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2220      	movs	r2, #32
 8004856:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	3708      	adds	r7, #8
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800486a:	b580      	push	{r7, lr}
 800486c:	b08a      	sub	sp, #40	@ 0x28
 800486e:	af02      	add	r7, sp, #8
 8004870:	60f8      	str	r0, [r7, #12]
 8004872:	60b9      	str	r1, [r7, #8]
 8004874:	603b      	str	r3, [r7, #0]
 8004876:	4613      	mov	r3, r2
 8004878:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800487a:	2300      	movs	r3, #0
 800487c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b20      	cmp	r3, #32
 8004888:	d175      	bne.n	8004976 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d002      	beq.n	8004896 <HAL_UART_Transmit+0x2c>
 8004890:	88fb      	ldrh	r3, [r7, #6]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e06e      	b.n	8004978 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2221      	movs	r2, #33	@ 0x21
 80048a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048a8:	f7fc feb0 	bl	800160c <HAL_GetTick>
 80048ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	88fa      	ldrh	r2, [r7, #6]
 80048b2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	88fa      	ldrh	r2, [r7, #6]
 80048b8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048c2:	d108      	bne.n	80048d6 <HAL_UART_Transmit+0x6c>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	691b      	ldr	r3, [r3, #16]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d104      	bne.n	80048d6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80048cc:	2300      	movs	r3, #0
 80048ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	61bb      	str	r3, [r7, #24]
 80048d4:	e003      	b.n	80048de <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048da:	2300      	movs	r3, #0
 80048dc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048de:	e02e      	b.n	800493e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	2200      	movs	r2, #0
 80048e8:	2180      	movs	r1, #128	@ 0x80
 80048ea:	68f8      	ldr	r0, [r7, #12]
 80048ec:	f000 fb38 	bl	8004f60 <UART_WaitOnFlagUntilTimeout>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d005      	beq.n	8004902 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2220      	movs	r2, #32
 80048fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e03a      	b.n	8004978 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d10b      	bne.n	8004920 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	881b      	ldrh	r3, [r3, #0]
 800490c:	461a      	mov	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004916:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	3302      	adds	r3, #2
 800491c:	61bb      	str	r3, [r7, #24]
 800491e:	e007      	b.n	8004930 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	781a      	ldrb	r2, [r3, #0]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	3301      	adds	r3, #1
 800492e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004934:	b29b      	uxth	r3, r3
 8004936:	3b01      	subs	r3, #1
 8004938:	b29a      	uxth	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004942:	b29b      	uxth	r3, r3
 8004944:	2b00      	cmp	r3, #0
 8004946:	d1cb      	bne.n	80048e0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	2200      	movs	r2, #0
 8004950:	2140      	movs	r1, #64	@ 0x40
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 fb04 	bl	8004f60 <UART_WaitOnFlagUntilTimeout>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d005      	beq.n	800496a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2220      	movs	r2, #32
 8004962:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e006      	b.n	8004978 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004972:	2300      	movs	r3, #0
 8004974:	e000      	b.n	8004978 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004976:	2302      	movs	r3, #2
  }
}
 8004978:	4618      	mov	r0, r3
 800497a:	3720      	adds	r7, #32
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}

08004980 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	60b9      	str	r1, [r7, #8]
 800498a:	4613      	mov	r3, r2
 800498c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b20      	cmp	r3, #32
 8004998:	d112      	bne.n	80049c0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d002      	beq.n	80049a6 <HAL_UART_Receive_IT+0x26>
 80049a0:	88fb      	ldrh	r3, [r7, #6]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e00b      	b.n	80049c2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80049b0:	88fb      	ldrh	r3, [r7, #6]
 80049b2:	461a      	mov	r2, r3
 80049b4:	68b9      	ldr	r1, [r7, #8]
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 fb2b 	bl	8005012 <UART_Start_Receive_IT>
 80049bc:	4603      	mov	r3, r0
 80049be:	e000      	b.n	80049c2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80049c0:	2302      	movs	r3, #2
  }
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
	...

080049cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b0ba      	sub	sp, #232	@ 0xe8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80049f2:	2300      	movs	r3, #0
 80049f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80049f8:	2300      	movs	r3, #0
 80049fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80049fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a02:	f003 030f 	and.w	r3, r3, #15
 8004a06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004a0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10f      	bne.n	8004a32 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a16:	f003 0320 	and.w	r3, r3, #32
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d009      	beq.n	8004a32 <HAL_UART_IRQHandler+0x66>
 8004a1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a22:	f003 0320 	and.w	r3, r3, #32
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 fc07 	bl	800523e <UART_Receive_IT>
      return;
 8004a30:	e273      	b.n	8004f1a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004a32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f000 80de 	beq.w	8004bf8 <HAL_UART_IRQHandler+0x22c>
 8004a3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a40:	f003 0301 	and.w	r3, r3, #1
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d106      	bne.n	8004a56 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004a48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a4c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f000 80d1 	beq.w	8004bf8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00b      	beq.n	8004a7a <HAL_UART_IRQHandler+0xae>
 8004a62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d005      	beq.n	8004a7a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a72:	f043 0201 	orr.w	r2, r3, #1
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a7e:	f003 0304 	and.w	r3, r3, #4
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00b      	beq.n	8004a9e <HAL_UART_IRQHandler+0xd2>
 8004a86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d005      	beq.n	8004a9e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a96:	f043 0202 	orr.w	r2, r3, #2
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00b      	beq.n	8004ac2 <HAL_UART_IRQHandler+0xf6>
 8004aaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004aae:	f003 0301 	and.w	r3, r3, #1
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d005      	beq.n	8004ac2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aba:	f043 0204 	orr.w	r2, r3, #4
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ac6:	f003 0308 	and.w	r3, r3, #8
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d011      	beq.n	8004af2 <HAL_UART_IRQHandler+0x126>
 8004ace:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ad2:	f003 0320 	and.w	r3, r3, #32
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d105      	bne.n	8004ae6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004ada:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d005      	beq.n	8004af2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aea:	f043 0208 	orr.w	r2, r3, #8
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 820a 	beq.w	8004f10 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b00:	f003 0320 	and.w	r3, r3, #32
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d008      	beq.n	8004b1a <HAL_UART_IRQHandler+0x14e>
 8004b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b0c:	f003 0320 	and.w	r3, r3, #32
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d002      	beq.n	8004b1a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 fb92 	bl	800523e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	695b      	ldr	r3, [r3, #20]
 8004b20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b24:	2b40      	cmp	r3, #64	@ 0x40
 8004b26:	bf0c      	ite	eq
 8004b28:	2301      	moveq	r3, #1
 8004b2a:	2300      	movne	r3, #0
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b36:	f003 0308 	and.w	r3, r3, #8
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d103      	bne.n	8004b46 <HAL_UART_IRQHandler+0x17a>
 8004b3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d04f      	beq.n	8004be6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 fa9d 	bl	8005086 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	695b      	ldr	r3, [r3, #20]
 8004b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b56:	2b40      	cmp	r3, #64	@ 0x40
 8004b58:	d141      	bne.n	8004bde <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	3314      	adds	r3, #20
 8004b60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b68:	e853 3f00 	ldrex	r3, [r3]
 8004b6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004b70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	3314      	adds	r3, #20
 8004b82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004b86:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004b8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004b92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004b96:	e841 2300 	strex	r3, r2, [r1]
 8004b9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004b9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1d9      	bne.n	8004b5a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d013      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb2:	4a8a      	ldr	r2, [pc, #552]	@ (8004ddc <HAL_UART_IRQHandler+0x410>)
 8004bb4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f7fc fed7 	bl	800196e <HAL_DMA_Abort_IT>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d016      	beq.n	8004bf4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004bd0:	4610      	mov	r0, r2
 8004bd2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bd4:	e00e      	b.n	8004bf4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f9ac 	bl	8004f34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bdc:	e00a      	b.n	8004bf4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 f9a8 	bl	8004f34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004be4:	e006      	b.n	8004bf4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f9a4 	bl	8004f34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004bf2:	e18d      	b.n	8004f10 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bf4:	bf00      	nop
    return;
 8004bf6:	e18b      	b.n	8004f10 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	f040 8167 	bne.w	8004ed0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c06:	f003 0310 	and.w	r3, r3, #16
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f000 8160 	beq.w	8004ed0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004c10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c14:	f003 0310 	and.w	r3, r3, #16
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f000 8159 	beq.w	8004ed0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c1e:	2300      	movs	r3, #0
 8004c20:	60bb      	str	r3, [r7, #8]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	60bb      	str	r3, [r7, #8]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	60bb      	str	r3, [r7, #8]
 8004c32:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3e:	2b40      	cmp	r3, #64	@ 0x40
 8004c40:	f040 80ce 	bne.w	8004de0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004c50:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	f000 80a9 	beq.w	8004dac <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c62:	429a      	cmp	r2, r3
 8004c64:	f080 80a2 	bcs.w	8004dac <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c6e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c74:	69db      	ldr	r3, [r3, #28]
 8004c76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c7a:	f000 8088 	beq.w	8004d8e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	330c      	adds	r3, #12
 8004c84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004c8c:	e853 3f00 	ldrex	r3, [r3]
 8004c90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004c94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	330c      	adds	r3, #12
 8004ca6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004caa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004cae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004cb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004cba:	e841 2300 	strex	r3, r2, [r1]
 8004cbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004cc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1d9      	bne.n	8004c7e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	3314      	adds	r3, #20
 8004cd0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cd4:	e853 3f00 	ldrex	r3, [r3]
 8004cd8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004cda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004cdc:	f023 0301 	bic.w	r3, r3, #1
 8004ce0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	3314      	adds	r3, #20
 8004cea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004cee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004cf2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004cf6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004cfa:	e841 2300 	strex	r3, r2, [r1]
 8004cfe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004d00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1e1      	bne.n	8004cca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	3314      	adds	r3, #20
 8004d0c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d10:	e853 3f00 	ldrex	r3, [r3]
 8004d14:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004d16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	3314      	adds	r3, #20
 8004d26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004d2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004d2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004d30:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004d32:	e841 2300 	strex	r3, r2, [r1]
 8004d36:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004d38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d1e3      	bne.n	8004d06 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2220      	movs	r2, #32
 8004d42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	330c      	adds	r3, #12
 8004d52:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d56:	e853 3f00 	ldrex	r3, [r3]
 8004d5a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004d5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d5e:	f023 0310 	bic.w	r3, r3, #16
 8004d62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	330c      	adds	r3, #12
 8004d6c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004d70:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004d72:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d74:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d76:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d78:	e841 2300 	strex	r3, r2, [r1]
 8004d7c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004d7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d1e3      	bne.n	8004d4c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7fc fd80 	bl	800188e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2202      	movs	r2, #2
 8004d92:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	4619      	mov	r1, r3
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f000 f8cf 	bl	8004f48 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004daa:	e0b3      	b.n	8004f14 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004db0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004db4:	429a      	cmp	r2, r3
 8004db6:	f040 80ad 	bne.w	8004f14 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dbe:	69db      	ldr	r3, [r3, #28]
 8004dc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dc4:	f040 80a6 	bne.w	8004f14 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2202      	movs	r2, #2
 8004dcc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f000 f8b7 	bl	8004f48 <HAL_UARTEx_RxEventCallback>
      return;
 8004dda:	e09b      	b.n	8004f14 <HAL_UART_IRQHandler+0x548>
 8004ddc:	0800514d 	.word	0x0800514d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f000 808e 	beq.w	8004f18 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004dfc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 8089 	beq.w	8004f18 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	330c      	adds	r3, #12
 8004e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e10:	e853 3f00 	ldrex	r3, [r3]
 8004e14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	330c      	adds	r3, #12
 8004e26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004e2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8004e2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e32:	e841 2300 	strex	r3, r2, [r1]
 8004e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1e3      	bne.n	8004e06 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	3314      	adds	r3, #20
 8004e44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e48:	e853 3f00 	ldrex	r3, [r3]
 8004e4c:	623b      	str	r3, [r7, #32]
   return(result);
 8004e4e:	6a3b      	ldr	r3, [r7, #32]
 8004e50:	f023 0301 	bic.w	r3, r3, #1
 8004e54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3314      	adds	r3, #20
 8004e5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004e62:	633a      	str	r2, [r7, #48]	@ 0x30
 8004e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e6a:	e841 2300 	strex	r3, r2, [r1]
 8004e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1e3      	bne.n	8004e3e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2220      	movs	r2, #32
 8004e7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	330c      	adds	r3, #12
 8004e8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	e853 3f00 	ldrex	r3, [r3]
 8004e92:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f023 0310 	bic.w	r3, r3, #16
 8004e9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	330c      	adds	r3, #12
 8004ea4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004ea8:	61fa      	str	r2, [r7, #28]
 8004eaa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eac:	69b9      	ldr	r1, [r7, #24]
 8004eae:	69fa      	ldr	r2, [r7, #28]
 8004eb0:	e841 2300 	strex	r3, r2, [r1]
 8004eb4:	617b      	str	r3, [r7, #20]
   return(result);
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d1e3      	bne.n	8004e84 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ec2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 f83d 	bl	8004f48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004ece:	e023      	b.n	8004f18 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ed4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d009      	beq.n	8004ef0 <HAL_UART_IRQHandler+0x524>
 8004edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f000 f940 	bl	800516e <UART_Transmit_IT>
    return;
 8004eee:	e014      	b.n	8004f1a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00e      	beq.n	8004f1a <HAL_UART_IRQHandler+0x54e>
 8004efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d008      	beq.n	8004f1a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 f980 	bl	800520e <UART_EndTransmit_IT>
    return;
 8004f0e:	e004      	b.n	8004f1a <HAL_UART_IRQHandler+0x54e>
    return;
 8004f10:	bf00      	nop
 8004f12:	e002      	b.n	8004f1a <HAL_UART_IRQHandler+0x54e>
      return;
 8004f14:	bf00      	nop
 8004f16:	e000      	b.n	8004f1a <HAL_UART_IRQHandler+0x54e>
      return;
 8004f18:	bf00      	nop
  }
}
 8004f1a:	37e8      	adds	r7, #232	@ 0xe8
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	460b      	mov	r3, r1
 8004f52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f54:	bf00      	nop
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr

08004f60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b086      	sub	sp, #24
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	603b      	str	r3, [r7, #0]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f70:	e03b      	b.n	8004fea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f72:	6a3b      	ldr	r3, [r7, #32]
 8004f74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f78:	d037      	beq.n	8004fea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f7a:	f7fc fb47 	bl	800160c <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	6a3a      	ldr	r2, [r7, #32]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d302      	bcc.n	8004f90 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d101      	bne.n	8004f94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	e03a      	b.n	800500a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	f003 0304 	and.w	r3, r3, #4
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d023      	beq.n	8004fea <UART_WaitOnFlagUntilTimeout+0x8a>
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2b80      	cmp	r3, #128	@ 0x80
 8004fa6:	d020      	beq.n	8004fea <UART_WaitOnFlagUntilTimeout+0x8a>
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	2b40      	cmp	r3, #64	@ 0x40
 8004fac:	d01d      	beq.n	8004fea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0308 	and.w	r3, r3, #8
 8004fb8:	2b08      	cmp	r3, #8
 8004fba:	d116      	bne.n	8004fea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	617b      	str	r3, [r7, #20]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	617b      	str	r3, [r7, #20]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	617b      	str	r3, [r7, #20]
 8004fd0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	f000 f857 	bl	8005086 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2208      	movs	r2, #8
 8004fdc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e00f      	b.n	800500a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	68ba      	ldr	r2, [r7, #8]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	bf0c      	ite	eq
 8004ffa:	2301      	moveq	r3, #1
 8004ffc:	2300      	movne	r3, #0
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	461a      	mov	r2, r3
 8005002:	79fb      	ldrb	r3, [r7, #7]
 8005004:	429a      	cmp	r2, r3
 8005006:	d0b4      	beq.n	8004f72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3718      	adds	r7, #24
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005012:	b480      	push	{r7}
 8005014:	b085      	sub	sp, #20
 8005016:	af00      	add	r7, sp, #0
 8005018:	60f8      	str	r0, [r7, #12]
 800501a:	60b9      	str	r1, [r7, #8]
 800501c:	4613      	mov	r3, r2
 800501e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	68ba      	ldr	r2, [r7, #8]
 8005024:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	88fa      	ldrh	r2, [r7, #6]
 800502a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	88fa      	ldrh	r2, [r7, #6]
 8005030:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2222      	movs	r2, #34	@ 0x22
 800503c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d007      	beq.n	8005058 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68da      	ldr	r2, [r3, #12]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005056:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	695a      	ldr	r2, [r3, #20]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f042 0201 	orr.w	r2, r2, #1
 8005066:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68da      	ldr	r2, [r3, #12]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f042 0220 	orr.w	r2, r2, #32
 8005076:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr

08005086 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005086:	b480      	push	{r7}
 8005088:	b095      	sub	sp, #84	@ 0x54
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	330c      	adds	r3, #12
 8005094:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005098:	e853 3f00 	ldrex	r3, [r3]
 800509c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800509e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	330c      	adds	r3, #12
 80050ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80050ae:	643a      	str	r2, [r7, #64]	@ 0x40
 80050b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050b6:	e841 2300 	strex	r3, r2, [r1]
 80050ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1e5      	bne.n	800508e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	3314      	adds	r3, #20
 80050c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ca:	6a3b      	ldr	r3, [r7, #32]
 80050cc:	e853 3f00 	ldrex	r3, [r3]
 80050d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	f023 0301 	bic.w	r3, r3, #1
 80050d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	3314      	adds	r3, #20
 80050e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050ea:	e841 2300 	strex	r3, r2, [r1]
 80050ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80050f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1e5      	bne.n	80050c2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d119      	bne.n	8005132 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	330c      	adds	r3, #12
 8005104:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	e853 3f00 	ldrex	r3, [r3]
 800510c:	60bb      	str	r3, [r7, #8]
   return(result);
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	f023 0310 	bic.w	r3, r3, #16
 8005114:	647b      	str	r3, [r7, #68]	@ 0x44
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	330c      	adds	r3, #12
 800511c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800511e:	61ba      	str	r2, [r7, #24]
 8005120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005122:	6979      	ldr	r1, [r7, #20]
 8005124:	69ba      	ldr	r2, [r7, #24]
 8005126:	e841 2300 	strex	r3, r2, [r1]
 800512a:	613b      	str	r3, [r7, #16]
   return(result);
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1e5      	bne.n	80050fe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2220      	movs	r2, #32
 8005136:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005140:	bf00      	nop
 8005142:	3754      	adds	r7, #84	@ 0x54
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b084      	sub	sp, #16
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005158:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f7ff fee7 	bl	8004f34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005166:	bf00      	nop
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800516e:	b480      	push	{r7}
 8005170:	b085      	sub	sp, #20
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b21      	cmp	r3, #33	@ 0x21
 8005180:	d13e      	bne.n	8005200 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800518a:	d114      	bne.n	80051b6 <UART_Transmit_IT+0x48>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	691b      	ldr	r3, [r3, #16]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d110      	bne.n	80051b6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a1b      	ldr	r3, [r3, #32]
 8005198:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	881b      	ldrh	r3, [r3, #0]
 800519e:	461a      	mov	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051a8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	1c9a      	adds	r2, r3, #2
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	621a      	str	r2, [r3, #32]
 80051b4:	e008      	b.n	80051c8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	1c59      	adds	r1, r3, #1
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	6211      	str	r1, [r2, #32]
 80051c0:	781a      	ldrb	r2, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	3b01      	subs	r3, #1
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	4619      	mov	r1, r3
 80051d6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d10f      	bne.n	80051fc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68da      	ldr	r2, [r3, #12]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68da      	ldr	r2, [r3, #12]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80051fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	e000      	b.n	8005202 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005200:	2302      	movs	r3, #2
  }
}
 8005202:	4618      	mov	r0, r3
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr

0800520e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b082      	sub	sp, #8
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68da      	ldr	r2, [r3, #12]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005224:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2220      	movs	r2, #32
 800522a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f7ff fe76 	bl	8004f20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3708      	adds	r7, #8
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}

0800523e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800523e:	b580      	push	{r7, lr}
 8005240:	b08c      	sub	sp, #48	@ 0x30
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005246:	2300      	movs	r3, #0
 8005248:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800524a:	2300      	movs	r3, #0
 800524c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005254:	b2db      	uxtb	r3, r3
 8005256:	2b22      	cmp	r3, #34	@ 0x22
 8005258:	f040 80aa 	bne.w	80053b0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005264:	d115      	bne.n	8005292 <UART_Receive_IT+0x54>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d111      	bne.n	8005292 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005272:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	b29b      	uxth	r3, r3
 800527c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005280:	b29a      	uxth	r2, r3
 8005282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005284:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800528a:	1c9a      	adds	r2, r3, #2
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005290:	e024      	b.n	80052dc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005296:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a0:	d007      	beq.n	80052b2 <UART_Receive_IT+0x74>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10a      	bne.n	80052c0 <UART_Receive_IT+0x82>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d106      	bne.n	80052c0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	b2da      	uxtb	r2, r3
 80052ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052bc:	701a      	strb	r2, [r3, #0]
 80052be:	e008      	b.n	80052d2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052d0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052d6:	1c5a      	adds	r2, r3, #1
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	3b01      	subs	r3, #1
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	687a      	ldr	r2, [r7, #4]
 80052e8:	4619      	mov	r1, r3
 80052ea:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d15d      	bne.n	80053ac <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68da      	ldr	r2, [r3, #12]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f022 0220 	bic.w	r2, r2, #32
 80052fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	68da      	ldr	r2, [r3, #12]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800530e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	695a      	ldr	r2, [r3, #20]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0201 	bic.w	r2, r2, #1
 800531e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2220      	movs	r2, #32
 8005324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005332:	2b01      	cmp	r3, #1
 8005334:	d135      	bne.n	80053a2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	330c      	adds	r3, #12
 8005342:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	e853 3f00 	ldrex	r3, [r3]
 800534a:	613b      	str	r3, [r7, #16]
   return(result);
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	f023 0310 	bic.w	r3, r3, #16
 8005352:	627b      	str	r3, [r7, #36]	@ 0x24
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	330c      	adds	r3, #12
 800535a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800535c:	623a      	str	r2, [r7, #32]
 800535e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005360:	69f9      	ldr	r1, [r7, #28]
 8005362:	6a3a      	ldr	r2, [r7, #32]
 8005364:	e841 2300 	strex	r3, r2, [r1]
 8005368:	61bb      	str	r3, [r7, #24]
   return(result);
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d1e5      	bne.n	800533c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0310 	and.w	r3, r3, #16
 800537a:	2b10      	cmp	r3, #16
 800537c:	d10a      	bne.n	8005394 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800537e:	2300      	movs	r3, #0
 8005380:	60fb      	str	r3, [r7, #12]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	60fb      	str	r3, [r7, #12]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	60fb      	str	r3, [r7, #12]
 8005392:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005398:	4619      	mov	r1, r3
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7ff fdd4 	bl	8004f48 <HAL_UARTEx_RxEventCallback>
 80053a0:	e002      	b.n	80053a8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7fb fc70 	bl	8000c88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80053a8:	2300      	movs	r3, #0
 80053aa:	e002      	b.n	80053b2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80053ac:	2300      	movs	r3, #0
 80053ae:	e000      	b.n	80053b2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80053b0:	2302      	movs	r3, #2
  }
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3730      	adds	r7, #48	@ 0x30
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
	...

080053bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053c0:	b0c0      	sub	sp, #256	@ 0x100
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80053d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d8:	68d9      	ldr	r1, [r3, #12]
 80053da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	ea40 0301 	orr.w	r3, r0, r1
 80053e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ea:	689a      	ldr	r2, [r3, #8]
 80053ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	431a      	orrs	r2, r3
 80053f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053f8:	695b      	ldr	r3, [r3, #20]
 80053fa:	431a      	orrs	r2, r3
 80053fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005400:	69db      	ldr	r3, [r3, #28]
 8005402:	4313      	orrs	r3, r2
 8005404:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005414:	f021 010c 	bic.w	r1, r1, #12
 8005418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005422:	430b      	orrs	r3, r1
 8005424:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005436:	6999      	ldr	r1, [r3, #24]
 8005438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	ea40 0301 	orr.w	r3, r0, r1
 8005442:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	4b8f      	ldr	r3, [pc, #572]	@ (8005688 <UART_SetConfig+0x2cc>)
 800544c:	429a      	cmp	r2, r3
 800544e:	d005      	beq.n	800545c <UART_SetConfig+0xa0>
 8005450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	4b8d      	ldr	r3, [pc, #564]	@ (800568c <UART_SetConfig+0x2d0>)
 8005458:	429a      	cmp	r2, r3
 800545a:	d104      	bne.n	8005466 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800545c:	f7fe ffd6 	bl	800440c <HAL_RCC_GetPCLK2Freq>
 8005460:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005464:	e003      	b.n	800546e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005466:	f7fe ffbd 	bl	80043e4 <HAL_RCC_GetPCLK1Freq>
 800546a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800546e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005478:	f040 810c 	bne.w	8005694 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800547c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005480:	2200      	movs	r2, #0
 8005482:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005486:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800548a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800548e:	4622      	mov	r2, r4
 8005490:	462b      	mov	r3, r5
 8005492:	1891      	adds	r1, r2, r2
 8005494:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005496:	415b      	adcs	r3, r3
 8005498:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800549a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800549e:	4621      	mov	r1, r4
 80054a0:	eb12 0801 	adds.w	r8, r2, r1
 80054a4:	4629      	mov	r1, r5
 80054a6:	eb43 0901 	adc.w	r9, r3, r1
 80054aa:	f04f 0200 	mov.w	r2, #0
 80054ae:	f04f 0300 	mov.w	r3, #0
 80054b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80054ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054be:	4690      	mov	r8, r2
 80054c0:	4699      	mov	r9, r3
 80054c2:	4623      	mov	r3, r4
 80054c4:	eb18 0303 	adds.w	r3, r8, r3
 80054c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80054cc:	462b      	mov	r3, r5
 80054ce:	eb49 0303 	adc.w	r3, r9, r3
 80054d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80054d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80054e2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80054e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80054ea:	460b      	mov	r3, r1
 80054ec:	18db      	adds	r3, r3, r3
 80054ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80054f0:	4613      	mov	r3, r2
 80054f2:	eb42 0303 	adc.w	r3, r2, r3
 80054f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80054f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80054fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005500:	f7fa febe 	bl	8000280 <__aeabi_uldivmod>
 8005504:	4602      	mov	r2, r0
 8005506:	460b      	mov	r3, r1
 8005508:	4b61      	ldr	r3, [pc, #388]	@ (8005690 <UART_SetConfig+0x2d4>)
 800550a:	fba3 2302 	umull	r2, r3, r3, r2
 800550e:	095b      	lsrs	r3, r3, #5
 8005510:	011c      	lsls	r4, r3, #4
 8005512:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005516:	2200      	movs	r2, #0
 8005518:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800551c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005520:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005524:	4642      	mov	r2, r8
 8005526:	464b      	mov	r3, r9
 8005528:	1891      	adds	r1, r2, r2
 800552a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800552c:	415b      	adcs	r3, r3
 800552e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005530:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005534:	4641      	mov	r1, r8
 8005536:	eb12 0a01 	adds.w	sl, r2, r1
 800553a:	4649      	mov	r1, r9
 800553c:	eb43 0b01 	adc.w	fp, r3, r1
 8005540:	f04f 0200 	mov.w	r2, #0
 8005544:	f04f 0300 	mov.w	r3, #0
 8005548:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800554c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005550:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005554:	4692      	mov	sl, r2
 8005556:	469b      	mov	fp, r3
 8005558:	4643      	mov	r3, r8
 800555a:	eb1a 0303 	adds.w	r3, sl, r3
 800555e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005562:	464b      	mov	r3, r9
 8005564:	eb4b 0303 	adc.w	r3, fp, r3
 8005568:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800556c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005578:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800557c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005580:	460b      	mov	r3, r1
 8005582:	18db      	adds	r3, r3, r3
 8005584:	643b      	str	r3, [r7, #64]	@ 0x40
 8005586:	4613      	mov	r3, r2
 8005588:	eb42 0303 	adc.w	r3, r2, r3
 800558c:	647b      	str	r3, [r7, #68]	@ 0x44
 800558e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005592:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005596:	f7fa fe73 	bl	8000280 <__aeabi_uldivmod>
 800559a:	4602      	mov	r2, r0
 800559c:	460b      	mov	r3, r1
 800559e:	4611      	mov	r1, r2
 80055a0:	4b3b      	ldr	r3, [pc, #236]	@ (8005690 <UART_SetConfig+0x2d4>)
 80055a2:	fba3 2301 	umull	r2, r3, r3, r1
 80055a6:	095b      	lsrs	r3, r3, #5
 80055a8:	2264      	movs	r2, #100	@ 0x64
 80055aa:	fb02 f303 	mul.w	r3, r2, r3
 80055ae:	1acb      	subs	r3, r1, r3
 80055b0:	00db      	lsls	r3, r3, #3
 80055b2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80055b6:	4b36      	ldr	r3, [pc, #216]	@ (8005690 <UART_SetConfig+0x2d4>)
 80055b8:	fba3 2302 	umull	r2, r3, r3, r2
 80055bc:	095b      	lsrs	r3, r3, #5
 80055be:	005b      	lsls	r3, r3, #1
 80055c0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80055c4:	441c      	add	r4, r3
 80055c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055ca:	2200      	movs	r2, #0
 80055cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055d0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80055d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80055d8:	4642      	mov	r2, r8
 80055da:	464b      	mov	r3, r9
 80055dc:	1891      	adds	r1, r2, r2
 80055de:	63b9      	str	r1, [r7, #56]	@ 0x38
 80055e0:	415b      	adcs	r3, r3
 80055e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80055e8:	4641      	mov	r1, r8
 80055ea:	1851      	adds	r1, r2, r1
 80055ec:	6339      	str	r1, [r7, #48]	@ 0x30
 80055ee:	4649      	mov	r1, r9
 80055f0:	414b      	adcs	r3, r1
 80055f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80055f4:	f04f 0200 	mov.w	r2, #0
 80055f8:	f04f 0300 	mov.w	r3, #0
 80055fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005600:	4659      	mov	r1, fp
 8005602:	00cb      	lsls	r3, r1, #3
 8005604:	4651      	mov	r1, sl
 8005606:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800560a:	4651      	mov	r1, sl
 800560c:	00ca      	lsls	r2, r1, #3
 800560e:	4610      	mov	r0, r2
 8005610:	4619      	mov	r1, r3
 8005612:	4603      	mov	r3, r0
 8005614:	4642      	mov	r2, r8
 8005616:	189b      	adds	r3, r3, r2
 8005618:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800561c:	464b      	mov	r3, r9
 800561e:	460a      	mov	r2, r1
 8005620:	eb42 0303 	adc.w	r3, r2, r3
 8005624:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005634:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005638:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800563c:	460b      	mov	r3, r1
 800563e:	18db      	adds	r3, r3, r3
 8005640:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005642:	4613      	mov	r3, r2
 8005644:	eb42 0303 	adc.w	r3, r2, r3
 8005648:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800564a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800564e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005652:	f7fa fe15 	bl	8000280 <__aeabi_uldivmod>
 8005656:	4602      	mov	r2, r0
 8005658:	460b      	mov	r3, r1
 800565a:	4b0d      	ldr	r3, [pc, #52]	@ (8005690 <UART_SetConfig+0x2d4>)
 800565c:	fba3 1302 	umull	r1, r3, r3, r2
 8005660:	095b      	lsrs	r3, r3, #5
 8005662:	2164      	movs	r1, #100	@ 0x64
 8005664:	fb01 f303 	mul.w	r3, r1, r3
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	00db      	lsls	r3, r3, #3
 800566c:	3332      	adds	r3, #50	@ 0x32
 800566e:	4a08      	ldr	r2, [pc, #32]	@ (8005690 <UART_SetConfig+0x2d4>)
 8005670:	fba2 2303 	umull	r2, r3, r2, r3
 8005674:	095b      	lsrs	r3, r3, #5
 8005676:	f003 0207 	and.w	r2, r3, #7
 800567a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4422      	add	r2, r4
 8005682:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005684:	e106      	b.n	8005894 <UART_SetConfig+0x4d8>
 8005686:	bf00      	nop
 8005688:	40011000 	.word	0x40011000
 800568c:	40011400 	.word	0x40011400
 8005690:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005694:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005698:	2200      	movs	r2, #0
 800569a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800569e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80056a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80056a6:	4642      	mov	r2, r8
 80056a8:	464b      	mov	r3, r9
 80056aa:	1891      	adds	r1, r2, r2
 80056ac:	6239      	str	r1, [r7, #32]
 80056ae:	415b      	adcs	r3, r3
 80056b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80056b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80056b6:	4641      	mov	r1, r8
 80056b8:	1854      	adds	r4, r2, r1
 80056ba:	4649      	mov	r1, r9
 80056bc:	eb43 0501 	adc.w	r5, r3, r1
 80056c0:	f04f 0200 	mov.w	r2, #0
 80056c4:	f04f 0300 	mov.w	r3, #0
 80056c8:	00eb      	lsls	r3, r5, #3
 80056ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056ce:	00e2      	lsls	r2, r4, #3
 80056d0:	4614      	mov	r4, r2
 80056d2:	461d      	mov	r5, r3
 80056d4:	4643      	mov	r3, r8
 80056d6:	18e3      	adds	r3, r4, r3
 80056d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80056dc:	464b      	mov	r3, r9
 80056de:	eb45 0303 	adc.w	r3, r5, r3
 80056e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80056e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80056f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056f6:	f04f 0200 	mov.w	r2, #0
 80056fa:	f04f 0300 	mov.w	r3, #0
 80056fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005702:	4629      	mov	r1, r5
 8005704:	008b      	lsls	r3, r1, #2
 8005706:	4621      	mov	r1, r4
 8005708:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800570c:	4621      	mov	r1, r4
 800570e:	008a      	lsls	r2, r1, #2
 8005710:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005714:	f7fa fdb4 	bl	8000280 <__aeabi_uldivmod>
 8005718:	4602      	mov	r2, r0
 800571a:	460b      	mov	r3, r1
 800571c:	4b60      	ldr	r3, [pc, #384]	@ (80058a0 <UART_SetConfig+0x4e4>)
 800571e:	fba3 2302 	umull	r2, r3, r3, r2
 8005722:	095b      	lsrs	r3, r3, #5
 8005724:	011c      	lsls	r4, r3, #4
 8005726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800572a:	2200      	movs	r2, #0
 800572c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005730:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005734:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005738:	4642      	mov	r2, r8
 800573a:	464b      	mov	r3, r9
 800573c:	1891      	adds	r1, r2, r2
 800573e:	61b9      	str	r1, [r7, #24]
 8005740:	415b      	adcs	r3, r3
 8005742:	61fb      	str	r3, [r7, #28]
 8005744:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005748:	4641      	mov	r1, r8
 800574a:	1851      	adds	r1, r2, r1
 800574c:	6139      	str	r1, [r7, #16]
 800574e:	4649      	mov	r1, r9
 8005750:	414b      	adcs	r3, r1
 8005752:	617b      	str	r3, [r7, #20]
 8005754:	f04f 0200 	mov.w	r2, #0
 8005758:	f04f 0300 	mov.w	r3, #0
 800575c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005760:	4659      	mov	r1, fp
 8005762:	00cb      	lsls	r3, r1, #3
 8005764:	4651      	mov	r1, sl
 8005766:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800576a:	4651      	mov	r1, sl
 800576c:	00ca      	lsls	r2, r1, #3
 800576e:	4610      	mov	r0, r2
 8005770:	4619      	mov	r1, r3
 8005772:	4603      	mov	r3, r0
 8005774:	4642      	mov	r2, r8
 8005776:	189b      	adds	r3, r3, r2
 8005778:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800577c:	464b      	mov	r3, r9
 800577e:	460a      	mov	r2, r1
 8005780:	eb42 0303 	adc.w	r3, r2, r3
 8005784:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005792:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005794:	f04f 0200 	mov.w	r2, #0
 8005798:	f04f 0300 	mov.w	r3, #0
 800579c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80057a0:	4649      	mov	r1, r9
 80057a2:	008b      	lsls	r3, r1, #2
 80057a4:	4641      	mov	r1, r8
 80057a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057aa:	4641      	mov	r1, r8
 80057ac:	008a      	lsls	r2, r1, #2
 80057ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80057b2:	f7fa fd65 	bl	8000280 <__aeabi_uldivmod>
 80057b6:	4602      	mov	r2, r0
 80057b8:	460b      	mov	r3, r1
 80057ba:	4611      	mov	r1, r2
 80057bc:	4b38      	ldr	r3, [pc, #224]	@ (80058a0 <UART_SetConfig+0x4e4>)
 80057be:	fba3 2301 	umull	r2, r3, r3, r1
 80057c2:	095b      	lsrs	r3, r3, #5
 80057c4:	2264      	movs	r2, #100	@ 0x64
 80057c6:	fb02 f303 	mul.w	r3, r2, r3
 80057ca:	1acb      	subs	r3, r1, r3
 80057cc:	011b      	lsls	r3, r3, #4
 80057ce:	3332      	adds	r3, #50	@ 0x32
 80057d0:	4a33      	ldr	r2, [pc, #204]	@ (80058a0 <UART_SetConfig+0x4e4>)
 80057d2:	fba2 2303 	umull	r2, r3, r2, r3
 80057d6:	095b      	lsrs	r3, r3, #5
 80057d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057dc:	441c      	add	r4, r3
 80057de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057e2:	2200      	movs	r2, #0
 80057e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80057e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80057e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80057ec:	4642      	mov	r2, r8
 80057ee:	464b      	mov	r3, r9
 80057f0:	1891      	adds	r1, r2, r2
 80057f2:	60b9      	str	r1, [r7, #8]
 80057f4:	415b      	adcs	r3, r3
 80057f6:	60fb      	str	r3, [r7, #12]
 80057f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057fc:	4641      	mov	r1, r8
 80057fe:	1851      	adds	r1, r2, r1
 8005800:	6039      	str	r1, [r7, #0]
 8005802:	4649      	mov	r1, r9
 8005804:	414b      	adcs	r3, r1
 8005806:	607b      	str	r3, [r7, #4]
 8005808:	f04f 0200 	mov.w	r2, #0
 800580c:	f04f 0300 	mov.w	r3, #0
 8005810:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005814:	4659      	mov	r1, fp
 8005816:	00cb      	lsls	r3, r1, #3
 8005818:	4651      	mov	r1, sl
 800581a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800581e:	4651      	mov	r1, sl
 8005820:	00ca      	lsls	r2, r1, #3
 8005822:	4610      	mov	r0, r2
 8005824:	4619      	mov	r1, r3
 8005826:	4603      	mov	r3, r0
 8005828:	4642      	mov	r2, r8
 800582a:	189b      	adds	r3, r3, r2
 800582c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800582e:	464b      	mov	r3, r9
 8005830:	460a      	mov	r2, r1
 8005832:	eb42 0303 	adc.w	r3, r2, r3
 8005836:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	663b      	str	r3, [r7, #96]	@ 0x60
 8005842:	667a      	str	r2, [r7, #100]	@ 0x64
 8005844:	f04f 0200 	mov.w	r2, #0
 8005848:	f04f 0300 	mov.w	r3, #0
 800584c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005850:	4649      	mov	r1, r9
 8005852:	008b      	lsls	r3, r1, #2
 8005854:	4641      	mov	r1, r8
 8005856:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800585a:	4641      	mov	r1, r8
 800585c:	008a      	lsls	r2, r1, #2
 800585e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005862:	f7fa fd0d 	bl	8000280 <__aeabi_uldivmod>
 8005866:	4602      	mov	r2, r0
 8005868:	460b      	mov	r3, r1
 800586a:	4b0d      	ldr	r3, [pc, #52]	@ (80058a0 <UART_SetConfig+0x4e4>)
 800586c:	fba3 1302 	umull	r1, r3, r3, r2
 8005870:	095b      	lsrs	r3, r3, #5
 8005872:	2164      	movs	r1, #100	@ 0x64
 8005874:	fb01 f303 	mul.w	r3, r1, r3
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	011b      	lsls	r3, r3, #4
 800587c:	3332      	adds	r3, #50	@ 0x32
 800587e:	4a08      	ldr	r2, [pc, #32]	@ (80058a0 <UART_SetConfig+0x4e4>)
 8005880:	fba2 2303 	umull	r2, r3, r2, r3
 8005884:	095b      	lsrs	r3, r3, #5
 8005886:	f003 020f 	and.w	r2, r3, #15
 800588a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4422      	add	r2, r4
 8005892:	609a      	str	r2, [r3, #8]
}
 8005894:	bf00      	nop
 8005896:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800589a:	46bd      	mov	sp, r7
 800589c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058a0:	51eb851f 	.word	0x51eb851f

080058a4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058a4:	b084      	sub	sp, #16
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b084      	sub	sp, #16
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	f107 001c 	add.w	r0, r7, #28
 80058b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80058b6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d123      	bne.n	8005906 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80058d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80058e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d105      	bne.n	80058fa <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f001 fae8 	bl	8006ed0 <USB_CoreReset>
 8005900:	4603      	mov	r3, r0
 8005902:	73fb      	strb	r3, [r7, #15]
 8005904:	e01b      	b.n	800593e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f001 fadc 	bl	8006ed0 <USB_CoreReset>
 8005918:	4603      	mov	r3, r0
 800591a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800591c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005920:	2b00      	cmp	r3, #0
 8005922:	d106      	bne.n	8005932 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005928:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005930:	e005      	b.n	800593e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005936:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800593e:	7fbb      	ldrb	r3, [r7, #30]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d10b      	bne.n	800595c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f043 0206 	orr.w	r2, r3, #6
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f043 0220 	orr.w	r2, r3, #32
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800595c:	7bfb      	ldrb	r3, [r7, #15]
}
 800595e:	4618      	mov	r0, r3
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005968:	b004      	add	sp, #16
 800596a:	4770      	bx	lr

0800596c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800596c:	b480      	push	{r7}
 800596e:	b087      	sub	sp, #28
 8005970:	af00      	add	r7, sp, #0
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	4613      	mov	r3, r2
 8005978:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800597a:	79fb      	ldrb	r3, [r7, #7]
 800597c:	2b02      	cmp	r3, #2
 800597e:	d165      	bne.n	8005a4c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	4a41      	ldr	r2, [pc, #260]	@ (8005a88 <USB_SetTurnaroundTime+0x11c>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d906      	bls.n	8005996 <USB_SetTurnaroundTime+0x2a>
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	4a40      	ldr	r2, [pc, #256]	@ (8005a8c <USB_SetTurnaroundTime+0x120>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d202      	bcs.n	8005996 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005990:	230f      	movs	r3, #15
 8005992:	617b      	str	r3, [r7, #20]
 8005994:	e062      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	4a3c      	ldr	r2, [pc, #240]	@ (8005a8c <USB_SetTurnaroundTime+0x120>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d306      	bcc.n	80059ac <USB_SetTurnaroundTime+0x40>
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	4a3b      	ldr	r2, [pc, #236]	@ (8005a90 <USB_SetTurnaroundTime+0x124>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d202      	bcs.n	80059ac <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80059a6:	230e      	movs	r3, #14
 80059a8:	617b      	str	r3, [r7, #20]
 80059aa:	e057      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	4a38      	ldr	r2, [pc, #224]	@ (8005a90 <USB_SetTurnaroundTime+0x124>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d306      	bcc.n	80059c2 <USB_SetTurnaroundTime+0x56>
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	4a37      	ldr	r2, [pc, #220]	@ (8005a94 <USB_SetTurnaroundTime+0x128>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d202      	bcs.n	80059c2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80059bc:	230d      	movs	r3, #13
 80059be:	617b      	str	r3, [r7, #20]
 80059c0:	e04c      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	4a33      	ldr	r2, [pc, #204]	@ (8005a94 <USB_SetTurnaroundTime+0x128>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d306      	bcc.n	80059d8 <USB_SetTurnaroundTime+0x6c>
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	4a32      	ldr	r2, [pc, #200]	@ (8005a98 <USB_SetTurnaroundTime+0x12c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d802      	bhi.n	80059d8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80059d2:	230c      	movs	r3, #12
 80059d4:	617b      	str	r3, [r7, #20]
 80059d6:	e041      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	4a2f      	ldr	r2, [pc, #188]	@ (8005a98 <USB_SetTurnaroundTime+0x12c>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d906      	bls.n	80059ee <USB_SetTurnaroundTime+0x82>
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	4a2e      	ldr	r2, [pc, #184]	@ (8005a9c <USB_SetTurnaroundTime+0x130>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d802      	bhi.n	80059ee <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80059e8:	230b      	movs	r3, #11
 80059ea:	617b      	str	r3, [r7, #20]
 80059ec:	e036      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	4a2a      	ldr	r2, [pc, #168]	@ (8005a9c <USB_SetTurnaroundTime+0x130>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d906      	bls.n	8005a04 <USB_SetTurnaroundTime+0x98>
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	4a29      	ldr	r2, [pc, #164]	@ (8005aa0 <USB_SetTurnaroundTime+0x134>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d802      	bhi.n	8005a04 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80059fe:	230a      	movs	r3, #10
 8005a00:	617b      	str	r3, [r7, #20]
 8005a02:	e02b      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	4a26      	ldr	r2, [pc, #152]	@ (8005aa0 <USB_SetTurnaroundTime+0x134>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d906      	bls.n	8005a1a <USB_SetTurnaroundTime+0xae>
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	4a25      	ldr	r2, [pc, #148]	@ (8005aa4 <USB_SetTurnaroundTime+0x138>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d202      	bcs.n	8005a1a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005a14:	2309      	movs	r3, #9
 8005a16:	617b      	str	r3, [r7, #20]
 8005a18:	e020      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	4a21      	ldr	r2, [pc, #132]	@ (8005aa4 <USB_SetTurnaroundTime+0x138>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d306      	bcc.n	8005a30 <USB_SetTurnaroundTime+0xc4>
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	4a20      	ldr	r2, [pc, #128]	@ (8005aa8 <USB_SetTurnaroundTime+0x13c>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d802      	bhi.n	8005a30 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005a2a:	2308      	movs	r3, #8
 8005a2c:	617b      	str	r3, [r7, #20]
 8005a2e:	e015      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	4a1d      	ldr	r2, [pc, #116]	@ (8005aa8 <USB_SetTurnaroundTime+0x13c>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d906      	bls.n	8005a46 <USB_SetTurnaroundTime+0xda>
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	4a1c      	ldr	r2, [pc, #112]	@ (8005aac <USB_SetTurnaroundTime+0x140>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d202      	bcs.n	8005a46 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005a40:	2307      	movs	r3, #7
 8005a42:	617b      	str	r3, [r7, #20]
 8005a44:	e00a      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005a46:	2306      	movs	r3, #6
 8005a48:	617b      	str	r3, [r7, #20]
 8005a4a:	e007      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005a4c:	79fb      	ldrb	r3, [r7, #7]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d102      	bne.n	8005a58 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005a52:	2309      	movs	r3, #9
 8005a54:	617b      	str	r3, [r7, #20]
 8005a56:	e001      	b.n	8005a5c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005a58:	2309      	movs	r3, #9
 8005a5a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	68da      	ldr	r2, [r3, #12]
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	029b      	lsls	r3, r3, #10
 8005a70:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005a74:	431a      	orrs	r2, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	371c      	adds	r7, #28
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr
 8005a88:	00d8acbf 	.word	0x00d8acbf
 8005a8c:	00e4e1c0 	.word	0x00e4e1c0
 8005a90:	00f42400 	.word	0x00f42400
 8005a94:	01067380 	.word	0x01067380
 8005a98:	011a499f 	.word	0x011a499f
 8005a9c:	01312cff 	.word	0x01312cff
 8005aa0:	014ca43f 	.word	0x014ca43f
 8005aa4:	016e3600 	.word	0x016e3600
 8005aa8:	01a6ab1f 	.word	0x01a6ab1f
 8005aac:	01e84800 	.word	0x01e84800

08005ab0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	f043 0201 	orr.w	r2, r3, #1
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	370c      	adds	r7, #12
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr

08005ad2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005ad2:	b480      	push	{r7}
 8005ad4:	b083      	sub	sp, #12
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f023 0201 	bic.w	r2, r3, #1
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	370c      	adds	r7, #12
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr

08005af4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	460b      	mov	r3, r1
 8005afe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005b00:	2300      	movs	r3, #0
 8005b02:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005b10:	78fb      	ldrb	r3, [r7, #3]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d115      	bne.n	8005b42 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005b22:	200a      	movs	r0, #10
 8005b24:	f7fb fd7e 	bl	8001624 <HAL_Delay>
      ms += 10U;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	330a      	adds	r3, #10
 8005b2c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f001 f93f 	bl	8006db2 <USB_GetMode>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d01e      	beq.n	8005b78 <USB_SetCurrentMode+0x84>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2bc7      	cmp	r3, #199	@ 0xc7
 8005b3e:	d9f0      	bls.n	8005b22 <USB_SetCurrentMode+0x2e>
 8005b40:	e01a      	b.n	8005b78 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005b42:	78fb      	ldrb	r3, [r7, #3]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d115      	bne.n	8005b74 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005b54:	200a      	movs	r0, #10
 8005b56:	f7fb fd65 	bl	8001624 <HAL_Delay>
      ms += 10U;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	330a      	adds	r3, #10
 8005b5e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f001 f926 	bl	8006db2 <USB_GetMode>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d005      	beq.n	8005b78 <USB_SetCurrentMode+0x84>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005b70:	d9f0      	bls.n	8005b54 <USB_SetCurrentMode+0x60>
 8005b72:	e001      	b.n	8005b78 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e005      	b.n	8005b84 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2bc8      	cmp	r3, #200	@ 0xc8
 8005b7c:	d101      	bne.n	8005b82 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e000      	b.n	8005b84 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3710      	adds	r7, #16
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b8c:	b084      	sub	sp, #16
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b086      	sub	sp, #24
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6078      	str	r0, [r7, #4]
 8005b96:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005b9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	613b      	str	r3, [r7, #16]
 8005baa:	e009      	b.n	8005bc0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	3340      	adds	r3, #64	@ 0x40
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	4413      	add	r3, r2
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	613b      	str	r3, [r7, #16]
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	2b0e      	cmp	r3, #14
 8005bc4:	d9f2      	bls.n	8005bac <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005bc6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d11c      	bne.n	8005c08 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bdc:	f043 0302 	orr.w	r3, r3, #2
 8005be0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bfe:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	639a      	str	r2, [r3, #56]	@ 0x38
 8005c06:	e00b      	b.n	8005c20 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c0c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c18:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c26:	461a      	mov	r2, r3
 8005c28:	2300      	movs	r3, #0
 8005c2a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c2c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d10d      	bne.n	8005c50 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005c34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d104      	bne.n	8005c46 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005c3c:	2100      	movs	r1, #0
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f968 	bl	8005f14 <USB_SetDevSpeed>
 8005c44:	e008      	b.n	8005c58 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005c46:	2101      	movs	r1, #1
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f963 	bl	8005f14 <USB_SetDevSpeed>
 8005c4e:	e003      	b.n	8005c58 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005c50:	2103      	movs	r1, #3
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f95e 	bl	8005f14 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005c58:	2110      	movs	r1, #16
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 f8fa 	bl	8005e54 <USB_FlushTxFifo>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d001      	beq.n	8005c6a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 f924 	bl	8005eb8 <USB_FlushRxFifo>
 8005c70:	4603      	mov	r3, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d001      	beq.n	8005c7a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c80:	461a      	mov	r2, r3
 8005c82:	2300      	movs	r3, #0
 8005c84:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	2300      	movs	r3, #0
 8005c90:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c98:	461a      	mov	r2, r3
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	613b      	str	r3, [r7, #16]
 8005ca2:	e043      	b.n	8005d2c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	015a      	lsls	r2, r3, #5
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	4413      	add	r3, r2
 8005cac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005cb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005cba:	d118      	bne.n	8005cee <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10a      	bne.n	8005cd8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	015a      	lsls	r2, r3, #5
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	4413      	add	r3, r2
 8005cca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cce:	461a      	mov	r2, r3
 8005cd0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005cd4:	6013      	str	r3, [r2, #0]
 8005cd6:	e013      	b.n	8005d00 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	015a      	lsls	r2, r3, #5
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005cea:	6013      	str	r3, [r2, #0]
 8005cec:	e008      	b.n	8005d00 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	015a      	lsls	r2, r3, #5
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	015a      	lsls	r2, r3, #5
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4413      	add	r3, r2
 8005d08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	2300      	movs	r3, #0
 8005d10:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	015a      	lsls	r2, r3, #5
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d1e:	461a      	mov	r2, r3
 8005d20:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005d24:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	613b      	str	r3, [r7, #16]
 8005d2c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005d30:	461a      	mov	r2, r3
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d3b5      	bcc.n	8005ca4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d38:	2300      	movs	r3, #0
 8005d3a:	613b      	str	r3, [r7, #16]
 8005d3c:	e043      	b.n	8005dc6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d54:	d118      	bne.n	8005d88 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10a      	bne.n	8005d72 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	015a      	lsls	r2, r3, #5
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	4413      	add	r3, r2
 8005d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d68:	461a      	mov	r2, r3
 8005d6a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005d6e:	6013      	str	r3, [r2, #0]
 8005d70:	e013      	b.n	8005d9a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	015a      	lsls	r2, r3, #5
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	4413      	add	r3, r2
 8005d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d7e:	461a      	mov	r2, r3
 8005d80:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005d84:	6013      	str	r3, [r2, #0]
 8005d86:	e008      	b.n	8005d9a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	015a      	lsls	r2, r3, #5
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4413      	add	r3, r2
 8005d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d94:	461a      	mov	r2, r3
 8005d96:	2300      	movs	r3, #0
 8005d98:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	015a      	lsls	r2, r3, #5
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	4413      	add	r3, r2
 8005da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005da6:	461a      	mov	r2, r3
 8005da8:	2300      	movs	r3, #0
 8005daa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	015a      	lsls	r2, r3, #5
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	4413      	add	r3, r2
 8005db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db8:	461a      	mov	r2, r3
 8005dba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005dbe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	613b      	str	r3, [r7, #16]
 8005dc6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005dca:	461a      	mov	r2, r3
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d3b5      	bcc.n	8005d3e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005de0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005de4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005df2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005df4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d105      	bne.n	8005e08 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	f043 0210 	orr.w	r2, r3, #16
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	699a      	ldr	r2, [r3, #24]
 8005e0c:	4b10      	ldr	r3, [pc, #64]	@ (8005e50 <USB_DevInit+0x2c4>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005e14:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d005      	beq.n	8005e28 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	699b      	ldr	r3, [r3, #24]
 8005e20:	f043 0208 	orr.w	r2, r3, #8
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005e28:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d107      	bne.n	8005e40 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	699b      	ldr	r3, [r3, #24]
 8005e34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e38:	f043 0304 	orr.w	r3, r3, #4
 8005e3c:	687a      	ldr	r2, [r7, #4]
 8005e3e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005e40:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3718      	adds	r7, #24
 8005e46:	46bd      	mov	sp, r7
 8005e48:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e4c:	b004      	add	sp, #16
 8005e4e:	4770      	bx	lr
 8005e50:	803c3800 	.word	0x803c3800

08005e54 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b085      	sub	sp, #20
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	3301      	adds	r3, #1
 8005e66:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e6e:	d901      	bls.n	8005e74 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e01b      	b.n	8005eac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	daf2      	bge.n	8005e62 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	019b      	lsls	r3, r3, #6
 8005e84:	f043 0220 	orr.w	r2, r3, #32
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	3301      	adds	r3, #1
 8005e90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e98:	d901      	bls.n	8005e9e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e006      	b.n	8005eac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	f003 0320 	and.w	r3, r3, #32
 8005ea6:	2b20      	cmp	r3, #32
 8005ea8:	d0f0      	beq.n	8005e8c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3714      	adds	r7, #20
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ed0:	d901      	bls.n	8005ed6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e018      	b.n	8005f08 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	daf2      	bge.n	8005ec4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2210      	movs	r2, #16
 8005ee6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	3301      	adds	r3, #1
 8005eec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ef4:	d901      	bls.n	8005efa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	e006      	b.n	8005f08 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	f003 0310 	and.w	r3, r3, #16
 8005f02:	2b10      	cmp	r3, #16
 8005f04:	d0f0      	beq.n	8005ee8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005f06:	2300      	movs	r3, #0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3714      	adds	r7, #20
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	460b      	mov	r3, r1
 8005f1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	78fb      	ldrb	r3, [r7, #3]
 8005f2e:	68f9      	ldr	r1, [r7, #12]
 8005f30:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f34:	4313      	orrs	r3, r2
 8005f36:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005f38:	2300      	movs	r3, #0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3714      	adds	r7, #20
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr

08005f46 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005f46:	b480      	push	{r7}
 8005f48:	b087      	sub	sp, #28
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	f003 0306 	and.w	r3, r3, #6
 8005f5e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d102      	bne.n	8005f6c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005f66:	2300      	movs	r3, #0
 8005f68:	75fb      	strb	r3, [r7, #23]
 8005f6a:	e00a      	b.n	8005f82 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d002      	beq.n	8005f78 <USB_GetDevSpeed+0x32>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2b06      	cmp	r3, #6
 8005f76:	d102      	bne.n	8005f7e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005f78:	2302      	movs	r3, #2
 8005f7a:	75fb      	strb	r3, [r7, #23]
 8005f7c:	e001      	b.n	8005f82 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005f7e:	230f      	movs	r3, #15
 8005f80:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	371c      	adds	r7, #28
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b085      	sub	sp, #20
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	785b      	ldrb	r3, [r3, #1]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d13a      	bne.n	8006022 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fb2:	69da      	ldr	r2, [r3, #28]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	f003 030f 	and.w	r3, r3, #15
 8005fbc:	2101      	movs	r1, #1
 8005fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	68f9      	ldr	r1, [r7, #12]
 8005fc6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	015a      	lsls	r2, r3, #5
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d155      	bne.n	8006090 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	015a      	lsls	r2, r3, #5
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	4413      	add	r3, r2
 8005fec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	791b      	ldrb	r3, [r3, #4]
 8005ffe:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006000:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	059b      	lsls	r3, r3, #22
 8006006:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006008:	4313      	orrs	r3, r2
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	0151      	lsls	r1, r2, #5
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	440a      	add	r2, r1
 8006012:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006016:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800601a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800601e:	6013      	str	r3, [r2, #0]
 8006020:	e036      	b.n	8006090 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006028:	69da      	ldr	r2, [r3, #28]
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	781b      	ldrb	r3, [r3, #0]
 800602e:	f003 030f 	and.w	r3, r3, #15
 8006032:	2101      	movs	r1, #1
 8006034:	fa01 f303 	lsl.w	r3, r1, r3
 8006038:	041b      	lsls	r3, r3, #16
 800603a:	68f9      	ldr	r1, [r7, #12]
 800603c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006040:	4313      	orrs	r3, r2
 8006042:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	015a      	lsls	r2, r3, #5
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	4413      	add	r3, r2
 800604c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006056:	2b00      	cmp	r3, #0
 8006058:	d11a      	bne.n	8006090 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	015a      	lsls	r2, r3, #5
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	4413      	add	r3, r2
 8006062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	791b      	ldrb	r3, [r3, #4]
 8006074:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006076:	430b      	orrs	r3, r1
 8006078:	4313      	orrs	r3, r2
 800607a:	68ba      	ldr	r2, [r7, #8]
 800607c:	0151      	lsls	r1, r2, #5
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	440a      	add	r2, r1
 8006082:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006086:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800608a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800608e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	3714      	adds	r7, #20
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
	...

080060a0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b085      	sub	sp, #20
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	781b      	ldrb	r3, [r3, #0]
 80060b2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	785b      	ldrb	r3, [r3, #1]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d161      	bne.n	8006180 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	015a      	lsls	r2, r3, #5
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	4413      	add	r3, r2
 80060c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060d2:	d11f      	bne.n	8006114 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	015a      	lsls	r2, r3, #5
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	4413      	add	r3, r2
 80060dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	0151      	lsls	r1, r2, #5
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	440a      	add	r2, r1
 80060ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060ee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80060f2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	015a      	lsls	r2, r3, #5
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	4413      	add	r3, r2
 80060fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	0151      	lsls	r1, r2, #5
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	440a      	add	r2, r1
 800610a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800610e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006112:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800611a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	781b      	ldrb	r3, [r3, #0]
 8006120:	f003 030f 	and.w	r3, r3, #15
 8006124:	2101      	movs	r1, #1
 8006126:	fa01 f303 	lsl.w	r3, r1, r3
 800612a:	b29b      	uxth	r3, r3
 800612c:	43db      	mvns	r3, r3
 800612e:	68f9      	ldr	r1, [r7, #12]
 8006130:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006134:	4013      	ands	r3, r2
 8006136:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800613e:	69da      	ldr	r2, [r3, #28]
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	f003 030f 	and.w	r3, r3, #15
 8006148:	2101      	movs	r1, #1
 800614a:	fa01 f303 	lsl.w	r3, r1, r3
 800614e:	b29b      	uxth	r3, r3
 8006150:	43db      	mvns	r3, r3
 8006152:	68f9      	ldr	r1, [r7, #12]
 8006154:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006158:	4013      	ands	r3, r2
 800615a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	4413      	add	r3, r2
 8006164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	0159      	lsls	r1, r3, #5
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	440b      	add	r3, r1
 8006172:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006176:	4619      	mov	r1, r3
 8006178:	4b35      	ldr	r3, [pc, #212]	@ (8006250 <USB_DeactivateEndpoint+0x1b0>)
 800617a:	4013      	ands	r3, r2
 800617c:	600b      	str	r3, [r1, #0]
 800617e:	e060      	b.n	8006242 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	015a      	lsls	r2, r3, #5
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	4413      	add	r3, r2
 8006188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006192:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006196:	d11f      	bne.n	80061d8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	015a      	lsls	r2, r3, #5
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	4413      	add	r3, r2
 80061a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68ba      	ldr	r2, [r7, #8]
 80061a8:	0151      	lsls	r1, r2, #5
 80061aa:	68fa      	ldr	r2, [r7, #12]
 80061ac:	440a      	add	r2, r1
 80061ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061b2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80061b6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	015a      	lsls	r2, r3, #5
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	4413      	add	r3, r2
 80061c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	0151      	lsls	r1, r2, #5
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	440a      	add	r2, r1
 80061ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061d6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	f003 030f 	and.w	r3, r3, #15
 80061e8:	2101      	movs	r1, #1
 80061ea:	fa01 f303 	lsl.w	r3, r1, r3
 80061ee:	041b      	lsls	r3, r3, #16
 80061f0:	43db      	mvns	r3, r3
 80061f2:	68f9      	ldr	r1, [r7, #12]
 80061f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061f8:	4013      	ands	r3, r2
 80061fa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006202:	69da      	ldr	r2, [r3, #28]
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	f003 030f 	and.w	r3, r3, #15
 800620c:	2101      	movs	r1, #1
 800620e:	fa01 f303 	lsl.w	r3, r1, r3
 8006212:	041b      	lsls	r3, r3, #16
 8006214:	43db      	mvns	r3, r3
 8006216:	68f9      	ldr	r1, [r7, #12]
 8006218:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800621c:	4013      	ands	r3, r2
 800621e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	015a      	lsls	r2, r3, #5
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	4413      	add	r3, r2
 8006228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	0159      	lsls	r1, r3, #5
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	440b      	add	r3, r1
 8006236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800623a:	4619      	mov	r1, r3
 800623c:	4b05      	ldr	r3, [pc, #20]	@ (8006254 <USB_DeactivateEndpoint+0x1b4>)
 800623e:	4013      	ands	r3, r2
 8006240:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006242:	2300      	movs	r3, #0
}
 8006244:	4618      	mov	r0, r3
 8006246:	3714      	adds	r7, #20
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	ec337800 	.word	0xec337800
 8006254:	eff37800 	.word	0xeff37800

08006258 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b08a      	sub	sp, #40	@ 0x28
 800625c:	af02      	add	r7, sp, #8
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	4613      	mov	r3, r2
 8006264:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	785b      	ldrb	r3, [r3, #1]
 8006274:	2b01      	cmp	r3, #1
 8006276:	f040 817f 	bne.w	8006578 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d132      	bne.n	80062e8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	015a      	lsls	r2, r3, #5
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	4413      	add	r3, r2
 800628a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	69ba      	ldr	r2, [r7, #24]
 8006292:	0151      	lsls	r1, r2, #5
 8006294:	69fa      	ldr	r2, [r7, #28]
 8006296:	440a      	add	r2, r1
 8006298:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800629c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80062a0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80062a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80062a6:	69bb      	ldr	r3, [r7, #24]
 80062a8:	015a      	lsls	r2, r3, #5
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	4413      	add	r3, r2
 80062ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	69ba      	ldr	r2, [r7, #24]
 80062b6:	0151      	lsls	r1, r2, #5
 80062b8:	69fa      	ldr	r2, [r7, #28]
 80062ba:	440a      	add	r2, r1
 80062bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80062c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80062c6:	69bb      	ldr	r3, [r7, #24]
 80062c8:	015a      	lsls	r2, r3, #5
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	4413      	add	r3, r2
 80062ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	69ba      	ldr	r2, [r7, #24]
 80062d6:	0151      	lsls	r1, r2, #5
 80062d8:	69fa      	ldr	r2, [r7, #28]
 80062da:	440a      	add	r2, r1
 80062dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062e0:	0cdb      	lsrs	r3, r3, #19
 80062e2:	04db      	lsls	r3, r3, #19
 80062e4:	6113      	str	r3, [r2, #16]
 80062e6:	e097      	b.n	8006418 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	015a      	lsls	r2, r3, #5
 80062ec:	69fb      	ldr	r3, [r7, #28]
 80062ee:	4413      	add	r3, r2
 80062f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	69ba      	ldr	r2, [r7, #24]
 80062f8:	0151      	lsls	r1, r2, #5
 80062fa:	69fa      	ldr	r2, [r7, #28]
 80062fc:	440a      	add	r2, r1
 80062fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006302:	0cdb      	lsrs	r3, r3, #19
 8006304:	04db      	lsls	r3, r3, #19
 8006306:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	015a      	lsls	r2, r3, #5
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	4413      	add	r3, r2
 8006310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	69ba      	ldr	r2, [r7, #24]
 8006318:	0151      	lsls	r1, r2, #5
 800631a:	69fa      	ldr	r2, [r7, #28]
 800631c:	440a      	add	r2, r1
 800631e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006322:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006326:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800632a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d11a      	bne.n	8006368 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	691a      	ldr	r2, [r3, #16]
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	429a      	cmp	r2, r3
 800633c:	d903      	bls.n	8006346 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	689a      	ldr	r2, [r3, #8]
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	015a      	lsls	r2, r3, #5
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	4413      	add	r3, r2
 800634e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006352:	691b      	ldr	r3, [r3, #16]
 8006354:	69ba      	ldr	r2, [r7, #24]
 8006356:	0151      	lsls	r1, r2, #5
 8006358:	69fa      	ldr	r2, [r7, #28]
 800635a:	440a      	add	r2, r1
 800635c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006360:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006364:	6113      	str	r3, [r2, #16]
 8006366:	e044      	b.n	80063f2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	691a      	ldr	r2, [r3, #16]
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	4413      	add	r3, r2
 8006372:	1e5a      	subs	r2, r3, #1
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	fbb2 f3f3 	udiv	r3, r2, r3
 800637c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	015a      	lsls	r2, r3, #5
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	4413      	add	r3, r2
 8006386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800638a:	691a      	ldr	r2, [r3, #16]
 800638c:	8afb      	ldrh	r3, [r7, #22]
 800638e:	04d9      	lsls	r1, r3, #19
 8006390:	4ba4      	ldr	r3, [pc, #656]	@ (8006624 <USB_EPStartXfer+0x3cc>)
 8006392:	400b      	ands	r3, r1
 8006394:	69b9      	ldr	r1, [r7, #24]
 8006396:	0148      	lsls	r0, r1, #5
 8006398:	69f9      	ldr	r1, [r7, #28]
 800639a:	4401      	add	r1, r0
 800639c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80063a0:	4313      	orrs	r3, r2
 80063a2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	791b      	ldrb	r3, [r3, #4]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d122      	bne.n	80063f2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	015a      	lsls	r2, r3, #5
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	4413      	add	r3, r2
 80063b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	69ba      	ldr	r2, [r7, #24]
 80063bc:	0151      	lsls	r1, r2, #5
 80063be:	69fa      	ldr	r2, [r7, #28]
 80063c0:	440a      	add	r2, r1
 80063c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063c6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80063ca:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	015a      	lsls	r2, r3, #5
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	4413      	add	r3, r2
 80063d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063d8:	691a      	ldr	r2, [r3, #16]
 80063da:	8afb      	ldrh	r3, [r7, #22]
 80063dc:	075b      	lsls	r3, r3, #29
 80063de:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80063e2:	69b9      	ldr	r1, [r7, #24]
 80063e4:	0148      	lsls	r0, r1, #5
 80063e6:	69f9      	ldr	r1, [r7, #28]
 80063e8:	4401      	add	r1, r0
 80063ea:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80063ee:	4313      	orrs	r3, r2
 80063f0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063fe:	691a      	ldr	r2, [r3, #16]
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	691b      	ldr	r3, [r3, #16]
 8006404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006408:	69b9      	ldr	r1, [r7, #24]
 800640a:	0148      	lsls	r0, r1, #5
 800640c:	69f9      	ldr	r1, [r7, #28]
 800640e:	4401      	add	r1, r0
 8006410:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006414:	4313      	orrs	r3, r2
 8006416:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006418:	79fb      	ldrb	r3, [r7, #7]
 800641a:	2b01      	cmp	r3, #1
 800641c:	d14b      	bne.n	80064b6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	69db      	ldr	r3, [r3, #28]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d009      	beq.n	800643a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	015a      	lsls	r2, r3, #5
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	4413      	add	r3, r2
 800642e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006432:	461a      	mov	r2, r3
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	69db      	ldr	r3, [r3, #28]
 8006438:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	791b      	ldrb	r3, [r3, #4]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d128      	bne.n	8006494 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800644e:	2b00      	cmp	r3, #0
 8006450:	d110      	bne.n	8006474 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	015a      	lsls	r2, r3, #5
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	4413      	add	r3, r2
 800645a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	69ba      	ldr	r2, [r7, #24]
 8006462:	0151      	lsls	r1, r2, #5
 8006464:	69fa      	ldr	r2, [r7, #28]
 8006466:	440a      	add	r2, r1
 8006468:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800646c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006470:	6013      	str	r3, [r2, #0]
 8006472:	e00f      	b.n	8006494 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	015a      	lsls	r2, r3, #5
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	4413      	add	r3, r2
 800647c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69ba      	ldr	r2, [r7, #24]
 8006484:	0151      	lsls	r1, r2, #5
 8006486:	69fa      	ldr	r2, [r7, #28]
 8006488:	440a      	add	r2, r1
 800648a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800648e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006492:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	015a      	lsls	r2, r3, #5
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	4413      	add	r3, r2
 800649c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	69ba      	ldr	r2, [r7, #24]
 80064a4:	0151      	lsls	r1, r2, #5
 80064a6:	69fa      	ldr	r2, [r7, #28]
 80064a8:	440a      	add	r2, r1
 80064aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064ae:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80064b2:	6013      	str	r3, [r2, #0]
 80064b4:	e166      	b.n	8006784 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	015a      	lsls	r2, r3, #5
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	4413      	add	r3, r2
 80064be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	69ba      	ldr	r2, [r7, #24]
 80064c6:	0151      	lsls	r1, r2, #5
 80064c8:	69fa      	ldr	r2, [r7, #28]
 80064ca:	440a      	add	r2, r1
 80064cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064d0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80064d4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	791b      	ldrb	r3, [r3, #4]
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d015      	beq.n	800650a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f000 814e 	beq.w	8006784 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	f003 030f 	and.w	r3, r3, #15
 80064f8:	2101      	movs	r1, #1
 80064fa:	fa01 f303 	lsl.w	r3, r1, r3
 80064fe:	69f9      	ldr	r1, [r7, #28]
 8006500:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006504:	4313      	orrs	r3, r2
 8006506:	634b      	str	r3, [r1, #52]	@ 0x34
 8006508:	e13c      	b.n	8006784 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006516:	2b00      	cmp	r3, #0
 8006518:	d110      	bne.n	800653c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	015a      	lsls	r2, r3, #5
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	4413      	add	r3, r2
 8006522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	69ba      	ldr	r2, [r7, #24]
 800652a:	0151      	lsls	r1, r2, #5
 800652c:	69fa      	ldr	r2, [r7, #28]
 800652e:	440a      	add	r2, r1
 8006530:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006534:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	e00f      	b.n	800655c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	015a      	lsls	r2, r3, #5
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	4413      	add	r3, r2
 8006544:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	69ba      	ldr	r2, [r7, #24]
 800654c:	0151      	lsls	r1, r2, #5
 800654e:	69fa      	ldr	r2, [r7, #28]
 8006550:	440a      	add	r2, r1
 8006552:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006556:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800655a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	68d9      	ldr	r1, [r3, #12]
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	781a      	ldrb	r2, [r3, #0]
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	691b      	ldr	r3, [r3, #16]
 8006568:	b298      	uxth	r0, r3
 800656a:	79fb      	ldrb	r3, [r7, #7]
 800656c:	9300      	str	r3, [sp, #0]
 800656e:	4603      	mov	r3, r0
 8006570:	68f8      	ldr	r0, [r7, #12]
 8006572:	f000 f9b9 	bl	80068e8 <USB_WritePacket>
 8006576:	e105      	b.n	8006784 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	015a      	lsls	r2, r3, #5
 800657c:	69fb      	ldr	r3, [r7, #28]
 800657e:	4413      	add	r3, r2
 8006580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	69ba      	ldr	r2, [r7, #24]
 8006588:	0151      	lsls	r1, r2, #5
 800658a:	69fa      	ldr	r2, [r7, #28]
 800658c:	440a      	add	r2, r1
 800658e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006592:	0cdb      	lsrs	r3, r3, #19
 8006594:	04db      	lsls	r3, r3, #19
 8006596:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	015a      	lsls	r2, r3, #5
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	4413      	add	r3, r2
 80065a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	69ba      	ldr	r2, [r7, #24]
 80065a8:	0151      	lsls	r1, r2, #5
 80065aa:	69fa      	ldr	r2, [r7, #28]
 80065ac:	440a      	add	r2, r1
 80065ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065b2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80065b6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80065ba:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d132      	bne.n	8006628 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d003      	beq.n	80065d2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	689a      	ldr	r2, [r3, #8]
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	689a      	ldr	r2, [r3, #8]
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80065da:	69bb      	ldr	r3, [r7, #24]
 80065dc:	015a      	lsls	r2, r3, #5
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	4413      	add	r3, r2
 80065e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065e6:	691a      	ldr	r2, [r3, #16]
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	6a1b      	ldr	r3, [r3, #32]
 80065ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065f0:	69b9      	ldr	r1, [r7, #24]
 80065f2:	0148      	lsls	r0, r1, #5
 80065f4:	69f9      	ldr	r1, [r7, #28]
 80065f6:	4401      	add	r1, r0
 80065f8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80065fc:	4313      	orrs	r3, r2
 80065fe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	015a      	lsls	r2, r3, #5
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	4413      	add	r3, r2
 8006608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	69ba      	ldr	r2, [r7, #24]
 8006610:	0151      	lsls	r1, r2, #5
 8006612:	69fa      	ldr	r2, [r7, #28]
 8006614:	440a      	add	r2, r1
 8006616:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800661a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800661e:	6113      	str	r3, [r2, #16]
 8006620:	e062      	b.n	80066e8 <USB_EPStartXfer+0x490>
 8006622:	bf00      	nop
 8006624:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d123      	bne.n	8006678 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	015a      	lsls	r2, r3, #5
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	4413      	add	r3, r2
 8006638:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800663c:	691a      	ldr	r2, [r3, #16]
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006646:	69b9      	ldr	r1, [r7, #24]
 8006648:	0148      	lsls	r0, r1, #5
 800664a:	69f9      	ldr	r1, [r7, #28]
 800664c:	4401      	add	r1, r0
 800664e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006652:	4313      	orrs	r3, r2
 8006654:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	015a      	lsls	r2, r3, #5
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	4413      	add	r3, r2
 800665e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	69ba      	ldr	r2, [r7, #24]
 8006666:	0151      	lsls	r1, r2, #5
 8006668:	69fa      	ldr	r2, [r7, #28]
 800666a:	440a      	add	r2, r1
 800666c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006670:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006674:	6113      	str	r3, [r2, #16]
 8006676:	e037      	b.n	80066e8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	691a      	ldr	r2, [r3, #16]
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	4413      	add	r3, r2
 8006682:	1e5a      	subs	r2, r3, #1
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	fbb2 f3f3 	udiv	r3, r2, r3
 800668c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	8afa      	ldrh	r2, [r7, #22]
 8006694:	fb03 f202 	mul.w	r2, r3, r2
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066a8:	691a      	ldr	r2, [r3, #16]
 80066aa:	8afb      	ldrh	r3, [r7, #22]
 80066ac:	04d9      	lsls	r1, r3, #19
 80066ae:	4b38      	ldr	r3, [pc, #224]	@ (8006790 <USB_EPStartXfer+0x538>)
 80066b0:	400b      	ands	r3, r1
 80066b2:	69b9      	ldr	r1, [r7, #24]
 80066b4:	0148      	lsls	r0, r1, #5
 80066b6:	69f9      	ldr	r1, [r7, #28]
 80066b8:	4401      	add	r1, r0
 80066ba:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80066be:	4313      	orrs	r3, r2
 80066c0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	015a      	lsls	r2, r3, #5
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	4413      	add	r3, r2
 80066ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066ce:	691a      	ldr	r2, [r3, #16]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	6a1b      	ldr	r3, [r3, #32]
 80066d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066d8:	69b9      	ldr	r1, [r7, #24]
 80066da:	0148      	lsls	r0, r1, #5
 80066dc:	69f9      	ldr	r1, [r7, #28]
 80066de:	4401      	add	r1, r0
 80066e0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80066e4:	4313      	orrs	r3, r2
 80066e6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80066e8:	79fb      	ldrb	r3, [r7, #7]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d10d      	bne.n	800670a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d009      	beq.n	800670a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	68d9      	ldr	r1, [r3, #12]
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	4413      	add	r3, r2
 8006702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006706:	460a      	mov	r2, r1
 8006708:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	791b      	ldrb	r3, [r3, #4]
 800670e:	2b01      	cmp	r3, #1
 8006710:	d128      	bne.n	8006764 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800671e:	2b00      	cmp	r3, #0
 8006720:	d110      	bne.n	8006744 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	015a      	lsls	r2, r3, #5
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	4413      	add	r3, r2
 800672a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	69ba      	ldr	r2, [r7, #24]
 8006732:	0151      	lsls	r1, r2, #5
 8006734:	69fa      	ldr	r2, [r7, #28]
 8006736:	440a      	add	r2, r1
 8006738:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800673c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006740:	6013      	str	r3, [r2, #0]
 8006742:	e00f      	b.n	8006764 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006744:	69bb      	ldr	r3, [r7, #24]
 8006746:	015a      	lsls	r2, r3, #5
 8006748:	69fb      	ldr	r3, [r7, #28]
 800674a:	4413      	add	r3, r2
 800674c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	69ba      	ldr	r2, [r7, #24]
 8006754:	0151      	lsls	r1, r2, #5
 8006756:	69fa      	ldr	r2, [r7, #28]
 8006758:	440a      	add	r2, r1
 800675a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800675e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006762:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	015a      	lsls	r2, r3, #5
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	4413      	add	r3, r2
 800676c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	69ba      	ldr	r2, [r7, #24]
 8006774:	0151      	lsls	r1, r2, #5
 8006776:	69fa      	ldr	r2, [r7, #28]
 8006778:	440a      	add	r2, r1
 800677a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800677e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006782:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3720      	adds	r7, #32
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	1ff80000 	.word	0x1ff80000

08006794 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006794:	b480      	push	{r7}
 8006796:	b087      	sub	sp, #28
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800679e:	2300      	movs	r3, #0
 80067a0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80067a2:	2300      	movs	r3, #0
 80067a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	785b      	ldrb	r3, [r3, #1]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d14a      	bne.n	8006848 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	015a      	lsls	r2, r3, #5
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	4413      	add	r3, r2
 80067bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067ca:	f040 8086 	bne.w	80068da <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	015a      	lsls	r2, r3, #5
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	4413      	add	r3, r2
 80067d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	7812      	ldrb	r2, [r2, #0]
 80067e2:	0151      	lsls	r1, r2, #5
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	440a      	add	r2, r1
 80067e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067ec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80067f0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	781b      	ldrb	r3, [r3, #0]
 80067f6:	015a      	lsls	r2, r3, #5
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	4413      	add	r3, r2
 80067fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	683a      	ldr	r2, [r7, #0]
 8006804:	7812      	ldrb	r2, [r2, #0]
 8006806:	0151      	lsls	r1, r2, #5
 8006808:	693a      	ldr	r2, [r7, #16]
 800680a:	440a      	add	r2, r1
 800680c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006810:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006814:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	3301      	adds	r3, #1
 800681a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006822:	4293      	cmp	r3, r2
 8006824:	d902      	bls.n	800682c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	75fb      	strb	r3, [r7, #23]
          break;
 800682a:	e056      	b.n	80068da <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	015a      	lsls	r2, r3, #5
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	4413      	add	r3, r2
 8006836:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006840:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006844:	d0e7      	beq.n	8006816 <USB_EPStopXfer+0x82>
 8006846:	e048      	b.n	80068da <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	015a      	lsls	r2, r3, #5
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	4413      	add	r3, r2
 8006852:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800685c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006860:	d13b      	bne.n	80068da <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	015a      	lsls	r2, r3, #5
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	4413      	add	r3, r2
 800686c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	683a      	ldr	r2, [r7, #0]
 8006874:	7812      	ldrb	r2, [r2, #0]
 8006876:	0151      	lsls	r1, r2, #5
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	440a      	add	r2, r1
 800687c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006880:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006884:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	015a      	lsls	r2, r3, #5
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	4413      	add	r3, r2
 8006890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	683a      	ldr	r2, [r7, #0]
 8006898:	7812      	ldrb	r2, [r2, #0]
 800689a:	0151      	lsls	r1, r2, #5
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	440a      	add	r2, r1
 80068a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80068a8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	3301      	adds	r3, #1
 80068ae:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d902      	bls.n	80068c0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	75fb      	strb	r3, [r7, #23]
          break;
 80068be:	e00c      	b.n	80068da <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	015a      	lsls	r2, r3, #5
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	4413      	add	r3, r2
 80068ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068d8:	d0e7      	beq.n	80068aa <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80068da:	7dfb      	ldrb	r3, [r7, #23]
}
 80068dc:	4618      	mov	r0, r3
 80068de:	371c      	adds	r7, #28
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b089      	sub	sp, #36	@ 0x24
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	60f8      	str	r0, [r7, #12]
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	4611      	mov	r1, r2
 80068f4:	461a      	mov	r2, r3
 80068f6:	460b      	mov	r3, r1
 80068f8:	71fb      	strb	r3, [r7, #7]
 80068fa:	4613      	mov	r3, r2
 80068fc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006906:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800690a:	2b00      	cmp	r3, #0
 800690c:	d123      	bne.n	8006956 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800690e:	88bb      	ldrh	r3, [r7, #4]
 8006910:	3303      	adds	r3, #3
 8006912:	089b      	lsrs	r3, r3, #2
 8006914:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006916:	2300      	movs	r3, #0
 8006918:	61bb      	str	r3, [r7, #24]
 800691a:	e018      	b.n	800694e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800691c:	79fb      	ldrb	r3, [r7, #7]
 800691e:	031a      	lsls	r2, r3, #12
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	4413      	add	r3, r2
 8006924:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006928:	461a      	mov	r2, r3
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006930:	69fb      	ldr	r3, [r7, #28]
 8006932:	3301      	adds	r3, #1
 8006934:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006936:	69fb      	ldr	r3, [r7, #28]
 8006938:	3301      	adds	r3, #1
 800693a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800693c:	69fb      	ldr	r3, [r7, #28]
 800693e:	3301      	adds	r3, #1
 8006940:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	3301      	adds	r3, #1
 8006946:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	3301      	adds	r3, #1
 800694c:	61bb      	str	r3, [r7, #24]
 800694e:	69ba      	ldr	r2, [r7, #24]
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	429a      	cmp	r2, r3
 8006954:	d3e2      	bcc.n	800691c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006956:	2300      	movs	r3, #0
}
 8006958:	4618      	mov	r0, r3
 800695a:	3724      	adds	r7, #36	@ 0x24
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006964:	b480      	push	{r7}
 8006966:	b08b      	sub	sp, #44	@ 0x2c
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	4613      	mov	r3, r2
 8006970:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800697a:	88fb      	ldrh	r3, [r7, #6]
 800697c:	089b      	lsrs	r3, r3, #2
 800697e:	b29b      	uxth	r3, r3
 8006980:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006982:	88fb      	ldrh	r3, [r7, #6]
 8006984:	f003 0303 	and.w	r3, r3, #3
 8006988:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800698a:	2300      	movs	r3, #0
 800698c:	623b      	str	r3, [r7, #32]
 800698e:	e014      	b.n	80069ba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699a:	601a      	str	r2, [r3, #0]
    pDest++;
 800699c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699e:	3301      	adds	r3, #1
 80069a0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80069a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a4:	3301      	adds	r3, #1
 80069a6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80069a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069aa:	3301      	adds	r3, #1
 80069ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80069ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b0:	3301      	adds	r3, #1
 80069b2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80069b4:	6a3b      	ldr	r3, [r7, #32]
 80069b6:	3301      	adds	r3, #1
 80069b8:	623b      	str	r3, [r7, #32]
 80069ba:	6a3a      	ldr	r2, [r7, #32]
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	429a      	cmp	r2, r3
 80069c0:	d3e6      	bcc.n	8006990 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80069c2:	8bfb      	ldrh	r3, [r7, #30]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d01e      	beq.n	8006a06 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80069c8:	2300      	movs	r3, #0
 80069ca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069d2:	461a      	mov	r2, r3
 80069d4:	f107 0310 	add.w	r3, r7, #16
 80069d8:	6812      	ldr	r2, [r2, #0]
 80069da:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80069dc:	693a      	ldr	r2, [r7, #16]
 80069de:	6a3b      	ldr	r3, [r7, #32]
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	00db      	lsls	r3, r3, #3
 80069e4:	fa22 f303 	lsr.w	r3, r2, r3
 80069e8:	b2da      	uxtb	r2, r3
 80069ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ec:	701a      	strb	r2, [r3, #0]
      i++;
 80069ee:	6a3b      	ldr	r3, [r7, #32]
 80069f0:	3301      	adds	r3, #1
 80069f2:	623b      	str	r3, [r7, #32]
      pDest++;
 80069f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f6:	3301      	adds	r3, #1
 80069f8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80069fa:	8bfb      	ldrh	r3, [r7, #30]
 80069fc:	3b01      	subs	r3, #1
 80069fe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006a00:	8bfb      	ldrh	r3, [r7, #30]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d1ea      	bne.n	80069dc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	372c      	adds	r7, #44	@ 0x2c
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	785b      	ldrb	r3, [r3, #1]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d12c      	bne.n	8006a8a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	015a      	lsls	r2, r3, #5
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4413      	add	r3, r2
 8006a38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	db12      	blt.n	8006a68 <USB_EPSetStall+0x54>
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d00f      	beq.n	8006a68 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	015a      	lsls	r2, r3, #5
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	4413      	add	r3, r2
 8006a50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68ba      	ldr	r2, [r7, #8]
 8006a58:	0151      	lsls	r1, r2, #5
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	440a      	add	r2, r1
 8006a5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a62:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006a66:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	015a      	lsls	r2, r3, #5
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4413      	add	r3, r2
 8006a70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68ba      	ldr	r2, [r7, #8]
 8006a78:	0151      	lsls	r1, r2, #5
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	440a      	add	r2, r1
 8006a7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a82:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006a86:	6013      	str	r3, [r2, #0]
 8006a88:	e02b      	b.n	8006ae2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	015a      	lsls	r2, r3, #5
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	4413      	add	r3, r2
 8006a92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	db12      	blt.n	8006ac2 <USB_EPSetStall+0xae>
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00f      	beq.n	8006ac2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	015a      	lsls	r2, r3, #5
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	4413      	add	r3, r2
 8006aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	68ba      	ldr	r2, [r7, #8]
 8006ab2:	0151      	lsls	r1, r2, #5
 8006ab4:	68fa      	ldr	r2, [r7, #12]
 8006ab6:	440a      	add	r2, r1
 8006ab8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006abc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ac0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	015a      	lsls	r2, r3, #5
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	4413      	add	r3, r2
 8006aca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	68ba      	ldr	r2, [r7, #8]
 8006ad2:	0151      	lsls	r1, r2, #5
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	440a      	add	r2, r1
 8006ad8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006adc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006ae0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3714      	adds	r7, #20
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	785b      	ldrb	r3, [r3, #1]
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d128      	bne.n	8006b5e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	015a      	lsls	r2, r3, #5
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	4413      	add	r3, r2
 8006b14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68ba      	ldr	r2, [r7, #8]
 8006b1c:	0151      	lsls	r1, r2, #5
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	440a      	add	r2, r1
 8006b22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b2a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	791b      	ldrb	r3, [r3, #4]
 8006b30:	2b03      	cmp	r3, #3
 8006b32:	d003      	beq.n	8006b3c <USB_EPClearStall+0x4c>
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	791b      	ldrb	r3, [r3, #4]
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d138      	bne.n	8006bae <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	015a      	lsls	r2, r3, #5
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	4413      	add	r3, r2
 8006b44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68ba      	ldr	r2, [r7, #8]
 8006b4c:	0151      	lsls	r1, r2, #5
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	440a      	add	r2, r1
 8006b52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b5a:	6013      	str	r3, [r2, #0]
 8006b5c:	e027      	b.n	8006bae <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	015a      	lsls	r2, r3, #5
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	4413      	add	r3, r2
 8006b66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	0151      	lsls	r1, r2, #5
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	440a      	add	r2, r1
 8006b74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b78:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b7c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	791b      	ldrb	r3, [r3, #4]
 8006b82:	2b03      	cmp	r3, #3
 8006b84:	d003      	beq.n	8006b8e <USB_EPClearStall+0x9e>
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	791b      	ldrb	r3, [r3, #4]
 8006b8a:	2b02      	cmp	r3, #2
 8006b8c:	d10f      	bne.n	8006bae <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	015a      	lsls	r2, r3, #5
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	4413      	add	r3, r2
 8006b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68ba      	ldr	r2, [r7, #8]
 8006b9e:	0151      	lsls	r1, r2, #5
 8006ba0:	68fa      	ldr	r2, [r7, #12]
 8006ba2:	440a      	add	r2, r1
 8006ba4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bac:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006bae:	2300      	movs	r3, #0
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3714      	adds	r7, #20
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b085      	sub	sp, #20
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bda:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006bde:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	78fb      	ldrb	r3, [r7, #3]
 8006bea:	011b      	lsls	r3, r3, #4
 8006bec:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006bf0:	68f9      	ldr	r1, [r7, #12]
 8006bf2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3714      	adds	r7, #20
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006c22:	f023 0303 	bic.w	r3, r3, #3
 8006c26:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c36:	f023 0302 	bic.w	r3, r3, #2
 8006c3a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3714      	adds	r7, #20
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr

08006c4a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c4a:	b480      	push	{r7}
 8006c4c:	b085      	sub	sp, #20
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006c64:	f023 0303 	bic.w	r3, r3, #3
 8006c68:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c78:	f043 0302 	orr.w	r3, r3, #2
 8006c7c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c7e:	2300      	movs	r3, #0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3714      	adds	r7, #20
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b085      	sub	sp, #20
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	695b      	ldr	r3, [r3, #20]
 8006c98:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3714      	adds	r7, #20
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr

08006cb2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cb2:	b480      	push	{r7}
 8006cb4:	b085      	sub	sp, #20
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cc4:	699b      	ldr	r3, [r3, #24]
 8006cc6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cce:	69db      	ldr	r3, [r3, #28]
 8006cd0:	68ba      	ldr	r2, [r7, #8]
 8006cd2:	4013      	ands	r3, r2
 8006cd4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	0c1b      	lsrs	r3, r3, #16
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3714      	adds	r7, #20
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr

08006ce6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ce6:	b480      	push	{r7}
 8006ce8:	b085      	sub	sp, #20
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cf8:	699b      	ldr	r3, [r3, #24]
 8006cfa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d02:	69db      	ldr	r3, [r3, #28]
 8006d04:	68ba      	ldr	r2, [r7, #8]
 8006d06:	4013      	ands	r3, r2
 8006d08:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	b29b      	uxth	r3, r3
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3714      	adds	r7, #20
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr

08006d1a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006d1a:	b480      	push	{r7}
 8006d1c:	b085      	sub	sp, #20
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
 8006d22:	460b      	mov	r3, r1
 8006d24:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006d2a:	78fb      	ldrb	r3, [r7, #3]
 8006d2c:	015a      	lsls	r2, r3, #5
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	4413      	add	r3, r2
 8006d32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d40:	695b      	ldr	r3, [r3, #20]
 8006d42:	68ba      	ldr	r2, [r7, #8]
 8006d44:	4013      	ands	r3, r2
 8006d46:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006d48:	68bb      	ldr	r3, [r7, #8]
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3714      	adds	r7, #20
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b087      	sub	sp, #28
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
 8006d5e:	460b      	mov	r3, r1
 8006d60:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d6c:	691b      	ldr	r3, [r3, #16]
 8006d6e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d78:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006d7a:	78fb      	ldrb	r3, [r7, #3]
 8006d7c:	f003 030f 	and.w	r3, r3, #15
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	fa22 f303 	lsr.w	r3, r2, r3
 8006d86:	01db      	lsls	r3, r3, #7
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	693a      	ldr	r2, [r7, #16]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006d90:	78fb      	ldrb	r3, [r7, #3]
 8006d92:	015a      	lsls	r2, r3, #5
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	4413      	add	r3, r2
 8006d98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	693a      	ldr	r2, [r7, #16]
 8006da0:	4013      	ands	r3, r2
 8006da2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006da4:	68bb      	ldr	r3, [r7, #8]
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	371c      	adds	r7, #28
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr

08006db2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006db2:	b480      	push	{r7}
 8006db4:	b083      	sub	sp, #12
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	f003 0301 	and.w	r3, r3, #1
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	370c      	adds	r7, #12
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr

08006dce <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006dce:	b480      	push	{r7}
 8006dd0:	b085      	sub	sp, #20
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68fa      	ldr	r2, [r7, #12]
 8006de4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006de8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006dec:	f023 0307 	bic.w	r3, r3, #7
 8006df0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	68fa      	ldr	r2, [r7, #12]
 8006dfc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e04:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3714      	adds	r7, #20
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b087      	sub	sp, #28
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	460b      	mov	r3, r1
 8006e1e:	607a      	str	r2, [r7, #4]
 8006e20:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	333c      	adds	r3, #60	@ 0x3c
 8006e2a:	3304      	adds	r3, #4
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	4a26      	ldr	r2, [pc, #152]	@ (8006ecc <USB_EP0_OutStart+0xb8>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d90a      	bls.n	8006e4e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e48:	d101      	bne.n	8006e4e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	e037      	b.n	8006ebe <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e54:	461a      	mov	r2, r3
 8006e56:	2300      	movs	r3, #0
 8006e58:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e60:	691b      	ldr	r3, [r3, #16]
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e68:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	697a      	ldr	r2, [r7, #20]
 8006e78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e7c:	f043 0318 	orr.w	r3, r3, #24
 8006e80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	697a      	ldr	r2, [r7, #20]
 8006e8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e90:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006e94:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006e96:	7afb      	ldrb	r3, [r7, #11]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d10f      	bne.n	8006ebc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	697a      	ldr	r2, [r7, #20]
 8006eb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006eb6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006eba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	371c      	adds	r7, #28
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	4f54300a 	.word	0x4f54300a

08006ed0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b085      	sub	sp, #20
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	3301      	adds	r3, #1
 8006ee0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ee8:	d901      	bls.n	8006eee <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006eea:	2303      	movs	r3, #3
 8006eec:	e022      	b.n	8006f34 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	daf2      	bge.n	8006edc <USB_CoreReset+0xc>

  count = 10U;
 8006ef6:	230a      	movs	r3, #10
 8006ef8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006efa:	e002      	b.n	8006f02 <USB_CoreReset+0x32>
  {
    count--;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	3b01      	subs	r3, #1
 8006f00:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d1f9      	bne.n	8006efc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	691b      	ldr	r3, [r3, #16]
 8006f0c:	f043 0201 	orr.w	r2, r3, #1
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	3301      	adds	r3, #1
 8006f18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f20:	d901      	bls.n	8006f26 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006f22:	2303      	movs	r3, #3
 8006f24:	e006      	b.n	8006f34 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	f003 0301 	and.w	r3, r3, #1
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	d0f0      	beq.n	8006f14 <USB_CoreReset+0x44>

  return HAL_OK;
 8006f32:	2300      	movs	r3, #0
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3714      	adds	r7, #20
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b084      	sub	sp, #16
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	460b      	mov	r3, r1
 8006f4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006f4c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006f50:	f002 fcc8 	bl	80098e4 <USBD_static_malloc>
 8006f54:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d109      	bne.n	8006f70 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	32b0      	adds	r2, #176	@ 0xb0
 8006f66:	2100      	movs	r1, #0
 8006f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006f6c:	2302      	movs	r3, #2
 8006f6e:	e0d4      	b.n	800711a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006f70:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006f74:	2100      	movs	r1, #0
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f002 feb9 	bl	8009cee <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	32b0      	adds	r2, #176	@ 0xb0
 8006f86:	68f9      	ldr	r1, [r7, #12]
 8006f88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	32b0      	adds	r2, #176	@ 0xb0
 8006f96:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	7c1b      	ldrb	r3, [r3, #16]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d138      	bne.n	800701a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006fa8:	4b5e      	ldr	r3, [pc, #376]	@ (8007124 <USBD_CDC_Init+0x1e4>)
 8006faa:	7819      	ldrb	r1, [r3, #0]
 8006fac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006fb0:	2202      	movs	r2, #2
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f002 fb73 	bl	800969e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006fb8:	4b5a      	ldr	r3, [pc, #360]	@ (8007124 <USBD_CDC_Init+0x1e4>)
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	f003 020f 	and.w	r2, r3, #15
 8006fc0:	6879      	ldr	r1, [r7, #4]
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	4413      	add	r3, r2
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	440b      	add	r3, r1
 8006fcc:	3323      	adds	r3, #35	@ 0x23
 8006fce:	2201      	movs	r2, #1
 8006fd0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006fd2:	4b55      	ldr	r3, [pc, #340]	@ (8007128 <USBD_CDC_Init+0x1e8>)
 8006fd4:	7819      	ldrb	r1, [r3, #0]
 8006fd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006fda:	2202      	movs	r2, #2
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f002 fb5e 	bl	800969e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006fe2:	4b51      	ldr	r3, [pc, #324]	@ (8007128 <USBD_CDC_Init+0x1e8>)
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	f003 020f 	and.w	r2, r3, #15
 8006fea:	6879      	ldr	r1, [r7, #4]
 8006fec:	4613      	mov	r3, r2
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	4413      	add	r3, r2
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	440b      	add	r3, r1
 8006ff6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006ffe:	4b4b      	ldr	r3, [pc, #300]	@ (800712c <USBD_CDC_Init+0x1ec>)
 8007000:	781b      	ldrb	r3, [r3, #0]
 8007002:	f003 020f 	and.w	r2, r3, #15
 8007006:	6879      	ldr	r1, [r7, #4]
 8007008:	4613      	mov	r3, r2
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	009b      	lsls	r3, r3, #2
 8007010:	440b      	add	r3, r1
 8007012:	331c      	adds	r3, #28
 8007014:	2210      	movs	r2, #16
 8007016:	601a      	str	r2, [r3, #0]
 8007018:	e035      	b.n	8007086 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800701a:	4b42      	ldr	r3, [pc, #264]	@ (8007124 <USBD_CDC_Init+0x1e4>)
 800701c:	7819      	ldrb	r1, [r3, #0]
 800701e:	2340      	movs	r3, #64	@ 0x40
 8007020:	2202      	movs	r2, #2
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f002 fb3b 	bl	800969e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007028:	4b3e      	ldr	r3, [pc, #248]	@ (8007124 <USBD_CDC_Init+0x1e4>)
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	f003 020f 	and.w	r2, r3, #15
 8007030:	6879      	ldr	r1, [r7, #4]
 8007032:	4613      	mov	r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	4413      	add	r3, r2
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	440b      	add	r3, r1
 800703c:	3323      	adds	r3, #35	@ 0x23
 800703e:	2201      	movs	r2, #1
 8007040:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007042:	4b39      	ldr	r3, [pc, #228]	@ (8007128 <USBD_CDC_Init+0x1e8>)
 8007044:	7819      	ldrb	r1, [r3, #0]
 8007046:	2340      	movs	r3, #64	@ 0x40
 8007048:	2202      	movs	r2, #2
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f002 fb27 	bl	800969e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007050:	4b35      	ldr	r3, [pc, #212]	@ (8007128 <USBD_CDC_Init+0x1e8>)
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	f003 020f 	and.w	r2, r3, #15
 8007058:	6879      	ldr	r1, [r7, #4]
 800705a:	4613      	mov	r3, r2
 800705c:	009b      	lsls	r3, r3, #2
 800705e:	4413      	add	r3, r2
 8007060:	009b      	lsls	r3, r3, #2
 8007062:	440b      	add	r3, r1
 8007064:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007068:	2201      	movs	r2, #1
 800706a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800706c:	4b2f      	ldr	r3, [pc, #188]	@ (800712c <USBD_CDC_Init+0x1ec>)
 800706e:	781b      	ldrb	r3, [r3, #0]
 8007070:	f003 020f 	and.w	r2, r3, #15
 8007074:	6879      	ldr	r1, [r7, #4]
 8007076:	4613      	mov	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	4413      	add	r3, r2
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	440b      	add	r3, r1
 8007080:	331c      	adds	r3, #28
 8007082:	2210      	movs	r2, #16
 8007084:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007086:	4b29      	ldr	r3, [pc, #164]	@ (800712c <USBD_CDC_Init+0x1ec>)
 8007088:	7819      	ldrb	r1, [r3, #0]
 800708a:	2308      	movs	r3, #8
 800708c:	2203      	movs	r2, #3
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f002 fb05 	bl	800969e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007094:	4b25      	ldr	r3, [pc, #148]	@ (800712c <USBD_CDC_Init+0x1ec>)
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	f003 020f 	and.w	r2, r3, #15
 800709c:	6879      	ldr	r1, [r7, #4]
 800709e:	4613      	mov	r3, r2
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	4413      	add	r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	440b      	add	r3, r1
 80070a8:	3323      	adds	r3, #35	@ 0x23
 80070aa:	2201      	movs	r2, #1
 80070ac:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80070bc:	687a      	ldr	r2, [r7, #4]
 80070be:	33b0      	adds	r3, #176	@ 0xb0
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	4413      	add	r3, r2
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d101      	bne.n	80070e8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80070e4:	2302      	movs	r3, #2
 80070e6:	e018      	b.n	800711a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	7c1b      	ldrb	r3, [r3, #16]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d10a      	bne.n	8007106 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80070f0:	4b0d      	ldr	r3, [pc, #52]	@ (8007128 <USBD_CDC_Init+0x1e8>)
 80070f2:	7819      	ldrb	r1, [r3, #0]
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80070fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f002 fbbc 	bl	800987c <USBD_LL_PrepareReceive>
 8007104:	e008      	b.n	8007118 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007106:	4b08      	ldr	r3, [pc, #32]	@ (8007128 <USBD_CDC_Init+0x1e8>)
 8007108:	7819      	ldrb	r1, [r3, #0]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007110:	2340      	movs	r3, #64	@ 0x40
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f002 fbb2 	bl	800987c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007118:	2300      	movs	r3, #0
}
 800711a:	4618      	mov	r0, r3
 800711c:	3710      	adds	r7, #16
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}
 8007122:	bf00      	nop
 8007124:	20000093 	.word	0x20000093
 8007128:	20000094 	.word	0x20000094
 800712c:	20000095 	.word	0x20000095

08007130 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	460b      	mov	r3, r1
 800713a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800713c:	4b3a      	ldr	r3, [pc, #232]	@ (8007228 <USBD_CDC_DeInit+0xf8>)
 800713e:	781b      	ldrb	r3, [r3, #0]
 8007140:	4619      	mov	r1, r3
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f002 fad1 	bl	80096ea <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007148:	4b37      	ldr	r3, [pc, #220]	@ (8007228 <USBD_CDC_DeInit+0xf8>)
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	f003 020f 	and.w	r2, r3, #15
 8007150:	6879      	ldr	r1, [r7, #4]
 8007152:	4613      	mov	r3, r2
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	4413      	add	r3, r2
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	440b      	add	r3, r1
 800715c:	3323      	adds	r3, #35	@ 0x23
 800715e:	2200      	movs	r2, #0
 8007160:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007162:	4b32      	ldr	r3, [pc, #200]	@ (800722c <USBD_CDC_DeInit+0xfc>)
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	4619      	mov	r1, r3
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f002 fabe 	bl	80096ea <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800716e:	4b2f      	ldr	r3, [pc, #188]	@ (800722c <USBD_CDC_DeInit+0xfc>)
 8007170:	781b      	ldrb	r3, [r3, #0]
 8007172:	f003 020f 	and.w	r2, r3, #15
 8007176:	6879      	ldr	r1, [r7, #4]
 8007178:	4613      	mov	r3, r2
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	4413      	add	r3, r2
 800717e:	009b      	lsls	r3, r3, #2
 8007180:	440b      	add	r3, r1
 8007182:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007186:	2200      	movs	r2, #0
 8007188:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800718a:	4b29      	ldr	r3, [pc, #164]	@ (8007230 <USBD_CDC_DeInit+0x100>)
 800718c:	781b      	ldrb	r3, [r3, #0]
 800718e:	4619      	mov	r1, r3
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f002 faaa 	bl	80096ea <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007196:	4b26      	ldr	r3, [pc, #152]	@ (8007230 <USBD_CDC_DeInit+0x100>)
 8007198:	781b      	ldrb	r3, [r3, #0]
 800719a:	f003 020f 	and.w	r2, r3, #15
 800719e:	6879      	ldr	r1, [r7, #4]
 80071a0:	4613      	mov	r3, r2
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	4413      	add	r3, r2
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	440b      	add	r3, r1
 80071aa:	3323      	adds	r3, #35	@ 0x23
 80071ac:	2200      	movs	r2, #0
 80071ae:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80071b0:	4b1f      	ldr	r3, [pc, #124]	@ (8007230 <USBD_CDC_DeInit+0x100>)
 80071b2:	781b      	ldrb	r3, [r3, #0]
 80071b4:	f003 020f 	and.w	r2, r3, #15
 80071b8:	6879      	ldr	r1, [r7, #4]
 80071ba:	4613      	mov	r3, r2
 80071bc:	009b      	lsls	r3, r3, #2
 80071be:	4413      	add	r3, r2
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	440b      	add	r3, r1
 80071c4:	331c      	adds	r3, #28
 80071c6:	2200      	movs	r2, #0
 80071c8:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	32b0      	adds	r2, #176	@ 0xb0
 80071d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d01f      	beq.n	800721c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	33b0      	adds	r3, #176	@ 0xb0
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	4413      	add	r3, r2
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	32b0      	adds	r2, #176	@ 0xb0
 80071fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071fe:	4618      	mov	r0, r3
 8007200:	f002 fb7e 	bl	8009900 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	32b0      	adds	r2, #176	@ 0xb0
 800720e:	2100      	movs	r1, #0
 8007210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	4618      	mov	r0, r3
 8007220:	3708      	adds	r7, #8
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	20000093 	.word	0x20000093
 800722c:	20000094 	.word	0x20000094
 8007230:	20000095 	.word	0x20000095

08007234 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b086      	sub	sp, #24
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	32b0      	adds	r2, #176	@ 0xb0
 8007248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800724c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800724e:	2300      	movs	r3, #0
 8007250:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007252:	2300      	movs	r3, #0
 8007254:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007256:	2300      	movs	r3, #0
 8007258:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d101      	bne.n	8007264 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007260:	2303      	movs	r3, #3
 8007262:	e0bf      	b.n	80073e4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800726c:	2b00      	cmp	r3, #0
 800726e:	d050      	beq.n	8007312 <USBD_CDC_Setup+0xde>
 8007270:	2b20      	cmp	r3, #32
 8007272:	f040 80af 	bne.w	80073d4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	88db      	ldrh	r3, [r3, #6]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d03a      	beq.n	80072f4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	781b      	ldrb	r3, [r3, #0]
 8007282:	b25b      	sxtb	r3, r3
 8007284:	2b00      	cmp	r3, #0
 8007286:	da1b      	bge.n	80072c0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	33b0      	adds	r3, #176	@ 0xb0
 8007292:	009b      	lsls	r3, r3, #2
 8007294:	4413      	add	r3, r2
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	683a      	ldr	r2, [r7, #0]
 800729c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800729e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80072a0:	683a      	ldr	r2, [r7, #0]
 80072a2:	88d2      	ldrh	r2, [r2, #6]
 80072a4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	88db      	ldrh	r3, [r3, #6]
 80072aa:	2b07      	cmp	r3, #7
 80072ac:	bf28      	it	cs
 80072ae:	2307      	movcs	r3, #7
 80072b0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	89fa      	ldrh	r2, [r7, #14]
 80072b6:	4619      	mov	r1, r3
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f001 fda7 	bl	8008e0c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80072be:	e090      	b.n	80073e2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	785a      	ldrb	r2, [r3, #1]
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	88db      	ldrh	r3, [r3, #6]
 80072ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80072d0:	d803      	bhi.n	80072da <USBD_CDC_Setup+0xa6>
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	88db      	ldrh	r3, [r3, #6]
 80072d6:	b2da      	uxtb	r2, r3
 80072d8:	e000      	b.n	80072dc <USBD_CDC_Setup+0xa8>
 80072da:	2240      	movs	r2, #64	@ 0x40
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80072e2:	6939      	ldr	r1, [r7, #16]
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80072ea:	461a      	mov	r2, r3
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f001 fdbc 	bl	8008e6a <USBD_CtlPrepareRx>
      break;
 80072f2:	e076      	b.n	80073e2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	33b0      	adds	r3, #176	@ 0xb0
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	683a      	ldr	r2, [r7, #0]
 8007308:	7850      	ldrb	r0, [r2, #1]
 800730a:	2200      	movs	r2, #0
 800730c:	6839      	ldr	r1, [r7, #0]
 800730e:	4798      	blx	r3
      break;
 8007310:	e067      	b.n	80073e2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	785b      	ldrb	r3, [r3, #1]
 8007316:	2b0b      	cmp	r3, #11
 8007318:	d851      	bhi.n	80073be <USBD_CDC_Setup+0x18a>
 800731a:	a201      	add	r2, pc, #4	@ (adr r2, 8007320 <USBD_CDC_Setup+0xec>)
 800731c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007320:	08007351 	.word	0x08007351
 8007324:	080073cd 	.word	0x080073cd
 8007328:	080073bf 	.word	0x080073bf
 800732c:	080073bf 	.word	0x080073bf
 8007330:	080073bf 	.word	0x080073bf
 8007334:	080073bf 	.word	0x080073bf
 8007338:	080073bf 	.word	0x080073bf
 800733c:	080073bf 	.word	0x080073bf
 8007340:	080073bf 	.word	0x080073bf
 8007344:	080073bf 	.word	0x080073bf
 8007348:	0800737b 	.word	0x0800737b
 800734c:	080073a5 	.word	0x080073a5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007356:	b2db      	uxtb	r3, r3
 8007358:	2b03      	cmp	r3, #3
 800735a:	d107      	bne.n	800736c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800735c:	f107 030a 	add.w	r3, r7, #10
 8007360:	2202      	movs	r2, #2
 8007362:	4619      	mov	r1, r3
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f001 fd51 	bl	8008e0c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800736a:	e032      	b.n	80073d2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800736c:	6839      	ldr	r1, [r7, #0]
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f001 fccf 	bl	8008d12 <USBD_CtlError>
            ret = USBD_FAIL;
 8007374:	2303      	movs	r3, #3
 8007376:	75fb      	strb	r3, [r7, #23]
          break;
 8007378:	e02b      	b.n	80073d2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007380:	b2db      	uxtb	r3, r3
 8007382:	2b03      	cmp	r3, #3
 8007384:	d107      	bne.n	8007396 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007386:	f107 030d 	add.w	r3, r7, #13
 800738a:	2201      	movs	r2, #1
 800738c:	4619      	mov	r1, r3
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f001 fd3c 	bl	8008e0c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007394:	e01d      	b.n	80073d2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007396:	6839      	ldr	r1, [r7, #0]
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f001 fcba 	bl	8008d12 <USBD_CtlError>
            ret = USBD_FAIL;
 800739e:	2303      	movs	r3, #3
 80073a0:	75fb      	strb	r3, [r7, #23]
          break;
 80073a2:	e016      	b.n	80073d2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	2b03      	cmp	r3, #3
 80073ae:	d00f      	beq.n	80073d0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80073b0:	6839      	ldr	r1, [r7, #0]
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f001 fcad 	bl	8008d12 <USBD_CtlError>
            ret = USBD_FAIL;
 80073b8:	2303      	movs	r3, #3
 80073ba:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80073bc:	e008      	b.n	80073d0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80073be:	6839      	ldr	r1, [r7, #0]
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f001 fca6 	bl	8008d12 <USBD_CtlError>
          ret = USBD_FAIL;
 80073c6:	2303      	movs	r3, #3
 80073c8:	75fb      	strb	r3, [r7, #23]
          break;
 80073ca:	e002      	b.n	80073d2 <USBD_CDC_Setup+0x19e>
          break;
 80073cc:	bf00      	nop
 80073ce:	e008      	b.n	80073e2 <USBD_CDC_Setup+0x1ae>
          break;
 80073d0:	bf00      	nop
      }
      break;
 80073d2:	e006      	b.n	80073e2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80073d4:	6839      	ldr	r1, [r7, #0]
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f001 fc9b 	bl	8008d12 <USBD_CtlError>
      ret = USBD_FAIL;
 80073dc:	2303      	movs	r3, #3
 80073de:	75fb      	strb	r3, [r7, #23]
      break;
 80073e0:	bf00      	nop
  }

  return (uint8_t)ret;
 80073e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3718      	adds	r7, #24
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	460b      	mov	r3, r1
 80073f6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80073fe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	32b0      	adds	r2, #176	@ 0xb0
 800740a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d101      	bne.n	8007416 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007412:	2303      	movs	r3, #3
 8007414:	e065      	b.n	80074e2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	32b0      	adds	r2, #176	@ 0xb0
 8007420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007424:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007426:	78fb      	ldrb	r3, [r7, #3]
 8007428:	f003 020f 	and.w	r2, r3, #15
 800742c:	6879      	ldr	r1, [r7, #4]
 800742e:	4613      	mov	r3, r2
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	4413      	add	r3, r2
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	440b      	add	r3, r1
 8007438:	3314      	adds	r3, #20
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d02f      	beq.n	80074a0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007440:	78fb      	ldrb	r3, [r7, #3]
 8007442:	f003 020f 	and.w	r2, r3, #15
 8007446:	6879      	ldr	r1, [r7, #4]
 8007448:	4613      	mov	r3, r2
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	4413      	add	r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	440b      	add	r3, r1
 8007452:	3314      	adds	r3, #20
 8007454:	681a      	ldr	r2, [r3, #0]
 8007456:	78fb      	ldrb	r3, [r7, #3]
 8007458:	f003 010f 	and.w	r1, r3, #15
 800745c:	68f8      	ldr	r0, [r7, #12]
 800745e:	460b      	mov	r3, r1
 8007460:	00db      	lsls	r3, r3, #3
 8007462:	440b      	add	r3, r1
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	4403      	add	r3, r0
 8007468:	331c      	adds	r3, #28
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	fbb2 f1f3 	udiv	r1, r2, r3
 8007470:	fb01 f303 	mul.w	r3, r1, r3
 8007474:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007476:	2b00      	cmp	r3, #0
 8007478:	d112      	bne.n	80074a0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800747a:	78fb      	ldrb	r3, [r7, #3]
 800747c:	f003 020f 	and.w	r2, r3, #15
 8007480:	6879      	ldr	r1, [r7, #4]
 8007482:	4613      	mov	r3, r2
 8007484:	009b      	lsls	r3, r3, #2
 8007486:	4413      	add	r3, r2
 8007488:	009b      	lsls	r3, r3, #2
 800748a:	440b      	add	r3, r1
 800748c:	3314      	adds	r3, #20
 800748e:	2200      	movs	r2, #0
 8007490:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007492:	78f9      	ldrb	r1, [r7, #3]
 8007494:	2300      	movs	r3, #0
 8007496:	2200      	movs	r2, #0
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f002 f9ce 	bl	800983a <USBD_LL_Transmit>
 800749e:	e01f      	b.n	80074e0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	33b0      	adds	r3, #176	@ 0xb0
 80074b2:	009b      	lsls	r3, r3, #2
 80074b4:	4413      	add	r3, r2
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d010      	beq.n	80074e0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	33b0      	adds	r3, #176	@ 0xb0
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	4413      	add	r3, r2
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	68ba      	ldr	r2, [r7, #8]
 80074d2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80074d6:	68ba      	ldr	r2, [r7, #8]
 80074d8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80074dc:	78fa      	ldrb	r2, [r7, #3]
 80074de:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3710      	adds	r7, #16
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b084      	sub	sp, #16
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	460b      	mov	r3, r1
 80074f4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	32b0      	adds	r2, #176	@ 0xb0
 8007500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007504:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	32b0      	adds	r2, #176	@ 0xb0
 8007510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d101      	bne.n	800751c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007518:	2303      	movs	r3, #3
 800751a:	e01a      	b.n	8007552 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800751c:	78fb      	ldrb	r3, [r7, #3]
 800751e:	4619      	mov	r1, r3
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f002 f9cc 	bl	80098be <USBD_LL_GetRxDataSize>
 8007526:	4602      	mov	r2, r0
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	33b0      	adds	r3, #176	@ 0xb0
 8007538:	009b      	lsls	r3, r3, #2
 800753a:	4413      	add	r3, r2
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	68db      	ldr	r3, [r3, #12]
 8007540:	68fa      	ldr	r2, [r7, #12]
 8007542:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800754c:	4611      	mov	r1, r2
 800754e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007550:	2300      	movs	r3, #0
}
 8007552:	4618      	mov	r0, r3
 8007554:	3710      	adds	r7, #16
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}

0800755a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800755a:	b580      	push	{r7, lr}
 800755c:	b084      	sub	sp, #16
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	32b0      	adds	r2, #176	@ 0xb0
 800756c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007570:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d101      	bne.n	800757c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007578:	2303      	movs	r3, #3
 800757a:	e024      	b.n	80075c6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	33b0      	adds	r3, #176	@ 0xb0
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	4413      	add	r3, r2
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d019      	beq.n	80075c4 <USBD_CDC_EP0_RxReady+0x6a>
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007596:	2bff      	cmp	r3, #255	@ 0xff
 8007598:	d014      	beq.n	80075c4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	33b0      	adds	r3, #176	@ 0xb0
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	4413      	add	r3, r2
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	68fa      	ldr	r2, [r7, #12]
 80075ae:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80075b2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80075b4:	68fa      	ldr	r2, [r7, #12]
 80075b6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80075ba:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	22ff      	movs	r2, #255	@ 0xff
 80075c0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80075c4:	2300      	movs	r3, #0
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
	...

080075d0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b086      	sub	sp, #24
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80075d8:	2182      	movs	r1, #130	@ 0x82
 80075da:	4818      	ldr	r0, [pc, #96]	@ (800763c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80075dc:	f000 fd62 	bl	80080a4 <USBD_GetEpDesc>
 80075e0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80075e2:	2101      	movs	r1, #1
 80075e4:	4815      	ldr	r0, [pc, #84]	@ (800763c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80075e6:	f000 fd5d 	bl	80080a4 <USBD_GetEpDesc>
 80075ea:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80075ec:	2181      	movs	r1, #129	@ 0x81
 80075ee:	4813      	ldr	r0, [pc, #76]	@ (800763c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80075f0:	f000 fd58 	bl	80080a4 <USBD_GetEpDesc>
 80075f4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d002      	beq.n	8007602 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	2210      	movs	r2, #16
 8007600:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d006      	beq.n	8007616 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	2200      	movs	r2, #0
 800760c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007610:	711a      	strb	r2, [r3, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d006      	beq.n	800762a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007624:	711a      	strb	r2, [r3, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2243      	movs	r2, #67	@ 0x43
 800762e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007630:	4b02      	ldr	r3, [pc, #8]	@ (800763c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007632:	4618      	mov	r0, r3
 8007634:	3718      	adds	r7, #24
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	20000050 	.word	0x20000050

08007640 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b086      	sub	sp, #24
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007648:	2182      	movs	r1, #130	@ 0x82
 800764a:	4818      	ldr	r0, [pc, #96]	@ (80076ac <USBD_CDC_GetHSCfgDesc+0x6c>)
 800764c:	f000 fd2a 	bl	80080a4 <USBD_GetEpDesc>
 8007650:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007652:	2101      	movs	r1, #1
 8007654:	4815      	ldr	r0, [pc, #84]	@ (80076ac <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007656:	f000 fd25 	bl	80080a4 <USBD_GetEpDesc>
 800765a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800765c:	2181      	movs	r1, #129	@ 0x81
 800765e:	4813      	ldr	r0, [pc, #76]	@ (80076ac <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007660:	f000 fd20 	bl	80080a4 <USBD_GetEpDesc>
 8007664:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d002      	beq.n	8007672 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	2210      	movs	r2, #16
 8007670:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d006      	beq.n	8007686 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	2200      	movs	r2, #0
 800767c:	711a      	strb	r2, [r3, #4]
 800767e:	2200      	movs	r2, #0
 8007680:	f042 0202 	orr.w	r2, r2, #2
 8007684:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d006      	beq.n	800769a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2200      	movs	r2, #0
 8007690:	711a      	strb	r2, [r3, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	f042 0202 	orr.w	r2, r2, #2
 8007698:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2243      	movs	r2, #67	@ 0x43
 800769e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80076a0:	4b02      	ldr	r3, [pc, #8]	@ (80076ac <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3718      	adds	r7, #24
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	20000050 	.word	0x20000050

080076b0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b086      	sub	sp, #24
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80076b8:	2182      	movs	r1, #130	@ 0x82
 80076ba:	4818      	ldr	r0, [pc, #96]	@ (800771c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80076bc:	f000 fcf2 	bl	80080a4 <USBD_GetEpDesc>
 80076c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80076c2:	2101      	movs	r1, #1
 80076c4:	4815      	ldr	r0, [pc, #84]	@ (800771c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80076c6:	f000 fced 	bl	80080a4 <USBD_GetEpDesc>
 80076ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80076cc:	2181      	movs	r1, #129	@ 0x81
 80076ce:	4813      	ldr	r0, [pc, #76]	@ (800771c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80076d0:	f000 fce8 	bl	80080a4 <USBD_GetEpDesc>
 80076d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d002      	beq.n	80076e2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	2210      	movs	r2, #16
 80076e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d006      	beq.n	80076f6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076f0:	711a      	strb	r2, [r3, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d006      	beq.n	800770a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2200      	movs	r2, #0
 8007700:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007704:	711a      	strb	r2, [r3, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2243      	movs	r2, #67	@ 0x43
 800770e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007710:	4b02      	ldr	r3, [pc, #8]	@ (800771c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007712:	4618      	mov	r0, r3
 8007714:	3718      	adds	r7, #24
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	20000050 	.word	0x20000050

08007720 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	220a      	movs	r2, #10
 800772c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800772e:	4b03      	ldr	r3, [pc, #12]	@ (800773c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007730:	4618      	mov	r0, r3
 8007732:	370c      	adds	r7, #12
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr
 800773c:	2000000c 	.word	0x2000000c

08007740 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d101      	bne.n	8007754 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007750:	2303      	movs	r3, #3
 8007752:	e009      	b.n	8007768 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	33b0      	adds	r3, #176	@ 0xb0
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	4413      	add	r3, r2
 8007762:	683a      	ldr	r2, [r7, #0]
 8007764:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	4618      	mov	r0, r3
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007774:	b480      	push	{r7}
 8007776:	b087      	sub	sp, #28
 8007778:	af00      	add	r7, sp, #0
 800777a:	60f8      	str	r0, [r7, #12]
 800777c:	60b9      	str	r1, [r7, #8]
 800777e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	32b0      	adds	r2, #176	@ 0xb0
 800778a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800778e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d101      	bne.n	800779a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007796:	2303      	movs	r3, #3
 8007798:	e008      	b.n	80077ac <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	68ba      	ldr	r2, [r7, #8]
 800779e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80077aa:	2300      	movs	r3, #0
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	371c      	adds	r7, #28
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	32b0      	adds	r2, #176	@ 0xb0
 80077cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077d0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d101      	bne.n	80077dc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80077d8:	2303      	movs	r3, #3
 80077da:	e004      	b.n	80077e6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	683a      	ldr	r2, [r7, #0]
 80077e0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3714      	adds	r7, #20
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
	...

080077f4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	32b0      	adds	r2, #176	@ 0xb0
 8007806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800780a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800780c:	2301      	movs	r3, #1
 800780e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d101      	bne.n	800781a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007816:	2303      	movs	r3, #3
 8007818:	e025      	b.n	8007866 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007820:	2b00      	cmp	r3, #0
 8007822:	d11f      	bne.n	8007864 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	2201      	movs	r2, #1
 8007828:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800782c:	4b10      	ldr	r3, [pc, #64]	@ (8007870 <USBD_CDC_TransmitPacket+0x7c>)
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	f003 020f 	and.w	r2, r3, #15
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	4613      	mov	r3, r2
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	4413      	add	r3, r2
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	4403      	add	r3, r0
 8007846:	3314      	adds	r3, #20
 8007848:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800784a:	4b09      	ldr	r3, [pc, #36]	@ (8007870 <USBD_CDC_TransmitPacket+0x7c>)
 800784c:	7819      	ldrb	r1, [r3, #0]
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f001 ffed 	bl	800983a <USBD_LL_Transmit>

    ret = USBD_OK;
 8007860:	2300      	movs	r3, #0
 8007862:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007864:	7bfb      	ldrb	r3, [r7, #15]
}
 8007866:	4618      	mov	r0, r3
 8007868:	3710      	adds	r7, #16
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	20000093 	.word	0x20000093

08007874 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b084      	sub	sp, #16
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	32b0      	adds	r2, #176	@ 0xb0
 8007886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800788a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	32b0      	adds	r2, #176	@ 0xb0
 8007896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d101      	bne.n	80078a2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800789e:	2303      	movs	r3, #3
 80078a0:	e018      	b.n	80078d4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	7c1b      	ldrb	r3, [r3, #16]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10a      	bne.n	80078c0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80078aa:	4b0c      	ldr	r3, [pc, #48]	@ (80078dc <USBD_CDC_ReceivePacket+0x68>)
 80078ac:	7819      	ldrb	r1, [r3, #0]
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80078b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f001 ffdf 	bl	800987c <USBD_LL_PrepareReceive>
 80078be:	e008      	b.n	80078d2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80078c0:	4b06      	ldr	r3, [pc, #24]	@ (80078dc <USBD_CDC_ReceivePacket+0x68>)
 80078c2:	7819      	ldrb	r1, [r3, #0]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80078ca:	2340      	movs	r3, #64	@ 0x40
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f001 ffd5 	bl	800987c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80078d2:	2300      	movs	r3, #0
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3710      	adds	r7, #16
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	20000094 	.word	0x20000094

080078e0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b086      	sub	sp, #24
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	4613      	mov	r3, r2
 80078ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d101      	bne.n	80078f8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80078f4:	2303      	movs	r3, #3
 80078f6:	e01f      	b.n	8007938 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2200      	movs	r2, #0
 8007904:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d003      	beq.n	800791e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	68ba      	ldr	r2, [r7, #8]
 800791a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2201      	movs	r2, #1
 8007922:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	79fa      	ldrb	r2, [r7, #7]
 800792a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800792c:	68f8      	ldr	r0, [r7, #12]
 800792e:	f001 fe4f 	bl	80095d0 <USBD_LL_Init>
 8007932:	4603      	mov	r3, r0
 8007934:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007936:	7dfb      	ldrb	r3, [r7, #23]
}
 8007938:	4618      	mov	r0, r3
 800793a:	3718      	adds	r7, #24
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800794a:	2300      	movs	r3, #0
 800794c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d101      	bne.n	8007958 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007954:	2303      	movs	r3, #3
 8007956:	e025      	b.n	80079a4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	683a      	ldr	r2, [r7, #0]
 800795c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	32ae      	adds	r2, #174	@ 0xae
 800796a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800796e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007970:	2b00      	cmp	r3, #0
 8007972:	d00f      	beq.n	8007994 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	32ae      	adds	r2, #174	@ 0xae
 800797e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007984:	f107 020e 	add.w	r2, r7, #14
 8007988:	4610      	mov	r0, r2
 800798a:	4798      	blx	r3
 800798c:	4602      	mov	r2, r0
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800799a:	1c5a      	adds	r2, r3, #1
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3710      	adds	r7, #16
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f001 fe57 	bl	8009668 <USBD_LL_Start>
 80079ba:	4603      	mov	r3, r0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3708      	adds	r7, #8
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b083      	sub	sp, #12
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80079cc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	370c      	adds	r7, #12
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr

080079da <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80079da:	b580      	push	{r7, lr}
 80079dc:	b084      	sub	sp, #16
 80079de:	af00      	add	r7, sp, #0
 80079e0:	6078      	str	r0, [r7, #4]
 80079e2:	460b      	mov	r3, r1
 80079e4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80079e6:	2300      	movs	r3, #0
 80079e8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d009      	beq.n	8007a08 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	78fa      	ldrb	r2, [r7, #3]
 80079fe:	4611      	mov	r1, r2
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	4798      	blx	r3
 8007a04:	4603      	mov	r3, r0
 8007a06:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3710      	adds	r7, #16
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b084      	sub	sp, #16
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	78fa      	ldrb	r2, [r7, #3]
 8007a2c:	4611      	mov	r1, r2
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	4798      	blx	r3
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d001      	beq.n	8007a3c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007a38:	2303      	movs	r3, #3
 8007a3a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3710      	adds	r7, #16
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}

08007a46 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007a46:	b580      	push	{r7, lr}
 8007a48:	b084      	sub	sp, #16
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
 8007a4e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007a56:	6839      	ldr	r1, [r7, #0]
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f001 f920 	bl	8008c9e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007a7a:	f003 031f 	and.w	r3, r3, #31
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d01a      	beq.n	8007ab8 <USBD_LL_SetupStage+0x72>
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	d822      	bhi.n	8007acc <USBD_LL_SetupStage+0x86>
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d002      	beq.n	8007a90 <USBD_LL_SetupStage+0x4a>
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d00a      	beq.n	8007aa4 <USBD_LL_SetupStage+0x5e>
 8007a8e:	e01d      	b.n	8007acc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007a96:	4619      	mov	r1, r3
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f000 fb75 	bl	8008188 <USBD_StdDevReq>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	73fb      	strb	r3, [r7, #15]
      break;
 8007aa2:	e020      	b.n	8007ae6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007aaa:	4619      	mov	r1, r3
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f000 fbdd 	bl	800826c <USBD_StdItfReq>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	73fb      	strb	r3, [r7, #15]
      break;
 8007ab6:	e016      	b.n	8007ae6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007abe:	4619      	mov	r1, r3
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fc3f 	bl	8008344 <USBD_StdEPReq>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	73fb      	strb	r3, [r7, #15]
      break;
 8007aca:	e00c      	b.n	8007ae6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007ad2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	4619      	mov	r1, r3
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f001 fe24 	bl	8009728 <USBD_LL_StallEP>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ae4:	bf00      	nop
  }

  return ret;
 8007ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3710      	adds	r7, #16
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b086      	sub	sp, #24
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	460b      	mov	r3, r1
 8007afa:	607a      	str	r2, [r7, #4]
 8007afc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007afe:	2300      	movs	r3, #0
 8007b00:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007b02:	7afb      	ldrb	r3, [r7, #11]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d177      	bne.n	8007bf8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007b0e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b16:	2b03      	cmp	r3, #3
 8007b18:	f040 80a1 	bne.w	8007c5e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	693a      	ldr	r2, [r7, #16]
 8007b22:	8992      	ldrh	r2, [r2, #12]
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d91c      	bls.n	8007b62 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	693a      	ldr	r2, [r7, #16]
 8007b2e:	8992      	ldrh	r2, [r2, #12]
 8007b30:	1a9a      	subs	r2, r3, r2
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	693a      	ldr	r2, [r7, #16]
 8007b3c:	8992      	ldrh	r2, [r2, #12]
 8007b3e:	441a      	add	r2, r3
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	6919      	ldr	r1, [r3, #16]
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	899b      	ldrh	r3, [r3, #12]
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	4293      	cmp	r3, r2
 8007b54:	bf38      	it	cc
 8007b56:	4613      	movcc	r3, r2
 8007b58:	461a      	mov	r2, r3
 8007b5a:	68f8      	ldr	r0, [r7, #12]
 8007b5c:	f001 f9a6 	bl	8008eac <USBD_CtlContinueRx>
 8007b60:	e07d      	b.n	8007c5e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007b68:	f003 031f 	and.w	r3, r3, #31
 8007b6c:	2b02      	cmp	r3, #2
 8007b6e:	d014      	beq.n	8007b9a <USBD_LL_DataOutStage+0xaa>
 8007b70:	2b02      	cmp	r3, #2
 8007b72:	d81d      	bhi.n	8007bb0 <USBD_LL_DataOutStage+0xc0>
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d002      	beq.n	8007b7e <USBD_LL_DataOutStage+0x8e>
 8007b78:	2b01      	cmp	r3, #1
 8007b7a:	d003      	beq.n	8007b84 <USBD_LL_DataOutStage+0x94>
 8007b7c:	e018      	b.n	8007bb0 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	75bb      	strb	r3, [r7, #22]
            break;
 8007b82:	e018      	b.n	8007bb6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	68f8      	ldr	r0, [r7, #12]
 8007b90:	f000 fa6e 	bl	8008070 <USBD_CoreFindIF>
 8007b94:	4603      	mov	r3, r0
 8007b96:	75bb      	strb	r3, [r7, #22]
            break;
 8007b98:	e00d      	b.n	8007bb6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	68f8      	ldr	r0, [r7, #12]
 8007ba6:	f000 fa70 	bl	800808a <USBD_CoreFindEP>
 8007baa:	4603      	mov	r3, r0
 8007bac:	75bb      	strb	r3, [r7, #22]
            break;
 8007bae:	e002      	b.n	8007bb6 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	75bb      	strb	r3, [r7, #22]
            break;
 8007bb4:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007bb6:	7dbb      	ldrb	r3, [r7, #22]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d119      	bne.n	8007bf0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b03      	cmp	r3, #3
 8007bc6:	d113      	bne.n	8007bf0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007bc8:	7dba      	ldrb	r2, [r7, #22]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	32ae      	adds	r2, #174	@ 0xae
 8007bce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bd2:	691b      	ldr	r3, [r3, #16]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d00b      	beq.n	8007bf0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007bd8:	7dba      	ldrb	r2, [r7, #22]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007be0:	7dba      	ldrb	r2, [r7, #22]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	32ae      	adds	r2, #174	@ 0xae
 8007be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bea:	691b      	ldr	r3, [r3, #16]
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007bf0:	68f8      	ldr	r0, [r7, #12]
 8007bf2:	f001 f96c 	bl	8008ece <USBD_CtlSendStatus>
 8007bf6:	e032      	b.n	8007c5e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007bf8:	7afb      	ldrb	r3, [r7, #11]
 8007bfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	4619      	mov	r1, r3
 8007c02:	68f8      	ldr	r0, [r7, #12]
 8007c04:	f000 fa41 	bl	800808a <USBD_CoreFindEP>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c0c:	7dbb      	ldrb	r3, [r7, #22]
 8007c0e:	2bff      	cmp	r3, #255	@ 0xff
 8007c10:	d025      	beq.n	8007c5e <USBD_LL_DataOutStage+0x16e>
 8007c12:	7dbb      	ldrb	r3, [r7, #22]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d122      	bne.n	8007c5e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	2b03      	cmp	r3, #3
 8007c22:	d117      	bne.n	8007c54 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007c24:	7dba      	ldrb	r2, [r7, #22]
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	32ae      	adds	r2, #174	@ 0xae
 8007c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c2e:	699b      	ldr	r3, [r3, #24]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00f      	beq.n	8007c54 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007c34:	7dba      	ldrb	r2, [r7, #22]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007c3c:	7dba      	ldrb	r2, [r7, #22]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	32ae      	adds	r2, #174	@ 0xae
 8007c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c46:	699b      	ldr	r3, [r3, #24]
 8007c48:	7afa      	ldrb	r2, [r7, #11]
 8007c4a:	4611      	mov	r1, r2
 8007c4c:	68f8      	ldr	r0, [r7, #12]
 8007c4e:	4798      	blx	r3
 8007c50:	4603      	mov	r3, r0
 8007c52:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007c54:	7dfb      	ldrb	r3, [r7, #23]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d001      	beq.n	8007c5e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007c5a:	7dfb      	ldrb	r3, [r7, #23]
 8007c5c:	e000      	b.n	8007c60 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007c5e:	2300      	movs	r3, #0
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3718      	adds	r7, #24
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}

08007c68 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b086      	sub	sp, #24
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	460b      	mov	r3, r1
 8007c72:	607a      	str	r2, [r7, #4]
 8007c74:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007c76:	7afb      	ldrb	r3, [r7, #11]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d178      	bne.n	8007d6e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	3314      	adds	r3, #20
 8007c80:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d163      	bne.n	8007d54 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	693a      	ldr	r2, [r7, #16]
 8007c92:	8992      	ldrh	r2, [r2, #12]
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d91c      	bls.n	8007cd2 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	693a      	ldr	r2, [r7, #16]
 8007c9e:	8992      	ldrh	r2, [r2, #12]
 8007ca0:	1a9a      	subs	r2, r3, r2
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	693a      	ldr	r2, [r7, #16]
 8007cac:	8992      	ldrh	r2, [r2, #12]
 8007cae:	441a      	add	r2, r3
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	6919      	ldr	r1, [r3, #16]
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	68f8      	ldr	r0, [r7, #12]
 8007cc0:	f001 f8c2 	bl	8008e48 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	2100      	movs	r1, #0
 8007cca:	68f8      	ldr	r0, [r7, #12]
 8007ccc:	f001 fdd6 	bl	800987c <USBD_LL_PrepareReceive>
 8007cd0:	e040      	b.n	8007d54 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	899b      	ldrh	r3, [r3, #12]
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d11c      	bne.n	8007d1a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	693a      	ldr	r2, [r7, #16]
 8007ce6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d316      	bcc.n	8007d1a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d20f      	bcs.n	8007d1a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	2100      	movs	r1, #0
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	f001 f8a2 	bl	8008e48 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	2200      	movs	r2, #0
 8007d08:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	2200      	movs	r2, #0
 8007d10:	2100      	movs	r1, #0
 8007d12:	68f8      	ldr	r0, [r7, #12]
 8007d14:	f001 fdb2 	bl	800987c <USBD_LL_PrepareReceive>
 8007d18:	e01c      	b.n	8007d54 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	2b03      	cmp	r3, #3
 8007d24:	d10f      	bne.n	8007d46 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d2c:	68db      	ldr	r3, [r3, #12]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d009      	beq.n	8007d46 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	68f8      	ldr	r0, [r7, #12]
 8007d44:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007d46:	2180      	movs	r1, #128	@ 0x80
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f001 fced 	bl	8009728 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007d4e:	68f8      	ldr	r0, [r7, #12]
 8007d50:	f001 f8d0 	bl	8008ef4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d03a      	beq.n	8007dd4 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007d5e:	68f8      	ldr	r0, [r7, #12]
 8007d60:	f7ff fe30 	bl	80079c4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007d6c:	e032      	b.n	8007dd4 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007d6e:	7afb      	ldrb	r3, [r7, #11]
 8007d70:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	4619      	mov	r1, r3
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f000 f986 	bl	800808a <USBD_CoreFindEP>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d82:	7dfb      	ldrb	r3, [r7, #23]
 8007d84:	2bff      	cmp	r3, #255	@ 0xff
 8007d86:	d025      	beq.n	8007dd4 <USBD_LL_DataInStage+0x16c>
 8007d88:	7dfb      	ldrb	r3, [r7, #23]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d122      	bne.n	8007dd4 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	2b03      	cmp	r3, #3
 8007d98:	d11c      	bne.n	8007dd4 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007d9a:	7dfa      	ldrb	r2, [r7, #23]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	32ae      	adds	r2, #174	@ 0xae
 8007da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007da4:	695b      	ldr	r3, [r3, #20]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d014      	beq.n	8007dd4 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007daa:	7dfa      	ldrb	r2, [r7, #23]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007db2:	7dfa      	ldrb	r2, [r7, #23]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	32ae      	adds	r2, #174	@ 0xae
 8007db8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dbc:	695b      	ldr	r3, [r3, #20]
 8007dbe:	7afa      	ldrb	r2, [r7, #11]
 8007dc0:	4611      	mov	r1, r2
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	4798      	blx	r3
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007dca:	7dbb      	ldrb	r3, [r7, #22]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d001      	beq.n	8007dd4 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007dd0:	7dbb      	ldrb	r3, [r7, #22]
 8007dd2:	e000      	b.n	8007dd6 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3718      	adds	r7, #24
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}

08007dde <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007dde:	b580      	push	{r7, lr}
 8007de0:	b084      	sub	sp, #16
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007de6:	2300      	movs	r3, #0
 8007de8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2201      	movs	r2, #1
 8007dee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d014      	beq.n	8007e44 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d00e      	beq.n	8007e44 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	6852      	ldr	r2, [r2, #4]
 8007e32:	b2d2      	uxtb	r2, r2
 8007e34:	4611      	mov	r1, r2
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	4798      	blx	r3
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007e40:	2303      	movs	r3, #3
 8007e42:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007e44:	2340      	movs	r3, #64	@ 0x40
 8007e46:	2200      	movs	r2, #0
 8007e48:	2100      	movs	r1, #0
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f001 fc27 	bl	800969e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2240      	movs	r2, #64	@ 0x40
 8007e5c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007e60:	2340      	movs	r3, #64	@ 0x40
 8007e62:	2200      	movs	r2, #0
 8007e64:	2180      	movs	r1, #128	@ 0x80
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f001 fc19 	bl	800969e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2240      	movs	r2, #64	@ 0x40
 8007e78:	841a      	strh	r2, [r3, #32]

  return ret;
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	78fa      	ldrb	r2, [r7, #3]
 8007e94:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007e96:	2300      	movs	r3, #0
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	370c      	adds	r7, #12
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	2b04      	cmp	r3, #4
 8007eb6:	d006      	beq.n	8007ec6 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ebe:	b2da      	uxtb	r2, r3
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2204      	movs	r2, #4
 8007eca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b083      	sub	sp, #12
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	2b04      	cmp	r3, #4
 8007eee:	d106      	bne.n	8007efe <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007ef6:	b2da      	uxtb	r2, r3
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	370c      	adds	r7, #12
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr

08007f0c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b082      	sub	sp, #8
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	2b03      	cmp	r3, #3
 8007f1e:	d110      	bne.n	8007f42 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00b      	beq.n	8007f42 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f30:	69db      	ldr	r3, [r3, #28]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d005      	beq.n	8007f42 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f3c:	69db      	ldr	r3, [r3, #28]
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3708      	adds	r7, #8
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b082      	sub	sp, #8
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	460b      	mov	r3, r1
 8007f56:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	32ae      	adds	r2, #174	@ 0xae
 8007f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d101      	bne.n	8007f6e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007f6a:	2303      	movs	r3, #3
 8007f6c:	e01c      	b.n	8007fa8 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f74:	b2db      	uxtb	r3, r3
 8007f76:	2b03      	cmp	r3, #3
 8007f78:	d115      	bne.n	8007fa6 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	32ae      	adds	r2, #174	@ 0xae
 8007f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f88:	6a1b      	ldr	r3, [r3, #32]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d00b      	beq.n	8007fa6 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	32ae      	adds	r2, #174	@ 0xae
 8007f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
 8007f9e:	78fa      	ldrb	r2, [r7, #3]
 8007fa0:	4611      	mov	r1, r2
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007fa6:	2300      	movs	r3, #0
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3708      	adds	r7, #8
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	460b      	mov	r3, r1
 8007fba:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	32ae      	adds	r2, #174	@ 0xae
 8007fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d101      	bne.n	8007fd2 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e01c      	b.n	800800c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	2b03      	cmp	r3, #3
 8007fdc:	d115      	bne.n	800800a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	32ae      	adds	r2, #174	@ 0xae
 8007fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d00b      	beq.n	800800a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	32ae      	adds	r2, #174	@ 0xae
 8007ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008002:	78fa      	ldrb	r2, [r7, #3]
 8008004:	4611      	mov	r1, r2
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800800a:	2300      	movs	r3, #0
}
 800800c:	4618      	mov	r0, r3
 800800e:	3708      	adds	r7, #8
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800801c:	2300      	movs	r3, #0
}
 800801e:	4618      	mov	r0, r3
 8008020:	370c      	adds	r7, #12
 8008022:	46bd      	mov	sp, r7
 8008024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008028:	4770      	bx	lr

0800802a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800802a:	b580      	push	{r7, lr}
 800802c:	b084      	sub	sp, #16
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008032:	2300      	movs	r3, #0
 8008034:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008044:	2b00      	cmp	r3, #0
 8008046:	d00e      	beq.n	8008066 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	6852      	ldr	r2, [r2, #4]
 8008054:	b2d2      	uxtb	r2, r2
 8008056:	4611      	mov	r1, r2
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	4798      	blx	r3
 800805c:	4603      	mov	r3, r0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d001      	beq.n	8008066 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008062:	2303      	movs	r3, #3
 8008064:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008066:	7bfb      	ldrb	r3, [r7, #15]
}
 8008068:	4618      	mov	r0, r3
 800806a:	3710      	adds	r7, #16
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}

08008070 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008070:	b480      	push	{r7}
 8008072:	b083      	sub	sp, #12
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	460b      	mov	r3, r1
 800807a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800807c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800807e:	4618      	mov	r0, r3
 8008080:	370c      	adds	r7, #12
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr

0800808a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800808a:	b480      	push	{r7}
 800808c:	b083      	sub	sp, #12
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
 8008092:	460b      	mov	r3, r1
 8008094:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008096:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008098:	4618      	mov	r0, r3
 800809a:	370c      	adds	r7, #12
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr

080080a4 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b086      	sub	sp, #24
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	460b      	mov	r3, r1
 80080ae:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80080b8:	2300      	movs	r3, #0
 80080ba:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	885b      	ldrh	r3, [r3, #2]
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	68fa      	ldr	r2, [r7, #12]
 80080c4:	7812      	ldrb	r2, [r2, #0]
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d91f      	bls.n	800810a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80080d0:	e013      	b.n	80080fa <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80080d2:	f107 030a 	add.w	r3, r7, #10
 80080d6:	4619      	mov	r1, r3
 80080d8:	6978      	ldr	r0, [r7, #20]
 80080da:	f000 f81b 	bl	8008114 <USBD_GetNextDesc>
 80080de:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	785b      	ldrb	r3, [r3, #1]
 80080e4:	2b05      	cmp	r3, #5
 80080e6:	d108      	bne.n	80080fa <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	789b      	ldrb	r3, [r3, #2]
 80080f0:	78fa      	ldrb	r2, [r7, #3]
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d008      	beq.n	8008108 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80080f6:	2300      	movs	r3, #0
 80080f8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	885b      	ldrh	r3, [r3, #2]
 80080fe:	b29a      	uxth	r2, r3
 8008100:	897b      	ldrh	r3, [r7, #10]
 8008102:	429a      	cmp	r2, r3
 8008104:	d8e5      	bhi.n	80080d2 <USBD_GetEpDesc+0x2e>
 8008106:	e000      	b.n	800810a <USBD_GetEpDesc+0x66>
          break;
 8008108:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800810a:	693b      	ldr	r3, [r7, #16]
}
 800810c:	4618      	mov	r0, r3
 800810e:	3718      	adds	r7, #24
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008114:	b480      	push	{r7}
 8008116:	b085      	sub	sp, #20
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	881b      	ldrh	r3, [r3, #0]
 8008126:	68fa      	ldr	r2, [r7, #12]
 8008128:	7812      	ldrb	r2, [r2, #0]
 800812a:	4413      	add	r3, r2
 800812c:	b29a      	uxth	r2, r3
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	461a      	mov	r2, r3
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4413      	add	r3, r2
 800813c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800813e:	68fb      	ldr	r3, [r7, #12]
}
 8008140:	4618      	mov	r0, r3
 8008142:	3714      	adds	r7, #20
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800814c:	b480      	push	{r7}
 800814e:	b087      	sub	sp, #28
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	3301      	adds	r3, #1
 8008162:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	781b      	ldrb	r3, [r3, #0]
 8008168:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800816a:	8a3b      	ldrh	r3, [r7, #16]
 800816c:	021b      	lsls	r3, r3, #8
 800816e:	b21a      	sxth	r2, r3
 8008170:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008174:	4313      	orrs	r3, r2
 8008176:	b21b      	sxth	r3, r3
 8008178:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800817a:	89fb      	ldrh	r3, [r7, #14]
}
 800817c:	4618      	mov	r0, r3
 800817e:	371c      	adds	r7, #28
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b084      	sub	sp, #16
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008192:	2300      	movs	r3, #0
 8008194:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	781b      	ldrb	r3, [r3, #0]
 800819a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800819e:	2b40      	cmp	r3, #64	@ 0x40
 80081a0:	d005      	beq.n	80081ae <USBD_StdDevReq+0x26>
 80081a2:	2b40      	cmp	r3, #64	@ 0x40
 80081a4:	d857      	bhi.n	8008256 <USBD_StdDevReq+0xce>
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d00f      	beq.n	80081ca <USBD_StdDevReq+0x42>
 80081aa:	2b20      	cmp	r3, #32
 80081ac:	d153      	bne.n	8008256 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	32ae      	adds	r2, #174	@ 0xae
 80081b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	6839      	ldr	r1, [r7, #0]
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	4798      	blx	r3
 80081c4:	4603      	mov	r3, r0
 80081c6:	73fb      	strb	r3, [r7, #15]
      break;
 80081c8:	e04a      	b.n	8008260 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	785b      	ldrb	r3, [r3, #1]
 80081ce:	2b09      	cmp	r3, #9
 80081d0:	d83b      	bhi.n	800824a <USBD_StdDevReq+0xc2>
 80081d2:	a201      	add	r2, pc, #4	@ (adr r2, 80081d8 <USBD_StdDevReq+0x50>)
 80081d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081d8:	0800822d 	.word	0x0800822d
 80081dc:	08008241 	.word	0x08008241
 80081e0:	0800824b 	.word	0x0800824b
 80081e4:	08008237 	.word	0x08008237
 80081e8:	0800824b 	.word	0x0800824b
 80081ec:	0800820b 	.word	0x0800820b
 80081f0:	08008201 	.word	0x08008201
 80081f4:	0800824b 	.word	0x0800824b
 80081f8:	08008223 	.word	0x08008223
 80081fc:	08008215 	.word	0x08008215
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008200:	6839      	ldr	r1, [r7, #0]
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 fa3e 	bl	8008684 <USBD_GetDescriptor>
          break;
 8008208:	e024      	b.n	8008254 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800820a:	6839      	ldr	r1, [r7, #0]
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fba3 	bl	8008958 <USBD_SetAddress>
          break;
 8008212:	e01f      	b.n	8008254 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008214:	6839      	ldr	r1, [r7, #0]
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f000 fbe2 	bl	80089e0 <USBD_SetConfig>
 800821c:	4603      	mov	r3, r0
 800821e:	73fb      	strb	r3, [r7, #15]
          break;
 8008220:	e018      	b.n	8008254 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008222:	6839      	ldr	r1, [r7, #0]
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f000 fc85 	bl	8008b34 <USBD_GetConfig>
          break;
 800822a:	e013      	b.n	8008254 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800822c:	6839      	ldr	r1, [r7, #0]
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 fcb6 	bl	8008ba0 <USBD_GetStatus>
          break;
 8008234:	e00e      	b.n	8008254 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008236:	6839      	ldr	r1, [r7, #0]
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f000 fce5 	bl	8008c08 <USBD_SetFeature>
          break;
 800823e:	e009      	b.n	8008254 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008240:	6839      	ldr	r1, [r7, #0]
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 fd09 	bl	8008c5a <USBD_ClrFeature>
          break;
 8008248:	e004      	b.n	8008254 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800824a:	6839      	ldr	r1, [r7, #0]
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f000 fd60 	bl	8008d12 <USBD_CtlError>
          break;
 8008252:	bf00      	nop
      }
      break;
 8008254:	e004      	b.n	8008260 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008256:	6839      	ldr	r1, [r7, #0]
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 fd5a 	bl	8008d12 <USBD_CtlError>
      break;
 800825e:	bf00      	nop
  }

  return ret;
 8008260:	7bfb      	ldrb	r3, [r7, #15]
}
 8008262:	4618      	mov	r0, r3
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
 800826a:	bf00      	nop

0800826c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b084      	sub	sp, #16
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008276:	2300      	movs	r3, #0
 8008278:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008282:	2b40      	cmp	r3, #64	@ 0x40
 8008284:	d005      	beq.n	8008292 <USBD_StdItfReq+0x26>
 8008286:	2b40      	cmp	r3, #64	@ 0x40
 8008288:	d852      	bhi.n	8008330 <USBD_StdItfReq+0xc4>
 800828a:	2b00      	cmp	r3, #0
 800828c:	d001      	beq.n	8008292 <USBD_StdItfReq+0x26>
 800828e:	2b20      	cmp	r3, #32
 8008290:	d14e      	bne.n	8008330 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008298:	b2db      	uxtb	r3, r3
 800829a:	3b01      	subs	r3, #1
 800829c:	2b02      	cmp	r3, #2
 800829e:	d840      	bhi.n	8008322 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	889b      	ldrh	r3, [r3, #4]
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d836      	bhi.n	8008318 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	889b      	ldrh	r3, [r3, #4]
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	4619      	mov	r1, r3
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f7ff fedc 	bl	8008070 <USBD_CoreFindIF>
 80082b8:	4603      	mov	r3, r0
 80082ba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80082bc:	7bbb      	ldrb	r3, [r7, #14]
 80082be:	2bff      	cmp	r3, #255	@ 0xff
 80082c0:	d01d      	beq.n	80082fe <USBD_StdItfReq+0x92>
 80082c2:	7bbb      	ldrb	r3, [r7, #14]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d11a      	bne.n	80082fe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80082c8:	7bba      	ldrb	r2, [r7, #14]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	32ae      	adds	r2, #174	@ 0xae
 80082ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00f      	beq.n	80082f8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80082d8:	7bba      	ldrb	r2, [r7, #14]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80082e0:	7bba      	ldrb	r2, [r7, #14]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	32ae      	adds	r2, #174	@ 0xae
 80082e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	6839      	ldr	r1, [r7, #0]
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	4798      	blx	r3
 80082f2:	4603      	mov	r3, r0
 80082f4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80082f6:	e004      	b.n	8008302 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80082f8:	2303      	movs	r3, #3
 80082fa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80082fc:	e001      	b.n	8008302 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80082fe:	2303      	movs	r3, #3
 8008300:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	88db      	ldrh	r3, [r3, #6]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d110      	bne.n	800832c <USBD_StdItfReq+0xc0>
 800830a:	7bfb      	ldrb	r3, [r7, #15]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d10d      	bne.n	800832c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 fddc 	bl	8008ece <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008316:	e009      	b.n	800832c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008318:	6839      	ldr	r1, [r7, #0]
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f000 fcf9 	bl	8008d12 <USBD_CtlError>
          break;
 8008320:	e004      	b.n	800832c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008322:	6839      	ldr	r1, [r7, #0]
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 fcf4 	bl	8008d12 <USBD_CtlError>
          break;
 800832a:	e000      	b.n	800832e <USBD_StdItfReq+0xc2>
          break;
 800832c:	bf00      	nop
      }
      break;
 800832e:	e004      	b.n	800833a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008330:	6839      	ldr	r1, [r7, #0]
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 fced 	bl	8008d12 <USBD_CtlError>
      break;
 8008338:	bf00      	nop
  }

  return ret;
 800833a:	7bfb      	ldrb	r3, [r7, #15]
}
 800833c:	4618      	mov	r0, r3
 800833e:	3710      	adds	r7, #16
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800834e:	2300      	movs	r3, #0
 8008350:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	889b      	ldrh	r3, [r3, #4]
 8008356:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008360:	2b40      	cmp	r3, #64	@ 0x40
 8008362:	d007      	beq.n	8008374 <USBD_StdEPReq+0x30>
 8008364:	2b40      	cmp	r3, #64	@ 0x40
 8008366:	f200 8181 	bhi.w	800866c <USBD_StdEPReq+0x328>
 800836a:	2b00      	cmp	r3, #0
 800836c:	d02a      	beq.n	80083c4 <USBD_StdEPReq+0x80>
 800836e:	2b20      	cmp	r3, #32
 8008370:	f040 817c 	bne.w	800866c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008374:	7bbb      	ldrb	r3, [r7, #14]
 8008376:	4619      	mov	r1, r3
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f7ff fe86 	bl	800808a <USBD_CoreFindEP>
 800837e:	4603      	mov	r3, r0
 8008380:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008382:	7b7b      	ldrb	r3, [r7, #13]
 8008384:	2bff      	cmp	r3, #255	@ 0xff
 8008386:	f000 8176 	beq.w	8008676 <USBD_StdEPReq+0x332>
 800838a:	7b7b      	ldrb	r3, [r7, #13]
 800838c:	2b00      	cmp	r3, #0
 800838e:	f040 8172 	bne.w	8008676 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008392:	7b7a      	ldrb	r2, [r7, #13]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800839a:	7b7a      	ldrb	r2, [r7, #13]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	32ae      	adds	r2, #174	@ 0xae
 80083a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	f000 8165 	beq.w	8008676 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80083ac:	7b7a      	ldrb	r2, [r7, #13]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	32ae      	adds	r2, #174	@ 0xae
 80083b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	6839      	ldr	r1, [r7, #0]
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	4798      	blx	r3
 80083be:	4603      	mov	r3, r0
 80083c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80083c2:	e158      	b.n	8008676 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	785b      	ldrb	r3, [r3, #1]
 80083c8:	2b03      	cmp	r3, #3
 80083ca:	d008      	beq.n	80083de <USBD_StdEPReq+0x9a>
 80083cc:	2b03      	cmp	r3, #3
 80083ce:	f300 8147 	bgt.w	8008660 <USBD_StdEPReq+0x31c>
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f000 809b 	beq.w	800850e <USBD_StdEPReq+0x1ca>
 80083d8:	2b01      	cmp	r3, #1
 80083da:	d03c      	beq.n	8008456 <USBD_StdEPReq+0x112>
 80083dc:	e140      	b.n	8008660 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	2b02      	cmp	r3, #2
 80083e8:	d002      	beq.n	80083f0 <USBD_StdEPReq+0xac>
 80083ea:	2b03      	cmp	r3, #3
 80083ec:	d016      	beq.n	800841c <USBD_StdEPReq+0xd8>
 80083ee:	e02c      	b.n	800844a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80083f0:	7bbb      	ldrb	r3, [r7, #14]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d00d      	beq.n	8008412 <USBD_StdEPReq+0xce>
 80083f6:	7bbb      	ldrb	r3, [r7, #14]
 80083f8:	2b80      	cmp	r3, #128	@ 0x80
 80083fa:	d00a      	beq.n	8008412 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80083fc:	7bbb      	ldrb	r3, [r7, #14]
 80083fe:	4619      	mov	r1, r3
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f001 f991 	bl	8009728 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008406:	2180      	movs	r1, #128	@ 0x80
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f001 f98d 	bl	8009728 <USBD_LL_StallEP>
 800840e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008410:	e020      	b.n	8008454 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008412:	6839      	ldr	r1, [r7, #0]
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 fc7c 	bl	8008d12 <USBD_CtlError>
              break;
 800841a:	e01b      	b.n	8008454 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	885b      	ldrh	r3, [r3, #2]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d10e      	bne.n	8008442 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008424:	7bbb      	ldrb	r3, [r7, #14]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00b      	beq.n	8008442 <USBD_StdEPReq+0xfe>
 800842a:	7bbb      	ldrb	r3, [r7, #14]
 800842c:	2b80      	cmp	r3, #128	@ 0x80
 800842e:	d008      	beq.n	8008442 <USBD_StdEPReq+0xfe>
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	88db      	ldrh	r3, [r3, #6]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d104      	bne.n	8008442 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008438:	7bbb      	ldrb	r3, [r7, #14]
 800843a:	4619      	mov	r1, r3
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f001 f973 	bl	8009728 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 fd43 	bl	8008ece <USBD_CtlSendStatus>

              break;
 8008448:	e004      	b.n	8008454 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800844a:	6839      	ldr	r1, [r7, #0]
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 fc60 	bl	8008d12 <USBD_CtlError>
              break;
 8008452:	bf00      	nop
          }
          break;
 8008454:	e109      	b.n	800866a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800845c:	b2db      	uxtb	r3, r3
 800845e:	2b02      	cmp	r3, #2
 8008460:	d002      	beq.n	8008468 <USBD_StdEPReq+0x124>
 8008462:	2b03      	cmp	r3, #3
 8008464:	d016      	beq.n	8008494 <USBD_StdEPReq+0x150>
 8008466:	e04b      	b.n	8008500 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008468:	7bbb      	ldrb	r3, [r7, #14]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d00d      	beq.n	800848a <USBD_StdEPReq+0x146>
 800846e:	7bbb      	ldrb	r3, [r7, #14]
 8008470:	2b80      	cmp	r3, #128	@ 0x80
 8008472:	d00a      	beq.n	800848a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008474:	7bbb      	ldrb	r3, [r7, #14]
 8008476:	4619      	mov	r1, r3
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f001 f955 	bl	8009728 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800847e:	2180      	movs	r1, #128	@ 0x80
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f001 f951 	bl	8009728 <USBD_LL_StallEP>
 8008486:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008488:	e040      	b.n	800850c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800848a:	6839      	ldr	r1, [r7, #0]
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 fc40 	bl	8008d12 <USBD_CtlError>
              break;
 8008492:	e03b      	b.n	800850c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	885b      	ldrh	r3, [r3, #2]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d136      	bne.n	800850a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800849c:	7bbb      	ldrb	r3, [r7, #14]
 800849e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d004      	beq.n	80084b0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80084a6:	7bbb      	ldrb	r3, [r7, #14]
 80084a8:	4619      	mov	r1, r3
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f001 f95b 	bl	8009766 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f000 fd0c 	bl	8008ece <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80084b6:	7bbb      	ldrb	r3, [r7, #14]
 80084b8:	4619      	mov	r1, r3
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f7ff fde5 	bl	800808a <USBD_CoreFindEP>
 80084c0:	4603      	mov	r3, r0
 80084c2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084c4:	7b7b      	ldrb	r3, [r7, #13]
 80084c6:	2bff      	cmp	r3, #255	@ 0xff
 80084c8:	d01f      	beq.n	800850a <USBD_StdEPReq+0x1c6>
 80084ca:	7b7b      	ldrb	r3, [r7, #13]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d11c      	bne.n	800850a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80084d0:	7b7a      	ldrb	r2, [r7, #13]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80084d8:	7b7a      	ldrb	r2, [r7, #13]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	32ae      	adds	r2, #174	@ 0xae
 80084de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d010      	beq.n	800850a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80084e8:	7b7a      	ldrb	r2, [r7, #13]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	32ae      	adds	r2, #174	@ 0xae
 80084ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	6839      	ldr	r1, [r7, #0]
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	4798      	blx	r3
 80084fa:	4603      	mov	r3, r0
 80084fc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80084fe:	e004      	b.n	800850a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008500:	6839      	ldr	r1, [r7, #0]
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f000 fc05 	bl	8008d12 <USBD_CtlError>
              break;
 8008508:	e000      	b.n	800850c <USBD_StdEPReq+0x1c8>
              break;
 800850a:	bf00      	nop
          }
          break;
 800850c:	e0ad      	b.n	800866a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008514:	b2db      	uxtb	r3, r3
 8008516:	2b02      	cmp	r3, #2
 8008518:	d002      	beq.n	8008520 <USBD_StdEPReq+0x1dc>
 800851a:	2b03      	cmp	r3, #3
 800851c:	d033      	beq.n	8008586 <USBD_StdEPReq+0x242>
 800851e:	e099      	b.n	8008654 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008520:	7bbb      	ldrb	r3, [r7, #14]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d007      	beq.n	8008536 <USBD_StdEPReq+0x1f2>
 8008526:	7bbb      	ldrb	r3, [r7, #14]
 8008528:	2b80      	cmp	r3, #128	@ 0x80
 800852a:	d004      	beq.n	8008536 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800852c:	6839      	ldr	r1, [r7, #0]
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 fbef 	bl	8008d12 <USBD_CtlError>
                break;
 8008534:	e093      	b.n	800865e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008536:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800853a:	2b00      	cmp	r3, #0
 800853c:	da0b      	bge.n	8008556 <USBD_StdEPReq+0x212>
 800853e:	7bbb      	ldrb	r3, [r7, #14]
 8008540:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008544:	4613      	mov	r3, r2
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	4413      	add	r3, r2
 800854a:	009b      	lsls	r3, r3, #2
 800854c:	3310      	adds	r3, #16
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	4413      	add	r3, r2
 8008552:	3304      	adds	r3, #4
 8008554:	e00b      	b.n	800856e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008556:	7bbb      	ldrb	r3, [r7, #14]
 8008558:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800855c:	4613      	mov	r3, r2
 800855e:	009b      	lsls	r3, r3, #2
 8008560:	4413      	add	r3, r2
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	4413      	add	r3, r2
 800856c:	3304      	adds	r3, #4
 800856e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	2200      	movs	r2, #0
 8008574:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	330e      	adds	r3, #14
 800857a:	2202      	movs	r2, #2
 800857c:	4619      	mov	r1, r3
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 fc44 	bl	8008e0c <USBD_CtlSendData>
              break;
 8008584:	e06b      	b.n	800865e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008586:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800858a:	2b00      	cmp	r3, #0
 800858c:	da11      	bge.n	80085b2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800858e:	7bbb      	ldrb	r3, [r7, #14]
 8008590:	f003 020f 	and.w	r2, r3, #15
 8008594:	6879      	ldr	r1, [r7, #4]
 8008596:	4613      	mov	r3, r2
 8008598:	009b      	lsls	r3, r3, #2
 800859a:	4413      	add	r3, r2
 800859c:	009b      	lsls	r3, r3, #2
 800859e:	440b      	add	r3, r1
 80085a0:	3323      	adds	r3, #35	@ 0x23
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d117      	bne.n	80085d8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80085a8:	6839      	ldr	r1, [r7, #0]
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 fbb1 	bl	8008d12 <USBD_CtlError>
                  break;
 80085b0:	e055      	b.n	800865e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80085b2:	7bbb      	ldrb	r3, [r7, #14]
 80085b4:	f003 020f 	and.w	r2, r3, #15
 80085b8:	6879      	ldr	r1, [r7, #4]
 80085ba:	4613      	mov	r3, r2
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	4413      	add	r3, r2
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	440b      	add	r3, r1
 80085c4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d104      	bne.n	80085d8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80085ce:	6839      	ldr	r1, [r7, #0]
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 fb9e 	bl	8008d12 <USBD_CtlError>
                  break;
 80085d6:	e042      	b.n	800865e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	da0b      	bge.n	80085f8 <USBD_StdEPReq+0x2b4>
 80085e0:	7bbb      	ldrb	r3, [r7, #14]
 80085e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80085e6:	4613      	mov	r3, r2
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	4413      	add	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	3310      	adds	r3, #16
 80085f0:	687a      	ldr	r2, [r7, #4]
 80085f2:	4413      	add	r3, r2
 80085f4:	3304      	adds	r3, #4
 80085f6:	e00b      	b.n	8008610 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80085f8:	7bbb      	ldrb	r3, [r7, #14]
 80085fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085fe:	4613      	mov	r3, r2
 8008600:	009b      	lsls	r3, r3, #2
 8008602:	4413      	add	r3, r2
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	4413      	add	r3, r2
 800860e:	3304      	adds	r3, #4
 8008610:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008612:	7bbb      	ldrb	r3, [r7, #14]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d002      	beq.n	800861e <USBD_StdEPReq+0x2da>
 8008618:	7bbb      	ldrb	r3, [r7, #14]
 800861a:	2b80      	cmp	r3, #128	@ 0x80
 800861c:	d103      	bne.n	8008626 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	2200      	movs	r2, #0
 8008622:	739a      	strb	r2, [r3, #14]
 8008624:	e00e      	b.n	8008644 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008626:	7bbb      	ldrb	r3, [r7, #14]
 8008628:	4619      	mov	r1, r3
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f001 f8ba 	bl	80097a4 <USBD_LL_IsStallEP>
 8008630:	4603      	mov	r3, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	d003      	beq.n	800863e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	2201      	movs	r2, #1
 800863a:	739a      	strb	r2, [r3, #14]
 800863c:	e002      	b.n	8008644 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	2200      	movs	r2, #0
 8008642:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	330e      	adds	r3, #14
 8008648:	2202      	movs	r2, #2
 800864a:	4619      	mov	r1, r3
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fbdd 	bl	8008e0c <USBD_CtlSendData>
              break;
 8008652:	e004      	b.n	800865e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008654:	6839      	ldr	r1, [r7, #0]
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 fb5b 	bl	8008d12 <USBD_CtlError>
              break;
 800865c:	bf00      	nop
          }
          break;
 800865e:	e004      	b.n	800866a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008660:	6839      	ldr	r1, [r7, #0]
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f000 fb55 	bl	8008d12 <USBD_CtlError>
          break;
 8008668:	bf00      	nop
      }
      break;
 800866a:	e005      	b.n	8008678 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800866c:	6839      	ldr	r1, [r7, #0]
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f000 fb4f 	bl	8008d12 <USBD_CtlError>
      break;
 8008674:	e000      	b.n	8008678 <USBD_StdEPReq+0x334>
      break;
 8008676:	bf00      	nop
  }

  return ret;
 8008678:	7bfb      	ldrb	r3, [r7, #15]
}
 800867a:	4618      	mov	r0, r3
 800867c:	3710      	adds	r7, #16
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}
	...

08008684 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800868e:	2300      	movs	r3, #0
 8008690:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008692:	2300      	movs	r3, #0
 8008694:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008696:	2300      	movs	r3, #0
 8008698:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	885b      	ldrh	r3, [r3, #2]
 800869e:	0a1b      	lsrs	r3, r3, #8
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	3b01      	subs	r3, #1
 80086a4:	2b06      	cmp	r3, #6
 80086a6:	f200 8128 	bhi.w	80088fa <USBD_GetDescriptor+0x276>
 80086aa:	a201      	add	r2, pc, #4	@ (adr r2, 80086b0 <USBD_GetDescriptor+0x2c>)
 80086ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b0:	080086cd 	.word	0x080086cd
 80086b4:	080086e5 	.word	0x080086e5
 80086b8:	08008725 	.word	0x08008725
 80086bc:	080088fb 	.word	0x080088fb
 80086c0:	080088fb 	.word	0x080088fb
 80086c4:	0800889b 	.word	0x0800889b
 80086c8:	080088c7 	.word	0x080088c7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	7c12      	ldrb	r2, [r2, #16]
 80086d8:	f107 0108 	add.w	r1, r7, #8
 80086dc:	4610      	mov	r0, r2
 80086de:	4798      	blx	r3
 80086e0:	60f8      	str	r0, [r7, #12]
      break;
 80086e2:	e112      	b.n	800890a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	7c1b      	ldrb	r3, [r3, #16]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d10d      	bne.n	8008708 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086f4:	f107 0208 	add.w	r2, r7, #8
 80086f8:	4610      	mov	r0, r2
 80086fa:	4798      	blx	r3
 80086fc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	3301      	adds	r3, #1
 8008702:	2202      	movs	r2, #2
 8008704:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008706:	e100      	b.n	800890a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800870e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008710:	f107 0208 	add.w	r2, r7, #8
 8008714:	4610      	mov	r0, r2
 8008716:	4798      	blx	r3
 8008718:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	3301      	adds	r3, #1
 800871e:	2202      	movs	r2, #2
 8008720:	701a      	strb	r2, [r3, #0]
      break;
 8008722:	e0f2      	b.n	800890a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	885b      	ldrh	r3, [r3, #2]
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b05      	cmp	r3, #5
 800872c:	f200 80ac 	bhi.w	8008888 <USBD_GetDescriptor+0x204>
 8008730:	a201      	add	r2, pc, #4	@ (adr r2, 8008738 <USBD_GetDescriptor+0xb4>)
 8008732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008736:	bf00      	nop
 8008738:	08008751 	.word	0x08008751
 800873c:	08008785 	.word	0x08008785
 8008740:	080087b9 	.word	0x080087b9
 8008744:	080087ed 	.word	0x080087ed
 8008748:	08008821 	.word	0x08008821
 800874c:	08008855 	.word	0x08008855
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d00b      	beq.n	8008774 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	7c12      	ldrb	r2, [r2, #16]
 8008768:	f107 0108 	add.w	r1, r7, #8
 800876c:	4610      	mov	r0, r2
 800876e:	4798      	blx	r3
 8008770:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008772:	e091      	b.n	8008898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008774:	6839      	ldr	r1, [r7, #0]
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 facb 	bl	8008d12 <USBD_CtlError>
            err++;
 800877c:	7afb      	ldrb	r3, [r7, #11]
 800877e:	3301      	adds	r3, #1
 8008780:	72fb      	strb	r3, [r7, #11]
          break;
 8008782:	e089      	b.n	8008898 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d00b      	beq.n	80087a8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	687a      	ldr	r2, [r7, #4]
 800879a:	7c12      	ldrb	r2, [r2, #16]
 800879c:	f107 0108 	add.w	r1, r7, #8
 80087a0:	4610      	mov	r0, r2
 80087a2:	4798      	blx	r3
 80087a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80087a6:	e077      	b.n	8008898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80087a8:	6839      	ldr	r1, [r7, #0]
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 fab1 	bl	8008d12 <USBD_CtlError>
            err++;
 80087b0:	7afb      	ldrb	r3, [r7, #11]
 80087b2:	3301      	adds	r3, #1
 80087b4:	72fb      	strb	r3, [r7, #11]
          break;
 80087b6:	e06f      	b.n	8008898 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d00b      	beq.n	80087dc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087ca:	68db      	ldr	r3, [r3, #12]
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	7c12      	ldrb	r2, [r2, #16]
 80087d0:	f107 0108 	add.w	r1, r7, #8
 80087d4:	4610      	mov	r0, r2
 80087d6:	4798      	blx	r3
 80087d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80087da:	e05d      	b.n	8008898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80087dc:	6839      	ldr	r1, [r7, #0]
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 fa97 	bl	8008d12 <USBD_CtlError>
            err++;
 80087e4:	7afb      	ldrb	r3, [r7, #11]
 80087e6:	3301      	adds	r3, #1
 80087e8:	72fb      	strb	r3, [r7, #11]
          break;
 80087ea:	e055      	b.n	8008898 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d00b      	beq.n	8008810 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087fe:	691b      	ldr	r3, [r3, #16]
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	7c12      	ldrb	r2, [r2, #16]
 8008804:	f107 0108 	add.w	r1, r7, #8
 8008808:	4610      	mov	r0, r2
 800880a:	4798      	blx	r3
 800880c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800880e:	e043      	b.n	8008898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008810:	6839      	ldr	r1, [r7, #0]
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 fa7d 	bl	8008d12 <USBD_CtlError>
            err++;
 8008818:	7afb      	ldrb	r3, [r7, #11]
 800881a:	3301      	adds	r3, #1
 800881c:	72fb      	strb	r3, [r7, #11]
          break;
 800881e:	e03b      	b.n	8008898 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008826:	695b      	ldr	r3, [r3, #20]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d00b      	beq.n	8008844 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008832:	695b      	ldr	r3, [r3, #20]
 8008834:	687a      	ldr	r2, [r7, #4]
 8008836:	7c12      	ldrb	r2, [r2, #16]
 8008838:	f107 0108 	add.w	r1, r7, #8
 800883c:	4610      	mov	r0, r2
 800883e:	4798      	blx	r3
 8008840:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008842:	e029      	b.n	8008898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008844:	6839      	ldr	r1, [r7, #0]
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 fa63 	bl	8008d12 <USBD_CtlError>
            err++;
 800884c:	7afb      	ldrb	r3, [r7, #11]
 800884e:	3301      	adds	r3, #1
 8008850:	72fb      	strb	r3, [r7, #11]
          break;
 8008852:	e021      	b.n	8008898 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800885a:	699b      	ldr	r3, [r3, #24]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d00b      	beq.n	8008878 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008866:	699b      	ldr	r3, [r3, #24]
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	7c12      	ldrb	r2, [r2, #16]
 800886c:	f107 0108 	add.w	r1, r7, #8
 8008870:	4610      	mov	r0, r2
 8008872:	4798      	blx	r3
 8008874:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008876:	e00f      	b.n	8008898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008878:	6839      	ldr	r1, [r7, #0]
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fa49 	bl	8008d12 <USBD_CtlError>
            err++;
 8008880:	7afb      	ldrb	r3, [r7, #11]
 8008882:	3301      	adds	r3, #1
 8008884:	72fb      	strb	r3, [r7, #11]
          break;
 8008886:	e007      	b.n	8008898 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008888:	6839      	ldr	r1, [r7, #0]
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fa41 	bl	8008d12 <USBD_CtlError>
          err++;
 8008890:	7afb      	ldrb	r3, [r7, #11]
 8008892:	3301      	adds	r3, #1
 8008894:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008896:	bf00      	nop
      }
      break;
 8008898:	e037      	b.n	800890a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	7c1b      	ldrb	r3, [r3, #16]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d109      	bne.n	80088b6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088aa:	f107 0208 	add.w	r2, r7, #8
 80088ae:	4610      	mov	r0, r2
 80088b0:	4798      	blx	r3
 80088b2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80088b4:	e029      	b.n	800890a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80088b6:	6839      	ldr	r1, [r7, #0]
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f000 fa2a 	bl	8008d12 <USBD_CtlError>
        err++;
 80088be:	7afb      	ldrb	r3, [r7, #11]
 80088c0:	3301      	adds	r3, #1
 80088c2:	72fb      	strb	r3, [r7, #11]
      break;
 80088c4:	e021      	b.n	800890a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	7c1b      	ldrb	r3, [r3, #16]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d10d      	bne.n	80088ea <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088d6:	f107 0208 	add.w	r2, r7, #8
 80088da:	4610      	mov	r0, r2
 80088dc:	4798      	blx	r3
 80088de:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	3301      	adds	r3, #1
 80088e4:	2207      	movs	r2, #7
 80088e6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80088e8:	e00f      	b.n	800890a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80088ea:	6839      	ldr	r1, [r7, #0]
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 fa10 	bl	8008d12 <USBD_CtlError>
        err++;
 80088f2:	7afb      	ldrb	r3, [r7, #11]
 80088f4:	3301      	adds	r3, #1
 80088f6:	72fb      	strb	r3, [r7, #11]
      break;
 80088f8:	e007      	b.n	800890a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80088fa:	6839      	ldr	r1, [r7, #0]
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 fa08 	bl	8008d12 <USBD_CtlError>
      err++;
 8008902:	7afb      	ldrb	r3, [r7, #11]
 8008904:	3301      	adds	r3, #1
 8008906:	72fb      	strb	r3, [r7, #11]
      break;
 8008908:	bf00      	nop
  }

  if (err != 0U)
 800890a:	7afb      	ldrb	r3, [r7, #11]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d11e      	bne.n	800894e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	88db      	ldrh	r3, [r3, #6]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d016      	beq.n	8008946 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008918:	893b      	ldrh	r3, [r7, #8]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00e      	beq.n	800893c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	88da      	ldrh	r2, [r3, #6]
 8008922:	893b      	ldrh	r3, [r7, #8]
 8008924:	4293      	cmp	r3, r2
 8008926:	bf28      	it	cs
 8008928:	4613      	movcs	r3, r2
 800892a:	b29b      	uxth	r3, r3
 800892c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800892e:	893b      	ldrh	r3, [r7, #8]
 8008930:	461a      	mov	r2, r3
 8008932:	68f9      	ldr	r1, [r7, #12]
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f000 fa69 	bl	8008e0c <USBD_CtlSendData>
 800893a:	e009      	b.n	8008950 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800893c:	6839      	ldr	r1, [r7, #0]
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 f9e7 	bl	8008d12 <USBD_CtlError>
 8008944:	e004      	b.n	8008950 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 fac1 	bl	8008ece <USBD_CtlSendStatus>
 800894c:	e000      	b.n	8008950 <USBD_GetDescriptor+0x2cc>
    return;
 800894e:	bf00      	nop
  }
}
 8008950:	3710      	adds	r7, #16
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop

08008958 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	889b      	ldrh	r3, [r3, #4]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d131      	bne.n	80089ce <USBD_SetAddress+0x76>
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	88db      	ldrh	r3, [r3, #6]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d12d      	bne.n	80089ce <USBD_SetAddress+0x76>
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	885b      	ldrh	r3, [r3, #2]
 8008976:	2b7f      	cmp	r3, #127	@ 0x7f
 8008978:	d829      	bhi.n	80089ce <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	885b      	ldrh	r3, [r3, #2]
 800897e:	b2db      	uxtb	r3, r3
 8008980:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008984:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800898c:	b2db      	uxtb	r3, r3
 800898e:	2b03      	cmp	r3, #3
 8008990:	d104      	bne.n	800899c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008992:	6839      	ldr	r1, [r7, #0]
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 f9bc 	bl	8008d12 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800899a:	e01d      	b.n	80089d8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	7bfa      	ldrb	r2, [r7, #15]
 80089a0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80089a4:	7bfb      	ldrb	r3, [r7, #15]
 80089a6:	4619      	mov	r1, r3
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f000 ff27 	bl	80097fc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 fa8d 	bl	8008ece <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80089b4:	7bfb      	ldrb	r3, [r7, #15]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d004      	beq.n	80089c4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2202      	movs	r2, #2
 80089be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089c2:	e009      	b.n	80089d8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2201      	movs	r2, #1
 80089c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089cc:	e004      	b.n	80089d8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80089ce:	6839      	ldr	r1, [r7, #0]
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f000 f99e 	bl	8008d12 <USBD_CtlError>
  }
}
 80089d6:	bf00      	nop
 80089d8:	bf00      	nop
 80089da:	3710      	adds	r7, #16
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}

080089e0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089ea:	2300      	movs	r3, #0
 80089ec:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	885b      	ldrh	r3, [r3, #2]
 80089f2:	b2da      	uxtb	r2, r3
 80089f4:	4b4e      	ldr	r3, [pc, #312]	@ (8008b30 <USBD_SetConfig+0x150>)
 80089f6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80089f8:	4b4d      	ldr	r3, [pc, #308]	@ (8008b30 <USBD_SetConfig+0x150>)
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d905      	bls.n	8008a0c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008a00:	6839      	ldr	r1, [r7, #0]
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 f985 	bl	8008d12 <USBD_CtlError>
    return USBD_FAIL;
 8008a08:	2303      	movs	r3, #3
 8008a0a:	e08c      	b.n	8008b26 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	2b02      	cmp	r3, #2
 8008a16:	d002      	beq.n	8008a1e <USBD_SetConfig+0x3e>
 8008a18:	2b03      	cmp	r3, #3
 8008a1a:	d029      	beq.n	8008a70 <USBD_SetConfig+0x90>
 8008a1c:	e075      	b.n	8008b0a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008a1e:	4b44      	ldr	r3, [pc, #272]	@ (8008b30 <USBD_SetConfig+0x150>)
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d020      	beq.n	8008a68 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008a26:	4b42      	ldr	r3, [pc, #264]	@ (8008b30 <USBD_SetConfig+0x150>)
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008a30:	4b3f      	ldr	r3, [pc, #252]	@ (8008b30 <USBD_SetConfig+0x150>)
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	4619      	mov	r1, r3
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f7fe ffcf 	bl	80079da <USBD_SetClassConfig>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008a40:	7bfb      	ldrb	r3, [r7, #15]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d008      	beq.n	8008a58 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008a46:	6839      	ldr	r1, [r7, #0]
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f000 f962 	bl	8008d12 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2202      	movs	r2, #2
 8008a52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008a56:	e065      	b.n	8008b24 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f000 fa38 	bl	8008ece <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2203      	movs	r2, #3
 8008a62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008a66:	e05d      	b.n	8008b24 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 fa30 	bl	8008ece <USBD_CtlSendStatus>
      break;
 8008a6e:	e059      	b.n	8008b24 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008a70:	4b2f      	ldr	r3, [pc, #188]	@ (8008b30 <USBD_SetConfig+0x150>)
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d112      	bne.n	8008a9e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008a80:	4b2b      	ldr	r3, [pc, #172]	@ (8008b30 <USBD_SetConfig+0x150>)
 8008a82:	781b      	ldrb	r3, [r3, #0]
 8008a84:	461a      	mov	r2, r3
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008a8a:	4b29      	ldr	r3, [pc, #164]	@ (8008b30 <USBD_SetConfig+0x150>)
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	4619      	mov	r1, r3
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f7fe ffbe 	bl	8007a12 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 fa19 	bl	8008ece <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008a9c:	e042      	b.n	8008b24 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008a9e:	4b24      	ldr	r3, [pc, #144]	@ (8008b30 <USBD_SetConfig+0x150>)
 8008aa0:	781b      	ldrb	r3, [r3, #0]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	d02a      	beq.n	8008b02 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f7fe ffac 	bl	8007a12 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008aba:	4b1d      	ldr	r3, [pc, #116]	@ (8008b30 <USBD_SetConfig+0x150>)
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	461a      	mov	r2, r3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8008b30 <USBD_SetConfig+0x150>)
 8008ac6:	781b      	ldrb	r3, [r3, #0]
 8008ac8:	4619      	mov	r1, r3
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f7fe ff85 	bl	80079da <USBD_SetClassConfig>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008ad4:	7bfb      	ldrb	r3, [r7, #15]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d00f      	beq.n	8008afa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008ada:	6839      	ldr	r1, [r7, #0]
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 f918 	bl	8008d12 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	4619      	mov	r1, r3
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f7fe ff91 	bl	8007a12 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2202      	movs	r2, #2
 8008af4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008af8:	e014      	b.n	8008b24 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 f9e7 	bl	8008ece <USBD_CtlSendStatus>
      break;
 8008b00:	e010      	b.n	8008b24 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 f9e3 	bl	8008ece <USBD_CtlSendStatus>
      break;
 8008b08:	e00c      	b.n	8008b24 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008b0a:	6839      	ldr	r1, [r7, #0]
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f000 f900 	bl	8008d12 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008b12:	4b07      	ldr	r3, [pc, #28]	@ (8008b30 <USBD_SetConfig+0x150>)
 8008b14:	781b      	ldrb	r3, [r3, #0]
 8008b16:	4619      	mov	r1, r3
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f7fe ff7a 	bl	8007a12 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008b1e:	2303      	movs	r3, #3
 8008b20:	73fb      	strb	r3, [r7, #15]
      break;
 8008b22:	bf00      	nop
  }

  return ret;
 8008b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3710      	adds	r7, #16
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}
 8008b2e:	bf00      	nop
 8008b30:	200003b8 	.word	0x200003b8

08008b34 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b082      	sub	sp, #8
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	88db      	ldrh	r3, [r3, #6]
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d004      	beq.n	8008b50 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008b46:	6839      	ldr	r1, [r7, #0]
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f000 f8e2 	bl	8008d12 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008b4e:	e023      	b.n	8008b98 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	2b02      	cmp	r3, #2
 8008b5a:	dc02      	bgt.n	8008b62 <USBD_GetConfig+0x2e>
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	dc03      	bgt.n	8008b68 <USBD_GetConfig+0x34>
 8008b60:	e015      	b.n	8008b8e <USBD_GetConfig+0x5a>
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	d00b      	beq.n	8008b7e <USBD_GetConfig+0x4a>
 8008b66:	e012      	b.n	8008b8e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	3308      	adds	r3, #8
 8008b72:	2201      	movs	r2, #1
 8008b74:	4619      	mov	r1, r3
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 f948 	bl	8008e0c <USBD_CtlSendData>
        break;
 8008b7c:	e00c      	b.n	8008b98 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	3304      	adds	r3, #4
 8008b82:	2201      	movs	r2, #1
 8008b84:	4619      	mov	r1, r3
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f940 	bl	8008e0c <USBD_CtlSendData>
        break;
 8008b8c:	e004      	b.n	8008b98 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008b8e:	6839      	ldr	r1, [r7, #0]
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 f8be 	bl	8008d12 <USBD_CtlError>
        break;
 8008b96:	bf00      	nop
}
 8008b98:	bf00      	nop
 8008b9a:	3708      	adds	r7, #8
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}

08008ba0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b082      	sub	sp, #8
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	3b01      	subs	r3, #1
 8008bb4:	2b02      	cmp	r3, #2
 8008bb6:	d81e      	bhi.n	8008bf6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	88db      	ldrh	r3, [r3, #6]
 8008bbc:	2b02      	cmp	r3, #2
 8008bbe:	d004      	beq.n	8008bca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008bc0:	6839      	ldr	r1, [r7, #0]
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 f8a5 	bl	8008d12 <USBD_CtlError>
        break;
 8008bc8:	e01a      	b.n	8008c00 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d005      	beq.n	8008be6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	68db      	ldr	r3, [r3, #12]
 8008bde:	f043 0202 	orr.w	r2, r3, #2
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	330c      	adds	r3, #12
 8008bea:	2202      	movs	r2, #2
 8008bec:	4619      	mov	r1, r3
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 f90c 	bl	8008e0c <USBD_CtlSendData>
      break;
 8008bf4:	e004      	b.n	8008c00 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008bf6:	6839      	ldr	r1, [r7, #0]
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 f88a 	bl	8008d12 <USBD_CtlError>
      break;
 8008bfe:	bf00      	nop
  }
}
 8008c00:	bf00      	nop
 8008c02:	3708      	adds	r7, #8
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}

08008c08 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	885b      	ldrh	r3, [r3, #2]
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d107      	bne.n	8008c2a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f000 f953 	bl	8008ece <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008c28:	e013      	b.n	8008c52 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	885b      	ldrh	r3, [r3, #2]
 8008c2e:	2b02      	cmp	r3, #2
 8008c30:	d10b      	bne.n	8008c4a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	889b      	ldrh	r3, [r3, #4]
 8008c36:	0a1b      	lsrs	r3, r3, #8
 8008c38:	b29b      	uxth	r3, r3
 8008c3a:	b2da      	uxtb	r2, r3
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f000 f943 	bl	8008ece <USBD_CtlSendStatus>
}
 8008c48:	e003      	b.n	8008c52 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008c4a:	6839      	ldr	r1, [r7, #0]
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 f860 	bl	8008d12 <USBD_CtlError>
}
 8008c52:	bf00      	nop
 8008c54:	3708      	adds	r7, #8
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b082      	sub	sp, #8
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
 8008c62:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c6a:	b2db      	uxtb	r3, r3
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	2b02      	cmp	r3, #2
 8008c70:	d80b      	bhi.n	8008c8a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	885b      	ldrh	r3, [r3, #2]
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d10c      	bne.n	8008c94 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f923 	bl	8008ece <USBD_CtlSendStatus>
      }
      break;
 8008c88:	e004      	b.n	8008c94 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008c8a:	6839      	ldr	r1, [r7, #0]
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 f840 	bl	8008d12 <USBD_CtlError>
      break;
 8008c92:	e000      	b.n	8008c96 <USBD_ClrFeature+0x3c>
      break;
 8008c94:	bf00      	nop
  }
}
 8008c96:	bf00      	nop
 8008c98:	3708      	adds	r7, #8
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}

08008c9e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008c9e:	b580      	push	{r7, lr}
 8008ca0:	b084      	sub	sp, #16
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
 8008ca6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	781a      	ldrb	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	781a      	ldrb	r2, [r3, #0]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008cc8:	68f8      	ldr	r0, [r7, #12]
 8008cca:	f7ff fa3f 	bl	800814c <SWAPBYTE>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	3301      	adds	r3, #1
 8008cda:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	3301      	adds	r3, #1
 8008ce0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008ce2:	68f8      	ldr	r0, [r7, #12]
 8008ce4:	f7ff fa32 	bl	800814c <SWAPBYTE>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	461a      	mov	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	f7ff fa25 	bl	800814c <SWAPBYTE>
 8008d02:	4603      	mov	r3, r0
 8008d04:	461a      	mov	r2, r3
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	80da      	strh	r2, [r3, #6]
}
 8008d0a:	bf00      	nop
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b082      	sub	sp, #8
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
 8008d1a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008d1c:	2180      	movs	r1, #128	@ 0x80
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 fd02 	bl	8009728 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008d24:	2100      	movs	r1, #0
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 fcfe 	bl	8009728 <USBD_LL_StallEP>
}
 8008d2c:	bf00      	nop
 8008d2e:	3708      	adds	r7, #8
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}

08008d34 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b086      	sub	sp, #24
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	60f8      	str	r0, [r7, #12]
 8008d3c:	60b9      	str	r1, [r7, #8]
 8008d3e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008d40:	2300      	movs	r3, #0
 8008d42:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d042      	beq.n	8008dd0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008d4e:	6938      	ldr	r0, [r7, #16]
 8008d50:	f000 f842 	bl	8008dd8 <USBD_GetLen>
 8008d54:	4603      	mov	r3, r0
 8008d56:	3301      	adds	r3, #1
 8008d58:	005b      	lsls	r3, r3, #1
 8008d5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d5e:	d808      	bhi.n	8008d72 <USBD_GetString+0x3e>
 8008d60:	6938      	ldr	r0, [r7, #16]
 8008d62:	f000 f839 	bl	8008dd8 <USBD_GetLen>
 8008d66:	4603      	mov	r3, r0
 8008d68:	3301      	adds	r3, #1
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	005b      	lsls	r3, r3, #1
 8008d6e:	b29a      	uxth	r2, r3
 8008d70:	e001      	b.n	8008d76 <USBD_GetString+0x42>
 8008d72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008d7a:	7dfb      	ldrb	r3, [r7, #23]
 8008d7c:	68ba      	ldr	r2, [r7, #8]
 8008d7e:	4413      	add	r3, r2
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	7812      	ldrb	r2, [r2, #0]
 8008d84:	701a      	strb	r2, [r3, #0]
  idx++;
 8008d86:	7dfb      	ldrb	r3, [r7, #23]
 8008d88:	3301      	adds	r3, #1
 8008d8a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008d8c:	7dfb      	ldrb	r3, [r7, #23]
 8008d8e:	68ba      	ldr	r2, [r7, #8]
 8008d90:	4413      	add	r3, r2
 8008d92:	2203      	movs	r2, #3
 8008d94:	701a      	strb	r2, [r3, #0]
  idx++;
 8008d96:	7dfb      	ldrb	r3, [r7, #23]
 8008d98:	3301      	adds	r3, #1
 8008d9a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008d9c:	e013      	b.n	8008dc6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008d9e:	7dfb      	ldrb	r3, [r7, #23]
 8008da0:	68ba      	ldr	r2, [r7, #8]
 8008da2:	4413      	add	r3, r2
 8008da4:	693a      	ldr	r2, [r7, #16]
 8008da6:	7812      	ldrb	r2, [r2, #0]
 8008da8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	3301      	adds	r3, #1
 8008dae:	613b      	str	r3, [r7, #16]
    idx++;
 8008db0:	7dfb      	ldrb	r3, [r7, #23]
 8008db2:	3301      	adds	r3, #1
 8008db4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008db6:	7dfb      	ldrb	r3, [r7, #23]
 8008db8:	68ba      	ldr	r2, [r7, #8]
 8008dba:	4413      	add	r3, r2
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	701a      	strb	r2, [r3, #0]
    idx++;
 8008dc0:	7dfb      	ldrb	r3, [r7, #23]
 8008dc2:	3301      	adds	r3, #1
 8008dc4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d1e7      	bne.n	8008d9e <USBD_GetString+0x6a>
 8008dce:	e000      	b.n	8008dd2 <USBD_GetString+0x9e>
    return;
 8008dd0:	bf00      	nop
  }
}
 8008dd2:	3718      	adds	r7, #24
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b085      	sub	sp, #20
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008de0:	2300      	movs	r3, #0
 8008de2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008de8:	e005      	b.n	8008df6 <USBD_GetLen+0x1e>
  {
    len++;
 8008dea:	7bfb      	ldrb	r3, [r7, #15]
 8008dec:	3301      	adds	r3, #1
 8008dee:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	3301      	adds	r3, #1
 8008df4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	781b      	ldrb	r3, [r3, #0]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d1f5      	bne.n	8008dea <USBD_GetLen+0x12>
  }

  return len;
 8008dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3714      	adds	r7, #20
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr

08008e0c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b084      	sub	sp, #16
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2202      	movs	r2, #2
 8008e1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	68ba      	ldr	r2, [r7, #8]
 8008e2a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	68ba      	ldr	r2, [r7, #8]
 8008e36:	2100      	movs	r1, #0
 8008e38:	68f8      	ldr	r0, [r7, #12]
 8008e3a:	f000 fcfe 	bl	800983a <USBD_LL_Transmit>

  return USBD_OK;
 8008e3e:	2300      	movs	r3, #0
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3710      	adds	r7, #16
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60f8      	str	r0, [r7, #12]
 8008e50:	60b9      	str	r1, [r7, #8]
 8008e52:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	68ba      	ldr	r2, [r7, #8]
 8008e58:	2100      	movs	r1, #0
 8008e5a:	68f8      	ldr	r0, [r7, #12]
 8008e5c:	f000 fced 	bl	800983a <USBD_LL_Transmit>

  return USBD_OK;
 8008e60:	2300      	movs	r3, #0
}
 8008e62:	4618      	mov	r0, r3
 8008e64:	3710      	adds	r7, #16
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}

08008e6a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008e6a:	b580      	push	{r7, lr}
 8008e6c:	b084      	sub	sp, #16
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	60f8      	str	r0, [r7, #12]
 8008e72:	60b9      	str	r1, [r7, #8]
 8008e74:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	2203      	movs	r2, #3
 8008e7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	68ba      	ldr	r2, [r7, #8]
 8008e8a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68ba      	ldr	r2, [r7, #8]
 8008e9a:	2100      	movs	r1, #0
 8008e9c:	68f8      	ldr	r0, [r7, #12]
 8008e9e:	f000 fced 	bl	800987c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ea2:	2300      	movs	r3, #0
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3710      	adds	r7, #16
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b084      	sub	sp, #16
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	68ba      	ldr	r2, [r7, #8]
 8008ebc:	2100      	movs	r1, #0
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	f000 fcdc 	bl	800987c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3710      	adds	r7, #16
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}

08008ece <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008ece:	b580      	push	{r7, lr}
 8008ed0:	b082      	sub	sp, #8
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2204      	movs	r2, #4
 8008eda:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008ede:	2300      	movs	r3, #0
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	2100      	movs	r1, #0
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f000 fca8 	bl	800983a <USBD_LL_Transmit>

  return USBD_OK;
 8008eea:	2300      	movs	r3, #0
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	3708      	adds	r7, #8
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2205      	movs	r2, #5
 8008f00:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f04:	2300      	movs	r3, #0
 8008f06:	2200      	movs	r2, #0
 8008f08:	2100      	movs	r1, #0
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 fcb6 	bl	800987c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f10:	2300      	movs	r3, #0
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3708      	adds	r7, #8
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}
	...

08008f1c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008f20:	2200      	movs	r2, #0
 8008f22:	4912      	ldr	r1, [pc, #72]	@ (8008f6c <MX_USB_DEVICE_Init+0x50>)
 8008f24:	4812      	ldr	r0, [pc, #72]	@ (8008f70 <MX_USB_DEVICE_Init+0x54>)
 8008f26:	f7fe fcdb 	bl	80078e0 <USBD_Init>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d001      	beq.n	8008f34 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008f30:	f7f8 f89a 	bl	8001068 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008f34:	490f      	ldr	r1, [pc, #60]	@ (8008f74 <MX_USB_DEVICE_Init+0x58>)
 8008f36:	480e      	ldr	r0, [pc, #56]	@ (8008f70 <MX_USB_DEVICE_Init+0x54>)
 8008f38:	f7fe fd02 	bl	8007940 <USBD_RegisterClass>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d001      	beq.n	8008f46 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008f42:	f7f8 f891 	bl	8001068 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008f46:	490c      	ldr	r1, [pc, #48]	@ (8008f78 <MX_USB_DEVICE_Init+0x5c>)
 8008f48:	4809      	ldr	r0, [pc, #36]	@ (8008f70 <MX_USB_DEVICE_Init+0x54>)
 8008f4a:	f7fe fbf9 	bl	8007740 <USBD_CDC_RegisterInterface>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d001      	beq.n	8008f58 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008f54:	f7f8 f888 	bl	8001068 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008f58:	4805      	ldr	r0, [pc, #20]	@ (8008f70 <MX_USB_DEVICE_Init+0x54>)
 8008f5a:	f7fe fd27 	bl	80079ac <USBD_Start>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d001      	beq.n	8008f68 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008f64:	f7f8 f880 	bl	8001068 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008f68:	bf00      	nop
 8008f6a:	bd80      	pop	{r7, pc}
 8008f6c:	200000ac 	.word	0x200000ac
 8008f70:	200003bc 	.word	0x200003bc
 8008f74:	20000018 	.word	0x20000018
 8008f78:	20000098 	.word	0x20000098

08008f7c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008f80:	2200      	movs	r2, #0
 8008f82:	4905      	ldr	r1, [pc, #20]	@ (8008f98 <CDC_Init_FS+0x1c>)
 8008f84:	4805      	ldr	r0, [pc, #20]	@ (8008f9c <CDC_Init_FS+0x20>)
 8008f86:	f7fe fbf5 	bl	8007774 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008f8a:	4905      	ldr	r1, [pc, #20]	@ (8008fa0 <CDC_Init_FS+0x24>)
 8008f8c:	4803      	ldr	r0, [pc, #12]	@ (8008f9c <CDC_Init_FS+0x20>)
 8008f8e:	f7fe fc13 	bl	80077b8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008f92:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	20000e98 	.word	0x20000e98
 8008f9c:	200003bc 	.word	0x200003bc
 8008fa0:	20000698 	.word	0x20000698

08008fa4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008fa8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr

08008fb4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b083      	sub	sp, #12
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	4603      	mov	r3, r0
 8008fbc:	6039      	str	r1, [r7, #0]
 8008fbe:	71fb      	strb	r3, [r7, #7]
 8008fc0:	4613      	mov	r3, r2
 8008fc2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008fc4:	79fb      	ldrb	r3, [r7, #7]
 8008fc6:	2b23      	cmp	r3, #35	@ 0x23
 8008fc8:	d84a      	bhi.n	8009060 <CDC_Control_FS+0xac>
 8008fca:	a201      	add	r2, pc, #4	@ (adr r2, 8008fd0 <CDC_Control_FS+0x1c>)
 8008fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fd0:	08009061 	.word	0x08009061
 8008fd4:	08009061 	.word	0x08009061
 8008fd8:	08009061 	.word	0x08009061
 8008fdc:	08009061 	.word	0x08009061
 8008fe0:	08009061 	.word	0x08009061
 8008fe4:	08009061 	.word	0x08009061
 8008fe8:	08009061 	.word	0x08009061
 8008fec:	08009061 	.word	0x08009061
 8008ff0:	08009061 	.word	0x08009061
 8008ff4:	08009061 	.word	0x08009061
 8008ff8:	08009061 	.word	0x08009061
 8008ffc:	08009061 	.word	0x08009061
 8009000:	08009061 	.word	0x08009061
 8009004:	08009061 	.word	0x08009061
 8009008:	08009061 	.word	0x08009061
 800900c:	08009061 	.word	0x08009061
 8009010:	08009061 	.word	0x08009061
 8009014:	08009061 	.word	0x08009061
 8009018:	08009061 	.word	0x08009061
 800901c:	08009061 	.word	0x08009061
 8009020:	08009061 	.word	0x08009061
 8009024:	08009061 	.word	0x08009061
 8009028:	08009061 	.word	0x08009061
 800902c:	08009061 	.word	0x08009061
 8009030:	08009061 	.word	0x08009061
 8009034:	08009061 	.word	0x08009061
 8009038:	08009061 	.word	0x08009061
 800903c:	08009061 	.word	0x08009061
 8009040:	08009061 	.word	0x08009061
 8009044:	08009061 	.word	0x08009061
 8009048:	08009061 	.word	0x08009061
 800904c:	08009061 	.word	0x08009061
 8009050:	08009061 	.word	0x08009061
 8009054:	08009061 	.word	0x08009061
 8009058:	08009061 	.word	0x08009061
 800905c:	08009061 	.word	0x08009061
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009060:	bf00      	nop
  }

  return (USBD_OK);
 8009062:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009064:	4618      	mov	r0, r3
 8009066:	370c      	adds	r7, #12
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr

08009070 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b082      	sub	sp, #8
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800907a:	6879      	ldr	r1, [r7, #4]
 800907c:	4805      	ldr	r0, [pc, #20]	@ (8009094 <CDC_Receive_FS+0x24>)
 800907e:	f7fe fb9b 	bl	80077b8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009082:	4804      	ldr	r0, [pc, #16]	@ (8009094 <CDC_Receive_FS+0x24>)
 8009084:	f7fe fbf6 	bl	8007874 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009088:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800908a:	4618      	mov	r0, r3
 800908c:	3708      	adds	r7, #8
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}
 8009092:	bf00      	nop
 8009094:	200003bc 	.word	0x200003bc

08009098 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	460b      	mov	r3, r1
 80090a2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80090a4:	2300      	movs	r3, #0
 80090a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80090a8:	4b0d      	ldr	r3, [pc, #52]	@ (80090e0 <CDC_Transmit_FS+0x48>)
 80090aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80090ae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d001      	beq.n	80090be <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80090ba:	2301      	movs	r3, #1
 80090bc:	e00b      	b.n	80090d6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80090be:	887b      	ldrh	r3, [r7, #2]
 80090c0:	461a      	mov	r2, r3
 80090c2:	6879      	ldr	r1, [r7, #4]
 80090c4:	4806      	ldr	r0, [pc, #24]	@ (80090e0 <CDC_Transmit_FS+0x48>)
 80090c6:	f7fe fb55 	bl	8007774 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80090ca:	4805      	ldr	r0, [pc, #20]	@ (80090e0 <CDC_Transmit_FS+0x48>)
 80090cc:	f7fe fb92 	bl	80077f4 <USBD_CDC_TransmitPacket>
 80090d0:	4603      	mov	r3, r0
 80090d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80090d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3710      	adds	r7, #16
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}
 80090de:	bf00      	nop
 80090e0:	200003bc 	.word	0x200003bc

080090e4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b087      	sub	sp, #28
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	4613      	mov	r3, r2
 80090f0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80090f2:	2300      	movs	r3, #0
 80090f4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80090f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	371c      	adds	r7, #28
 80090fe:	46bd      	mov	sp, r7
 8009100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009104:	4770      	bx	lr
	...

08009108 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009108:	b480      	push	{r7}
 800910a:	b083      	sub	sp, #12
 800910c:	af00      	add	r7, sp, #0
 800910e:	4603      	mov	r3, r0
 8009110:	6039      	str	r1, [r7, #0]
 8009112:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	2212      	movs	r2, #18
 8009118:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800911a:	4b03      	ldr	r3, [pc, #12]	@ (8009128 <USBD_FS_DeviceDescriptor+0x20>)
}
 800911c:	4618      	mov	r0, r3
 800911e:	370c      	adds	r7, #12
 8009120:	46bd      	mov	sp, r7
 8009122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009126:	4770      	bx	lr
 8009128:	200000c8 	.word	0x200000c8

0800912c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	4603      	mov	r3, r0
 8009134:	6039      	str	r1, [r7, #0]
 8009136:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	2204      	movs	r2, #4
 800913c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800913e:	4b03      	ldr	r3, [pc, #12]	@ (800914c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009140:	4618      	mov	r0, r3
 8009142:	370c      	adds	r7, #12
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr
 800914c:	200000dc 	.word	0x200000dc

08009150 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b082      	sub	sp, #8
 8009154:	af00      	add	r7, sp, #0
 8009156:	4603      	mov	r3, r0
 8009158:	6039      	str	r1, [r7, #0]
 800915a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800915c:	79fb      	ldrb	r3, [r7, #7]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d105      	bne.n	800916e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009162:	683a      	ldr	r2, [r7, #0]
 8009164:	4907      	ldr	r1, [pc, #28]	@ (8009184 <USBD_FS_ProductStrDescriptor+0x34>)
 8009166:	4808      	ldr	r0, [pc, #32]	@ (8009188 <USBD_FS_ProductStrDescriptor+0x38>)
 8009168:	f7ff fde4 	bl	8008d34 <USBD_GetString>
 800916c:	e004      	b.n	8009178 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800916e:	683a      	ldr	r2, [r7, #0]
 8009170:	4904      	ldr	r1, [pc, #16]	@ (8009184 <USBD_FS_ProductStrDescriptor+0x34>)
 8009172:	4805      	ldr	r0, [pc, #20]	@ (8009188 <USBD_FS_ProductStrDescriptor+0x38>)
 8009174:	f7ff fdde 	bl	8008d34 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009178:	4b02      	ldr	r3, [pc, #8]	@ (8009184 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800917a:	4618      	mov	r0, r3
 800917c:	3708      	adds	r7, #8
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
 8009182:	bf00      	nop
 8009184:	20001698 	.word	0x20001698
 8009188:	0800b058 	.word	0x0800b058

0800918c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b082      	sub	sp, #8
 8009190:	af00      	add	r7, sp, #0
 8009192:	4603      	mov	r3, r0
 8009194:	6039      	str	r1, [r7, #0]
 8009196:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009198:	683a      	ldr	r2, [r7, #0]
 800919a:	4904      	ldr	r1, [pc, #16]	@ (80091ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800919c:	4804      	ldr	r0, [pc, #16]	@ (80091b0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800919e:	f7ff fdc9 	bl	8008d34 <USBD_GetString>
  return USBD_StrDesc;
 80091a2:	4b02      	ldr	r3, [pc, #8]	@ (80091ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3708      	adds	r7, #8
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}
 80091ac:	20001698 	.word	0x20001698
 80091b0:	0800b070 	.word	0x0800b070

080091b4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b082      	sub	sp, #8
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	4603      	mov	r3, r0
 80091bc:	6039      	str	r1, [r7, #0]
 80091be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	221a      	movs	r2, #26
 80091c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80091c6:	f000 f843 	bl	8009250 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80091ca:	4b02      	ldr	r3, [pc, #8]	@ (80091d4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	3708      	adds	r7, #8
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}
 80091d4:	200000e0 	.word	0x200000e0

080091d8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	4603      	mov	r3, r0
 80091e0:	6039      	str	r1, [r7, #0]
 80091e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80091e4:	79fb      	ldrb	r3, [r7, #7]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d105      	bne.n	80091f6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80091ea:	683a      	ldr	r2, [r7, #0]
 80091ec:	4907      	ldr	r1, [pc, #28]	@ (800920c <USBD_FS_ConfigStrDescriptor+0x34>)
 80091ee:	4808      	ldr	r0, [pc, #32]	@ (8009210 <USBD_FS_ConfigStrDescriptor+0x38>)
 80091f0:	f7ff fda0 	bl	8008d34 <USBD_GetString>
 80091f4:	e004      	b.n	8009200 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80091f6:	683a      	ldr	r2, [r7, #0]
 80091f8:	4904      	ldr	r1, [pc, #16]	@ (800920c <USBD_FS_ConfigStrDescriptor+0x34>)
 80091fa:	4805      	ldr	r0, [pc, #20]	@ (8009210 <USBD_FS_ConfigStrDescriptor+0x38>)
 80091fc:	f7ff fd9a 	bl	8008d34 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009200:	4b02      	ldr	r3, [pc, #8]	@ (800920c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009202:	4618      	mov	r0, r3
 8009204:	3708      	adds	r7, #8
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}
 800920a:	bf00      	nop
 800920c:	20001698 	.word	0x20001698
 8009210:	0800b084 	.word	0x0800b084

08009214 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b082      	sub	sp, #8
 8009218:	af00      	add	r7, sp, #0
 800921a:	4603      	mov	r3, r0
 800921c:	6039      	str	r1, [r7, #0]
 800921e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009220:	79fb      	ldrb	r3, [r7, #7]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d105      	bne.n	8009232 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	4907      	ldr	r1, [pc, #28]	@ (8009248 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800922a:	4808      	ldr	r0, [pc, #32]	@ (800924c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800922c:	f7ff fd82 	bl	8008d34 <USBD_GetString>
 8009230:	e004      	b.n	800923c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009232:	683a      	ldr	r2, [r7, #0]
 8009234:	4904      	ldr	r1, [pc, #16]	@ (8009248 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009236:	4805      	ldr	r0, [pc, #20]	@ (800924c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009238:	f7ff fd7c 	bl	8008d34 <USBD_GetString>
  }
  return USBD_StrDesc;
 800923c:	4b02      	ldr	r3, [pc, #8]	@ (8009248 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800923e:	4618      	mov	r0, r3
 8009240:	3708      	adds	r7, #8
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	20001698 	.word	0x20001698
 800924c:	0800b090 	.word	0x0800b090

08009250 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009256:	4b0f      	ldr	r3, [pc, #60]	@ (8009294 <Get_SerialNum+0x44>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800925c:	4b0e      	ldr	r3, [pc, #56]	@ (8009298 <Get_SerialNum+0x48>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009262:	4b0e      	ldr	r3, [pc, #56]	@ (800929c <Get_SerialNum+0x4c>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009268:	68fa      	ldr	r2, [r7, #12]
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	4413      	add	r3, r2
 800926e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d009      	beq.n	800928a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009276:	2208      	movs	r2, #8
 8009278:	4909      	ldr	r1, [pc, #36]	@ (80092a0 <Get_SerialNum+0x50>)
 800927a:	68f8      	ldr	r0, [r7, #12]
 800927c:	f000 f814 	bl	80092a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009280:	2204      	movs	r2, #4
 8009282:	4908      	ldr	r1, [pc, #32]	@ (80092a4 <Get_SerialNum+0x54>)
 8009284:	68b8      	ldr	r0, [r7, #8]
 8009286:	f000 f80f 	bl	80092a8 <IntToUnicode>
  }
}
 800928a:	bf00      	nop
 800928c:	3710      	adds	r7, #16
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}
 8009292:	bf00      	nop
 8009294:	1fff7a10 	.word	0x1fff7a10
 8009298:	1fff7a14 	.word	0x1fff7a14
 800929c:	1fff7a18 	.word	0x1fff7a18
 80092a0:	200000e2 	.word	0x200000e2
 80092a4:	200000f2 	.word	0x200000f2

080092a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b087      	sub	sp, #28
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	60f8      	str	r0, [r7, #12]
 80092b0:	60b9      	str	r1, [r7, #8]
 80092b2:	4613      	mov	r3, r2
 80092b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80092b6:	2300      	movs	r3, #0
 80092b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80092ba:	2300      	movs	r3, #0
 80092bc:	75fb      	strb	r3, [r7, #23]
 80092be:	e027      	b.n	8009310 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	0f1b      	lsrs	r3, r3, #28
 80092c4:	2b09      	cmp	r3, #9
 80092c6:	d80b      	bhi.n	80092e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	0f1b      	lsrs	r3, r3, #28
 80092cc:	b2da      	uxtb	r2, r3
 80092ce:	7dfb      	ldrb	r3, [r7, #23]
 80092d0:	005b      	lsls	r3, r3, #1
 80092d2:	4619      	mov	r1, r3
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	440b      	add	r3, r1
 80092d8:	3230      	adds	r2, #48	@ 0x30
 80092da:	b2d2      	uxtb	r2, r2
 80092dc:	701a      	strb	r2, [r3, #0]
 80092de:	e00a      	b.n	80092f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	0f1b      	lsrs	r3, r3, #28
 80092e4:	b2da      	uxtb	r2, r3
 80092e6:	7dfb      	ldrb	r3, [r7, #23]
 80092e8:	005b      	lsls	r3, r3, #1
 80092ea:	4619      	mov	r1, r3
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	440b      	add	r3, r1
 80092f0:	3237      	adds	r2, #55	@ 0x37
 80092f2:	b2d2      	uxtb	r2, r2
 80092f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	011b      	lsls	r3, r3, #4
 80092fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80092fc:	7dfb      	ldrb	r3, [r7, #23]
 80092fe:	005b      	lsls	r3, r3, #1
 8009300:	3301      	adds	r3, #1
 8009302:	68ba      	ldr	r2, [r7, #8]
 8009304:	4413      	add	r3, r2
 8009306:	2200      	movs	r2, #0
 8009308:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800930a:	7dfb      	ldrb	r3, [r7, #23]
 800930c:	3301      	adds	r3, #1
 800930e:	75fb      	strb	r3, [r7, #23]
 8009310:	7dfa      	ldrb	r2, [r7, #23]
 8009312:	79fb      	ldrb	r3, [r7, #7]
 8009314:	429a      	cmp	r2, r3
 8009316:	d3d3      	bcc.n	80092c0 <IntToUnicode+0x18>
  }
}
 8009318:	bf00      	nop
 800931a:	bf00      	nop
 800931c:	371c      	adds	r7, #28
 800931e:	46bd      	mov	sp, r7
 8009320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009324:	4770      	bx	lr
	...

08009328 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b08a      	sub	sp, #40	@ 0x28
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009330:	f107 0314 	add.w	r3, r7, #20
 8009334:	2200      	movs	r2, #0
 8009336:	601a      	str	r2, [r3, #0]
 8009338:	605a      	str	r2, [r3, #4]
 800933a:	609a      	str	r2, [r3, #8]
 800933c:	60da      	str	r2, [r3, #12]
 800933e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009348:	d147      	bne.n	80093da <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800934a:	2300      	movs	r3, #0
 800934c:	613b      	str	r3, [r7, #16]
 800934e:	4b25      	ldr	r3, [pc, #148]	@ (80093e4 <HAL_PCD_MspInit+0xbc>)
 8009350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009352:	4a24      	ldr	r2, [pc, #144]	@ (80093e4 <HAL_PCD_MspInit+0xbc>)
 8009354:	f043 0301 	orr.w	r3, r3, #1
 8009358:	6313      	str	r3, [r2, #48]	@ 0x30
 800935a:	4b22      	ldr	r3, [pc, #136]	@ (80093e4 <HAL_PCD_MspInit+0xbc>)
 800935c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800935e:	f003 0301 	and.w	r3, r3, #1
 8009362:	613b      	str	r3, [r7, #16]
 8009364:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009366:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800936a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800936c:	2300      	movs	r3, #0
 800936e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009370:	2300      	movs	r3, #0
 8009372:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009374:	f107 0314 	add.w	r3, r7, #20
 8009378:	4619      	mov	r1, r3
 800937a:	481b      	ldr	r0, [pc, #108]	@ (80093e8 <HAL_PCD_MspInit+0xc0>)
 800937c:	f7f8 fb1a 	bl	80019b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009380:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009384:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009386:	2302      	movs	r3, #2
 8009388:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800938a:	2300      	movs	r3, #0
 800938c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800938e:	2300      	movs	r3, #0
 8009390:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009392:	230a      	movs	r3, #10
 8009394:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009396:	f107 0314 	add.w	r3, r7, #20
 800939a:	4619      	mov	r1, r3
 800939c:	4812      	ldr	r0, [pc, #72]	@ (80093e8 <HAL_PCD_MspInit+0xc0>)
 800939e:	f7f8 fb09 	bl	80019b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80093a2:	4b10      	ldr	r3, [pc, #64]	@ (80093e4 <HAL_PCD_MspInit+0xbc>)
 80093a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093a6:	4a0f      	ldr	r2, [pc, #60]	@ (80093e4 <HAL_PCD_MspInit+0xbc>)
 80093a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093ac:	6353      	str	r3, [r2, #52]	@ 0x34
 80093ae:	2300      	movs	r3, #0
 80093b0:	60fb      	str	r3, [r7, #12]
 80093b2:	4b0c      	ldr	r3, [pc, #48]	@ (80093e4 <HAL_PCD_MspInit+0xbc>)
 80093b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093b6:	4a0b      	ldr	r2, [pc, #44]	@ (80093e4 <HAL_PCD_MspInit+0xbc>)
 80093b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80093bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80093be:	4b09      	ldr	r3, [pc, #36]	@ (80093e4 <HAL_PCD_MspInit+0xbc>)
 80093c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80093c6:	60fb      	str	r3, [r7, #12]
 80093c8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80093ca:	2200      	movs	r2, #0
 80093cc:	2100      	movs	r1, #0
 80093ce:	2043      	movs	r0, #67	@ 0x43
 80093d0:	f7f8 fa27 	bl	8001822 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80093d4:	2043      	movs	r0, #67	@ 0x43
 80093d6:	f7f8 fa40 	bl	800185a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80093da:	bf00      	nop
 80093dc:	3728      	adds	r7, #40	@ 0x28
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
 80093e2:	bf00      	nop
 80093e4:	40023800 	.word	0x40023800
 80093e8:	40020000 	.word	0x40020000

080093ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b082      	sub	sp, #8
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009400:	4619      	mov	r1, r3
 8009402:	4610      	mov	r0, r2
 8009404:	f7fe fb1f 	bl	8007a46 <USBD_LL_SetupStage>
}
 8009408:	bf00      	nop
 800940a:	3708      	adds	r7, #8
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b082      	sub	sp, #8
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	460b      	mov	r3, r1
 800941a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009422:	78fa      	ldrb	r2, [r7, #3]
 8009424:	6879      	ldr	r1, [r7, #4]
 8009426:	4613      	mov	r3, r2
 8009428:	00db      	lsls	r3, r3, #3
 800942a:	4413      	add	r3, r2
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	440b      	add	r3, r1
 8009430:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	78fb      	ldrb	r3, [r7, #3]
 8009438:	4619      	mov	r1, r3
 800943a:	f7fe fb59 	bl	8007af0 <USBD_LL_DataOutStage>
}
 800943e:	bf00      	nop
 8009440:	3708      	adds	r7, #8
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}

08009446 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009446:	b580      	push	{r7, lr}
 8009448:	b082      	sub	sp, #8
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
 800944e:	460b      	mov	r3, r1
 8009450:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009458:	78fa      	ldrb	r2, [r7, #3]
 800945a:	6879      	ldr	r1, [r7, #4]
 800945c:	4613      	mov	r3, r2
 800945e:	00db      	lsls	r3, r3, #3
 8009460:	4413      	add	r3, r2
 8009462:	009b      	lsls	r3, r3, #2
 8009464:	440b      	add	r3, r1
 8009466:	3320      	adds	r3, #32
 8009468:	681a      	ldr	r2, [r3, #0]
 800946a:	78fb      	ldrb	r3, [r7, #3]
 800946c:	4619      	mov	r1, r3
 800946e:	f7fe fbfb 	bl	8007c68 <USBD_LL_DataInStage>
}
 8009472:	bf00      	nop
 8009474:	3708      	adds	r7, #8
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}

0800947a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b082      	sub	sp, #8
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009488:	4618      	mov	r0, r3
 800948a:	f7fe fd3f 	bl	8007f0c <USBD_LL_SOF>
}
 800948e:	bf00      	nop
 8009490:	3708      	adds	r7, #8
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}

08009496 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009496:	b580      	push	{r7, lr}
 8009498:	b084      	sub	sp, #16
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800949e:	2301      	movs	r3, #1
 80094a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	79db      	ldrb	r3, [r3, #7]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d102      	bne.n	80094b0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80094aa:	2300      	movs	r3, #0
 80094ac:	73fb      	strb	r3, [r7, #15]
 80094ae:	e008      	b.n	80094c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	79db      	ldrb	r3, [r3, #7]
 80094b4:	2b02      	cmp	r3, #2
 80094b6:	d102      	bne.n	80094be <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80094b8:	2301      	movs	r3, #1
 80094ba:	73fb      	strb	r3, [r7, #15]
 80094bc:	e001      	b.n	80094c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80094be:	f7f7 fdd3 	bl	8001068 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094c8:	7bfa      	ldrb	r2, [r7, #15]
 80094ca:	4611      	mov	r1, r2
 80094cc:	4618      	mov	r0, r3
 80094ce:	f7fe fcd9 	bl	8007e84 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094d8:	4618      	mov	r0, r3
 80094da:	f7fe fc80 	bl	8007dde <USBD_LL_Reset>
}
 80094de:	bf00      	nop
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
	...

080094e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b082      	sub	sp, #8
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7fe fcd4 	bl	8007ea4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	687a      	ldr	r2, [r7, #4]
 8009508:	6812      	ldr	r2, [r2, #0]
 800950a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800950e:	f043 0301 	orr.w	r3, r3, #1
 8009512:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	7adb      	ldrb	r3, [r3, #11]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d005      	beq.n	8009528 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800951c:	4b04      	ldr	r3, [pc, #16]	@ (8009530 <HAL_PCD_SuspendCallback+0x48>)
 800951e:	691b      	ldr	r3, [r3, #16]
 8009520:	4a03      	ldr	r2, [pc, #12]	@ (8009530 <HAL_PCD_SuspendCallback+0x48>)
 8009522:	f043 0306 	orr.w	r3, r3, #6
 8009526:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009528:	bf00      	nop
 800952a:	3708      	adds	r7, #8
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}
 8009530:	e000ed00 	.word	0xe000ed00

08009534 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b082      	sub	sp, #8
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009542:	4618      	mov	r0, r3
 8009544:	f7fe fcca 	bl	8007edc <USBD_LL_Resume>
}
 8009548:	bf00      	nop
 800954a:	3708      	adds	r7, #8
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}

08009550 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b082      	sub	sp, #8
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	460b      	mov	r3, r1
 800955a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009562:	78fa      	ldrb	r2, [r7, #3]
 8009564:	4611      	mov	r1, r2
 8009566:	4618      	mov	r0, r3
 8009568:	f7fe fd22 	bl	8007fb0 <USBD_LL_IsoOUTIncomplete>
}
 800956c:	bf00      	nop
 800956e:	3708      	adds	r7, #8
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}

08009574 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b082      	sub	sp, #8
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	460b      	mov	r3, r1
 800957e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009586:	78fa      	ldrb	r2, [r7, #3]
 8009588:	4611      	mov	r1, r2
 800958a:	4618      	mov	r0, r3
 800958c:	f7fe fcde 	bl	8007f4c <USBD_LL_IsoINIncomplete>
}
 8009590:	bf00      	nop
 8009592:	3708      	adds	r7, #8
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80095a6:	4618      	mov	r0, r3
 80095a8:	f7fe fd34 	bl	8008014 <USBD_LL_DevConnected>
}
 80095ac:	bf00      	nop
 80095ae:	3708      	adds	r7, #8
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}

080095b4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80095c2:	4618      	mov	r0, r3
 80095c4:	f7fe fd31 	bl	800802a <USBD_LL_DevDisconnected>
}
 80095c8:	bf00      	nop
 80095ca:	3708      	adds	r7, #8
 80095cc:	46bd      	mov	sp, r7
 80095ce:	bd80      	pop	{r7, pc}

080095d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b082      	sub	sp, #8
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	781b      	ldrb	r3, [r3, #0]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d13c      	bne.n	800965a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80095e0:	4a20      	ldr	r2, [pc, #128]	@ (8009664 <USBD_LL_Init+0x94>)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	4a1e      	ldr	r2, [pc, #120]	@ (8009664 <USBD_LL_Init+0x94>)
 80095ec:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80095f0:	4b1c      	ldr	r3, [pc, #112]	@ (8009664 <USBD_LL_Init+0x94>)
 80095f2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80095f6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80095f8:	4b1a      	ldr	r3, [pc, #104]	@ (8009664 <USBD_LL_Init+0x94>)
 80095fa:	2204      	movs	r2, #4
 80095fc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80095fe:	4b19      	ldr	r3, [pc, #100]	@ (8009664 <USBD_LL_Init+0x94>)
 8009600:	2202      	movs	r2, #2
 8009602:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009604:	4b17      	ldr	r3, [pc, #92]	@ (8009664 <USBD_LL_Init+0x94>)
 8009606:	2200      	movs	r2, #0
 8009608:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800960a:	4b16      	ldr	r3, [pc, #88]	@ (8009664 <USBD_LL_Init+0x94>)
 800960c:	2202      	movs	r2, #2
 800960e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009610:	4b14      	ldr	r3, [pc, #80]	@ (8009664 <USBD_LL_Init+0x94>)
 8009612:	2200      	movs	r2, #0
 8009614:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009616:	4b13      	ldr	r3, [pc, #76]	@ (8009664 <USBD_LL_Init+0x94>)
 8009618:	2200      	movs	r2, #0
 800961a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800961c:	4b11      	ldr	r3, [pc, #68]	@ (8009664 <USBD_LL_Init+0x94>)
 800961e:	2200      	movs	r2, #0
 8009620:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8009622:	4b10      	ldr	r3, [pc, #64]	@ (8009664 <USBD_LL_Init+0x94>)
 8009624:	2201      	movs	r2, #1
 8009626:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009628:	4b0e      	ldr	r3, [pc, #56]	@ (8009664 <USBD_LL_Init+0x94>)
 800962a:	2200      	movs	r2, #0
 800962c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800962e:	480d      	ldr	r0, [pc, #52]	@ (8009664 <USBD_LL_Init+0x94>)
 8009630:	f7f9 f816 	bl	8002660 <HAL_PCD_Init>
 8009634:	4603      	mov	r3, r0
 8009636:	2b00      	cmp	r3, #0
 8009638:	d001      	beq.n	800963e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800963a:	f7f7 fd15 	bl	8001068 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800963e:	2180      	movs	r1, #128	@ 0x80
 8009640:	4808      	ldr	r0, [pc, #32]	@ (8009664 <USBD_LL_Init+0x94>)
 8009642:	f7fa fa42 	bl	8003aca <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009646:	2240      	movs	r2, #64	@ 0x40
 8009648:	2100      	movs	r1, #0
 800964a:	4806      	ldr	r0, [pc, #24]	@ (8009664 <USBD_LL_Init+0x94>)
 800964c:	f7fa f9f6 	bl	8003a3c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009650:	2280      	movs	r2, #128	@ 0x80
 8009652:	2101      	movs	r1, #1
 8009654:	4803      	ldr	r0, [pc, #12]	@ (8009664 <USBD_LL_Init+0x94>)
 8009656:	f7fa f9f1 	bl	8003a3c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800965a:	2300      	movs	r3, #0
}
 800965c:	4618      	mov	r0, r3
 800965e:	3708      	adds	r7, #8
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}
 8009664:	20001898 	.word	0x20001898

08009668 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b084      	sub	sp, #16
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009670:	2300      	movs	r3, #0
 8009672:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009674:	2300      	movs	r3, #0
 8009676:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800967e:	4618      	mov	r0, r3
 8009680:	f7f9 f8fd 	bl	800287e <HAL_PCD_Start>
 8009684:	4603      	mov	r3, r0
 8009686:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009688:	7bfb      	ldrb	r3, [r7, #15]
 800968a:	4618      	mov	r0, r3
 800968c:	f000 f942 	bl	8009914 <USBD_Get_USB_Status>
 8009690:	4603      	mov	r3, r0
 8009692:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009694:	7bbb      	ldrb	r3, [r7, #14]
}
 8009696:	4618      	mov	r0, r3
 8009698:	3710      	adds	r7, #16
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}

0800969e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800969e:	b580      	push	{r7, lr}
 80096a0:	b084      	sub	sp, #16
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	6078      	str	r0, [r7, #4]
 80096a6:	4608      	mov	r0, r1
 80096a8:	4611      	mov	r1, r2
 80096aa:	461a      	mov	r2, r3
 80096ac:	4603      	mov	r3, r0
 80096ae:	70fb      	strb	r3, [r7, #3]
 80096b0:	460b      	mov	r3, r1
 80096b2:	70bb      	strb	r3, [r7, #2]
 80096b4:	4613      	mov	r3, r2
 80096b6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096b8:	2300      	movs	r3, #0
 80096ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096bc:	2300      	movs	r3, #0
 80096be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80096c6:	78bb      	ldrb	r3, [r7, #2]
 80096c8:	883a      	ldrh	r2, [r7, #0]
 80096ca:	78f9      	ldrb	r1, [r7, #3]
 80096cc:	f7f9 fdd1 	bl	8003272 <HAL_PCD_EP_Open>
 80096d0:	4603      	mov	r3, r0
 80096d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096d4:	7bfb      	ldrb	r3, [r7, #15]
 80096d6:	4618      	mov	r0, r3
 80096d8:	f000 f91c 	bl	8009914 <USBD_Get_USB_Status>
 80096dc:	4603      	mov	r3, r0
 80096de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3710      	adds	r7, #16
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}

080096ea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096ea:	b580      	push	{r7, lr}
 80096ec:	b084      	sub	sp, #16
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
 80096f2:	460b      	mov	r3, r1
 80096f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096f6:	2300      	movs	r3, #0
 80096f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096fa:	2300      	movs	r3, #0
 80096fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009704:	78fa      	ldrb	r2, [r7, #3]
 8009706:	4611      	mov	r1, r2
 8009708:	4618      	mov	r0, r3
 800970a:	f7f9 fe1c 	bl	8003346 <HAL_PCD_EP_Close>
 800970e:	4603      	mov	r3, r0
 8009710:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009712:	7bfb      	ldrb	r3, [r7, #15]
 8009714:	4618      	mov	r0, r3
 8009716:	f000 f8fd 	bl	8009914 <USBD_Get_USB_Status>
 800971a:	4603      	mov	r3, r0
 800971c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800971e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009720:	4618      	mov	r0, r3
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b084      	sub	sp, #16
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	460b      	mov	r3, r1
 8009732:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009734:	2300      	movs	r3, #0
 8009736:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009738:	2300      	movs	r3, #0
 800973a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009742:	78fa      	ldrb	r2, [r7, #3]
 8009744:	4611      	mov	r1, r2
 8009746:	4618      	mov	r0, r3
 8009748:	f7f9 fed4 	bl	80034f4 <HAL_PCD_EP_SetStall>
 800974c:	4603      	mov	r3, r0
 800974e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009750:	7bfb      	ldrb	r3, [r7, #15]
 8009752:	4618      	mov	r0, r3
 8009754:	f000 f8de 	bl	8009914 <USBD_Get_USB_Status>
 8009758:	4603      	mov	r3, r0
 800975a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800975c:	7bbb      	ldrb	r3, [r7, #14]
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b084      	sub	sp, #16
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
 800976e:	460b      	mov	r3, r1
 8009770:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009772:	2300      	movs	r3, #0
 8009774:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009776:	2300      	movs	r3, #0
 8009778:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009780:	78fa      	ldrb	r2, [r7, #3]
 8009782:	4611      	mov	r1, r2
 8009784:	4618      	mov	r0, r3
 8009786:	f7f9 ff18 	bl	80035ba <HAL_PCD_EP_ClrStall>
 800978a:	4603      	mov	r3, r0
 800978c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800978e:	7bfb      	ldrb	r3, [r7, #15]
 8009790:	4618      	mov	r0, r3
 8009792:	f000 f8bf 	bl	8009914 <USBD_Get_USB_Status>
 8009796:	4603      	mov	r3, r0
 8009798:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800979a:	7bbb      	ldrb	r3, [r7, #14]
}
 800979c:	4618      	mov	r0, r3
 800979e:	3710      	adds	r7, #16
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}

080097a4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b085      	sub	sp, #20
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
 80097ac:	460b      	mov	r3, r1
 80097ae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097b6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80097b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	da0b      	bge.n	80097d8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80097c0:	78fb      	ldrb	r3, [r7, #3]
 80097c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097c6:	68f9      	ldr	r1, [r7, #12]
 80097c8:	4613      	mov	r3, r2
 80097ca:	00db      	lsls	r3, r3, #3
 80097cc:	4413      	add	r3, r2
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	440b      	add	r3, r1
 80097d2:	3316      	adds	r3, #22
 80097d4:	781b      	ldrb	r3, [r3, #0]
 80097d6:	e00b      	b.n	80097f0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80097d8:	78fb      	ldrb	r3, [r7, #3]
 80097da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097de:	68f9      	ldr	r1, [r7, #12]
 80097e0:	4613      	mov	r3, r2
 80097e2:	00db      	lsls	r3, r3, #3
 80097e4:	4413      	add	r3, r2
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	440b      	add	r3, r1
 80097ea:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80097ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3714      	adds	r7, #20
 80097f4:	46bd      	mov	sp, r7
 80097f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fa:	4770      	bx	lr

080097fc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b084      	sub	sp, #16
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	460b      	mov	r3, r1
 8009806:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009808:	2300      	movs	r3, #0
 800980a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800980c:	2300      	movs	r3, #0
 800980e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009816:	78fa      	ldrb	r2, [r7, #3]
 8009818:	4611      	mov	r1, r2
 800981a:	4618      	mov	r0, r3
 800981c:	f7f9 fd05 	bl	800322a <HAL_PCD_SetAddress>
 8009820:	4603      	mov	r3, r0
 8009822:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009824:	7bfb      	ldrb	r3, [r7, #15]
 8009826:	4618      	mov	r0, r3
 8009828:	f000 f874 	bl	8009914 <USBD_Get_USB_Status>
 800982c:	4603      	mov	r3, r0
 800982e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009830:	7bbb      	ldrb	r3, [r7, #14]
}
 8009832:	4618      	mov	r0, r3
 8009834:	3710      	adds	r7, #16
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}

0800983a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800983a:	b580      	push	{r7, lr}
 800983c:	b086      	sub	sp, #24
 800983e:	af00      	add	r7, sp, #0
 8009840:	60f8      	str	r0, [r7, #12]
 8009842:	607a      	str	r2, [r7, #4]
 8009844:	603b      	str	r3, [r7, #0]
 8009846:	460b      	mov	r3, r1
 8009848:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800984a:	2300      	movs	r3, #0
 800984c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800984e:	2300      	movs	r3, #0
 8009850:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009858:	7af9      	ldrb	r1, [r7, #11]
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	687a      	ldr	r2, [r7, #4]
 800985e:	f7f9 fe0f 	bl	8003480 <HAL_PCD_EP_Transmit>
 8009862:	4603      	mov	r3, r0
 8009864:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009866:	7dfb      	ldrb	r3, [r7, #23]
 8009868:	4618      	mov	r0, r3
 800986a:	f000 f853 	bl	8009914 <USBD_Get_USB_Status>
 800986e:	4603      	mov	r3, r0
 8009870:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009872:	7dbb      	ldrb	r3, [r7, #22]
}
 8009874:	4618      	mov	r0, r3
 8009876:	3718      	adds	r7, #24
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b086      	sub	sp, #24
 8009880:	af00      	add	r7, sp, #0
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	607a      	str	r2, [r7, #4]
 8009886:	603b      	str	r3, [r7, #0]
 8009888:	460b      	mov	r3, r1
 800988a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800988c:	2300      	movs	r3, #0
 800988e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009890:	2300      	movs	r3, #0
 8009892:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800989a:	7af9      	ldrb	r1, [r7, #11]
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	f7f9 fd9b 	bl	80033da <HAL_PCD_EP_Receive>
 80098a4:	4603      	mov	r3, r0
 80098a6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098a8:	7dfb      	ldrb	r3, [r7, #23]
 80098aa:	4618      	mov	r0, r3
 80098ac:	f000 f832 	bl	8009914 <USBD_Get_USB_Status>
 80098b0:	4603      	mov	r3, r0
 80098b2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80098b4:	7dbb      	ldrb	r3, [r7, #22]
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3718      	adds	r7, #24
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}

080098be <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098be:	b580      	push	{r7, lr}
 80098c0:	b082      	sub	sp, #8
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
 80098c6:	460b      	mov	r3, r1
 80098c8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80098d0:	78fa      	ldrb	r2, [r7, #3]
 80098d2:	4611      	mov	r1, r2
 80098d4:	4618      	mov	r0, r3
 80098d6:	f7f9 fdbb 	bl	8003450 <HAL_PCD_EP_GetRxCount>
 80098da:	4603      	mov	r3, r0
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3708      	adds	r7, #8
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b083      	sub	sp, #12
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80098ec:	4b03      	ldr	r3, [pc, #12]	@ (80098fc <USBD_static_malloc+0x18>)
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	370c      	adds	r7, #12
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr
 80098fa:	bf00      	nop
 80098fc:	20001d7c 	.word	0x20001d7c

08009900 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009900:	b480      	push	{r7}
 8009902:	b083      	sub	sp, #12
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]

}
 8009908:	bf00      	nop
 800990a:	370c      	adds	r7, #12
 800990c:	46bd      	mov	sp, r7
 800990e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009912:	4770      	bx	lr

08009914 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009914:	b480      	push	{r7}
 8009916:	b085      	sub	sp, #20
 8009918:	af00      	add	r7, sp, #0
 800991a:	4603      	mov	r3, r0
 800991c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800991e:	2300      	movs	r3, #0
 8009920:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009922:	79fb      	ldrb	r3, [r7, #7]
 8009924:	2b03      	cmp	r3, #3
 8009926:	d817      	bhi.n	8009958 <USBD_Get_USB_Status+0x44>
 8009928:	a201      	add	r2, pc, #4	@ (adr r2, 8009930 <USBD_Get_USB_Status+0x1c>)
 800992a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800992e:	bf00      	nop
 8009930:	08009941 	.word	0x08009941
 8009934:	08009947 	.word	0x08009947
 8009938:	0800994d 	.word	0x0800994d
 800993c:	08009953 	.word	0x08009953
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009940:	2300      	movs	r3, #0
 8009942:	73fb      	strb	r3, [r7, #15]
    break;
 8009944:	e00b      	b.n	800995e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009946:	2303      	movs	r3, #3
 8009948:	73fb      	strb	r3, [r7, #15]
    break;
 800994a:	e008      	b.n	800995e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800994c:	2301      	movs	r3, #1
 800994e:	73fb      	strb	r3, [r7, #15]
    break;
 8009950:	e005      	b.n	800995e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009952:	2303      	movs	r3, #3
 8009954:	73fb      	strb	r3, [r7, #15]
    break;
 8009956:	e002      	b.n	800995e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009958:	2303      	movs	r3, #3
 800995a:	73fb      	strb	r3, [r7, #15]
    break;
 800995c:	bf00      	nop
  }
  return usb_status;
 800995e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009960:	4618      	mov	r0, r3
 8009962:	3714      	adds	r7, #20
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr

0800996c <atoi>:
 800996c:	220a      	movs	r2, #10
 800996e:	2100      	movs	r1, #0
 8009970:	f000 b87a 	b.w	8009a68 <strtol>

08009974 <_strtol_l.constprop.0>:
 8009974:	2b24      	cmp	r3, #36	@ 0x24
 8009976:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800997a:	4686      	mov	lr, r0
 800997c:	4690      	mov	r8, r2
 800997e:	d801      	bhi.n	8009984 <_strtol_l.constprop.0+0x10>
 8009980:	2b01      	cmp	r3, #1
 8009982:	d106      	bne.n	8009992 <_strtol_l.constprop.0+0x1e>
 8009984:	f000 fa5e 	bl	8009e44 <__errno>
 8009988:	2316      	movs	r3, #22
 800998a:	6003      	str	r3, [r0, #0]
 800998c:	2000      	movs	r0, #0
 800998e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009992:	4834      	ldr	r0, [pc, #208]	@ (8009a64 <_strtol_l.constprop.0+0xf0>)
 8009994:	460d      	mov	r5, r1
 8009996:	462a      	mov	r2, r5
 8009998:	f815 4b01 	ldrb.w	r4, [r5], #1
 800999c:	5d06      	ldrb	r6, [r0, r4]
 800999e:	f016 0608 	ands.w	r6, r6, #8
 80099a2:	d1f8      	bne.n	8009996 <_strtol_l.constprop.0+0x22>
 80099a4:	2c2d      	cmp	r4, #45	@ 0x2d
 80099a6:	d12d      	bne.n	8009a04 <_strtol_l.constprop.0+0x90>
 80099a8:	782c      	ldrb	r4, [r5, #0]
 80099aa:	2601      	movs	r6, #1
 80099ac:	1c95      	adds	r5, r2, #2
 80099ae:	f033 0210 	bics.w	r2, r3, #16
 80099b2:	d109      	bne.n	80099c8 <_strtol_l.constprop.0+0x54>
 80099b4:	2c30      	cmp	r4, #48	@ 0x30
 80099b6:	d12a      	bne.n	8009a0e <_strtol_l.constprop.0+0x9a>
 80099b8:	782a      	ldrb	r2, [r5, #0]
 80099ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80099be:	2a58      	cmp	r2, #88	@ 0x58
 80099c0:	d125      	bne.n	8009a0e <_strtol_l.constprop.0+0x9a>
 80099c2:	786c      	ldrb	r4, [r5, #1]
 80099c4:	2310      	movs	r3, #16
 80099c6:	3502      	adds	r5, #2
 80099c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80099cc:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80099d0:	2200      	movs	r2, #0
 80099d2:	fbbc f9f3 	udiv	r9, ip, r3
 80099d6:	4610      	mov	r0, r2
 80099d8:	fb03 ca19 	mls	sl, r3, r9, ip
 80099dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80099e0:	2f09      	cmp	r7, #9
 80099e2:	d81b      	bhi.n	8009a1c <_strtol_l.constprop.0+0xa8>
 80099e4:	463c      	mov	r4, r7
 80099e6:	42a3      	cmp	r3, r4
 80099e8:	dd27      	ble.n	8009a3a <_strtol_l.constprop.0+0xc6>
 80099ea:	1c57      	adds	r7, r2, #1
 80099ec:	d007      	beq.n	80099fe <_strtol_l.constprop.0+0x8a>
 80099ee:	4581      	cmp	r9, r0
 80099f0:	d320      	bcc.n	8009a34 <_strtol_l.constprop.0+0xc0>
 80099f2:	d101      	bne.n	80099f8 <_strtol_l.constprop.0+0x84>
 80099f4:	45a2      	cmp	sl, r4
 80099f6:	db1d      	blt.n	8009a34 <_strtol_l.constprop.0+0xc0>
 80099f8:	fb00 4003 	mla	r0, r0, r3, r4
 80099fc:	2201      	movs	r2, #1
 80099fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a02:	e7eb      	b.n	80099dc <_strtol_l.constprop.0+0x68>
 8009a04:	2c2b      	cmp	r4, #43	@ 0x2b
 8009a06:	bf04      	itt	eq
 8009a08:	782c      	ldrbeq	r4, [r5, #0]
 8009a0a:	1c95      	addeq	r5, r2, #2
 8009a0c:	e7cf      	b.n	80099ae <_strtol_l.constprop.0+0x3a>
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1da      	bne.n	80099c8 <_strtol_l.constprop.0+0x54>
 8009a12:	2c30      	cmp	r4, #48	@ 0x30
 8009a14:	bf0c      	ite	eq
 8009a16:	2308      	moveq	r3, #8
 8009a18:	230a      	movne	r3, #10
 8009a1a:	e7d5      	b.n	80099c8 <_strtol_l.constprop.0+0x54>
 8009a1c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009a20:	2f19      	cmp	r7, #25
 8009a22:	d801      	bhi.n	8009a28 <_strtol_l.constprop.0+0xb4>
 8009a24:	3c37      	subs	r4, #55	@ 0x37
 8009a26:	e7de      	b.n	80099e6 <_strtol_l.constprop.0+0x72>
 8009a28:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009a2c:	2f19      	cmp	r7, #25
 8009a2e:	d804      	bhi.n	8009a3a <_strtol_l.constprop.0+0xc6>
 8009a30:	3c57      	subs	r4, #87	@ 0x57
 8009a32:	e7d8      	b.n	80099e6 <_strtol_l.constprop.0+0x72>
 8009a34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a38:	e7e1      	b.n	80099fe <_strtol_l.constprop.0+0x8a>
 8009a3a:	1c53      	adds	r3, r2, #1
 8009a3c:	d108      	bne.n	8009a50 <_strtol_l.constprop.0+0xdc>
 8009a3e:	2322      	movs	r3, #34	@ 0x22
 8009a40:	f8ce 3000 	str.w	r3, [lr]
 8009a44:	4660      	mov	r0, ip
 8009a46:	f1b8 0f00 	cmp.w	r8, #0
 8009a4a:	d0a0      	beq.n	800998e <_strtol_l.constprop.0+0x1a>
 8009a4c:	1e69      	subs	r1, r5, #1
 8009a4e:	e006      	b.n	8009a5e <_strtol_l.constprop.0+0xea>
 8009a50:	b106      	cbz	r6, 8009a54 <_strtol_l.constprop.0+0xe0>
 8009a52:	4240      	negs	r0, r0
 8009a54:	f1b8 0f00 	cmp.w	r8, #0
 8009a58:	d099      	beq.n	800998e <_strtol_l.constprop.0+0x1a>
 8009a5a:	2a00      	cmp	r2, #0
 8009a5c:	d1f6      	bne.n	8009a4c <_strtol_l.constprop.0+0xd8>
 8009a5e:	f8c8 1000 	str.w	r1, [r8]
 8009a62:	e794      	b.n	800998e <_strtol_l.constprop.0+0x1a>
 8009a64:	0800b0b9 	.word	0x0800b0b9

08009a68 <strtol>:
 8009a68:	4613      	mov	r3, r2
 8009a6a:	460a      	mov	r2, r1
 8009a6c:	4601      	mov	r1, r0
 8009a6e:	4802      	ldr	r0, [pc, #8]	@ (8009a78 <strtol+0x10>)
 8009a70:	6800      	ldr	r0, [r0, #0]
 8009a72:	f7ff bf7f 	b.w	8009974 <_strtol_l.constprop.0>
 8009a76:	bf00      	nop
 8009a78:	20000108 	.word	0x20000108

08009a7c <std>:
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	b510      	push	{r4, lr}
 8009a80:	4604      	mov	r4, r0
 8009a82:	e9c0 3300 	strd	r3, r3, [r0]
 8009a86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a8a:	6083      	str	r3, [r0, #8]
 8009a8c:	8181      	strh	r1, [r0, #12]
 8009a8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009a90:	81c2      	strh	r2, [r0, #14]
 8009a92:	6183      	str	r3, [r0, #24]
 8009a94:	4619      	mov	r1, r3
 8009a96:	2208      	movs	r2, #8
 8009a98:	305c      	adds	r0, #92	@ 0x5c
 8009a9a:	f000 f928 	bl	8009cee <memset>
 8009a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009ad4 <std+0x58>)
 8009aa0:	6263      	str	r3, [r4, #36]	@ 0x24
 8009aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8009ad8 <std+0x5c>)
 8009aa4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8009adc <std+0x60>)
 8009aa8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8009ae0 <std+0x64>)
 8009aac:	6323      	str	r3, [r4, #48]	@ 0x30
 8009aae:	4b0d      	ldr	r3, [pc, #52]	@ (8009ae4 <std+0x68>)
 8009ab0:	6224      	str	r4, [r4, #32]
 8009ab2:	429c      	cmp	r4, r3
 8009ab4:	d006      	beq.n	8009ac4 <std+0x48>
 8009ab6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009aba:	4294      	cmp	r4, r2
 8009abc:	d002      	beq.n	8009ac4 <std+0x48>
 8009abe:	33d0      	adds	r3, #208	@ 0xd0
 8009ac0:	429c      	cmp	r4, r3
 8009ac2:	d105      	bne.n	8009ad0 <std+0x54>
 8009ac4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009acc:	f000 b9e4 	b.w	8009e98 <__retarget_lock_init_recursive>
 8009ad0:	bd10      	pop	{r4, pc}
 8009ad2:	bf00      	nop
 8009ad4:	08009c69 	.word	0x08009c69
 8009ad8:	08009c8b 	.word	0x08009c8b
 8009adc:	08009cc3 	.word	0x08009cc3
 8009ae0:	08009ce7 	.word	0x08009ce7
 8009ae4:	20001f9c 	.word	0x20001f9c

08009ae8 <stdio_exit_handler>:
 8009ae8:	4a02      	ldr	r2, [pc, #8]	@ (8009af4 <stdio_exit_handler+0xc>)
 8009aea:	4903      	ldr	r1, [pc, #12]	@ (8009af8 <stdio_exit_handler+0x10>)
 8009aec:	4803      	ldr	r0, [pc, #12]	@ (8009afc <stdio_exit_handler+0x14>)
 8009aee:	f000 b869 	b.w	8009bc4 <_fwalk_sglue>
 8009af2:	bf00      	nop
 8009af4:	200000fc 	.word	0x200000fc
 8009af8:	0800a7cd 	.word	0x0800a7cd
 8009afc:	2000010c 	.word	0x2000010c

08009b00 <cleanup_stdio>:
 8009b00:	6841      	ldr	r1, [r0, #4]
 8009b02:	4b0c      	ldr	r3, [pc, #48]	@ (8009b34 <cleanup_stdio+0x34>)
 8009b04:	4299      	cmp	r1, r3
 8009b06:	b510      	push	{r4, lr}
 8009b08:	4604      	mov	r4, r0
 8009b0a:	d001      	beq.n	8009b10 <cleanup_stdio+0x10>
 8009b0c:	f000 fe5e 	bl	800a7cc <_fflush_r>
 8009b10:	68a1      	ldr	r1, [r4, #8]
 8009b12:	4b09      	ldr	r3, [pc, #36]	@ (8009b38 <cleanup_stdio+0x38>)
 8009b14:	4299      	cmp	r1, r3
 8009b16:	d002      	beq.n	8009b1e <cleanup_stdio+0x1e>
 8009b18:	4620      	mov	r0, r4
 8009b1a:	f000 fe57 	bl	800a7cc <_fflush_r>
 8009b1e:	68e1      	ldr	r1, [r4, #12]
 8009b20:	4b06      	ldr	r3, [pc, #24]	@ (8009b3c <cleanup_stdio+0x3c>)
 8009b22:	4299      	cmp	r1, r3
 8009b24:	d004      	beq.n	8009b30 <cleanup_stdio+0x30>
 8009b26:	4620      	mov	r0, r4
 8009b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b2c:	f000 be4e 	b.w	800a7cc <_fflush_r>
 8009b30:	bd10      	pop	{r4, pc}
 8009b32:	bf00      	nop
 8009b34:	20001f9c 	.word	0x20001f9c
 8009b38:	20002004 	.word	0x20002004
 8009b3c:	2000206c 	.word	0x2000206c

08009b40 <global_stdio_init.part.0>:
 8009b40:	b510      	push	{r4, lr}
 8009b42:	4b0b      	ldr	r3, [pc, #44]	@ (8009b70 <global_stdio_init.part.0+0x30>)
 8009b44:	4c0b      	ldr	r4, [pc, #44]	@ (8009b74 <global_stdio_init.part.0+0x34>)
 8009b46:	4a0c      	ldr	r2, [pc, #48]	@ (8009b78 <global_stdio_init.part.0+0x38>)
 8009b48:	601a      	str	r2, [r3, #0]
 8009b4a:	4620      	mov	r0, r4
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	2104      	movs	r1, #4
 8009b50:	f7ff ff94 	bl	8009a7c <std>
 8009b54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009b58:	2201      	movs	r2, #1
 8009b5a:	2109      	movs	r1, #9
 8009b5c:	f7ff ff8e 	bl	8009a7c <std>
 8009b60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009b64:	2202      	movs	r2, #2
 8009b66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b6a:	2112      	movs	r1, #18
 8009b6c:	f7ff bf86 	b.w	8009a7c <std>
 8009b70:	200020d4 	.word	0x200020d4
 8009b74:	20001f9c 	.word	0x20001f9c
 8009b78:	08009ae9 	.word	0x08009ae9

08009b7c <__sfp_lock_acquire>:
 8009b7c:	4801      	ldr	r0, [pc, #4]	@ (8009b84 <__sfp_lock_acquire+0x8>)
 8009b7e:	f000 b98c 	b.w	8009e9a <__retarget_lock_acquire_recursive>
 8009b82:	bf00      	nop
 8009b84:	200020dd 	.word	0x200020dd

08009b88 <__sfp_lock_release>:
 8009b88:	4801      	ldr	r0, [pc, #4]	@ (8009b90 <__sfp_lock_release+0x8>)
 8009b8a:	f000 b987 	b.w	8009e9c <__retarget_lock_release_recursive>
 8009b8e:	bf00      	nop
 8009b90:	200020dd 	.word	0x200020dd

08009b94 <__sinit>:
 8009b94:	b510      	push	{r4, lr}
 8009b96:	4604      	mov	r4, r0
 8009b98:	f7ff fff0 	bl	8009b7c <__sfp_lock_acquire>
 8009b9c:	6a23      	ldr	r3, [r4, #32]
 8009b9e:	b11b      	cbz	r3, 8009ba8 <__sinit+0x14>
 8009ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ba4:	f7ff bff0 	b.w	8009b88 <__sfp_lock_release>
 8009ba8:	4b04      	ldr	r3, [pc, #16]	@ (8009bbc <__sinit+0x28>)
 8009baa:	6223      	str	r3, [r4, #32]
 8009bac:	4b04      	ldr	r3, [pc, #16]	@ (8009bc0 <__sinit+0x2c>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d1f5      	bne.n	8009ba0 <__sinit+0xc>
 8009bb4:	f7ff ffc4 	bl	8009b40 <global_stdio_init.part.0>
 8009bb8:	e7f2      	b.n	8009ba0 <__sinit+0xc>
 8009bba:	bf00      	nop
 8009bbc:	08009b01 	.word	0x08009b01
 8009bc0:	200020d4 	.word	0x200020d4

08009bc4 <_fwalk_sglue>:
 8009bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bc8:	4607      	mov	r7, r0
 8009bca:	4688      	mov	r8, r1
 8009bcc:	4614      	mov	r4, r2
 8009bce:	2600      	movs	r6, #0
 8009bd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009bd4:	f1b9 0901 	subs.w	r9, r9, #1
 8009bd8:	d505      	bpl.n	8009be6 <_fwalk_sglue+0x22>
 8009bda:	6824      	ldr	r4, [r4, #0]
 8009bdc:	2c00      	cmp	r4, #0
 8009bde:	d1f7      	bne.n	8009bd0 <_fwalk_sglue+0xc>
 8009be0:	4630      	mov	r0, r6
 8009be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009be6:	89ab      	ldrh	r3, [r5, #12]
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	d907      	bls.n	8009bfc <_fwalk_sglue+0x38>
 8009bec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	d003      	beq.n	8009bfc <_fwalk_sglue+0x38>
 8009bf4:	4629      	mov	r1, r5
 8009bf6:	4638      	mov	r0, r7
 8009bf8:	47c0      	blx	r8
 8009bfa:	4306      	orrs	r6, r0
 8009bfc:	3568      	adds	r5, #104	@ 0x68
 8009bfe:	e7e9      	b.n	8009bd4 <_fwalk_sglue+0x10>

08009c00 <sniprintf>:
 8009c00:	b40c      	push	{r2, r3}
 8009c02:	b530      	push	{r4, r5, lr}
 8009c04:	4b17      	ldr	r3, [pc, #92]	@ (8009c64 <sniprintf+0x64>)
 8009c06:	1e0c      	subs	r4, r1, #0
 8009c08:	681d      	ldr	r5, [r3, #0]
 8009c0a:	b09d      	sub	sp, #116	@ 0x74
 8009c0c:	da08      	bge.n	8009c20 <sniprintf+0x20>
 8009c0e:	238b      	movs	r3, #139	@ 0x8b
 8009c10:	602b      	str	r3, [r5, #0]
 8009c12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c16:	b01d      	add	sp, #116	@ 0x74
 8009c18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c1c:	b002      	add	sp, #8
 8009c1e:	4770      	bx	lr
 8009c20:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009c24:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009c28:	bf14      	ite	ne
 8009c2a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009c2e:	4623      	moveq	r3, r4
 8009c30:	9304      	str	r3, [sp, #16]
 8009c32:	9307      	str	r3, [sp, #28]
 8009c34:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009c38:	9002      	str	r0, [sp, #8]
 8009c3a:	9006      	str	r0, [sp, #24]
 8009c3c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009c40:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009c42:	ab21      	add	r3, sp, #132	@ 0x84
 8009c44:	a902      	add	r1, sp, #8
 8009c46:	4628      	mov	r0, r5
 8009c48:	9301      	str	r3, [sp, #4]
 8009c4a:	f000 fab1 	bl	800a1b0 <_svfiprintf_r>
 8009c4e:	1c43      	adds	r3, r0, #1
 8009c50:	bfbc      	itt	lt
 8009c52:	238b      	movlt	r3, #139	@ 0x8b
 8009c54:	602b      	strlt	r3, [r5, #0]
 8009c56:	2c00      	cmp	r4, #0
 8009c58:	d0dd      	beq.n	8009c16 <sniprintf+0x16>
 8009c5a:	9b02      	ldr	r3, [sp, #8]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	701a      	strb	r2, [r3, #0]
 8009c60:	e7d9      	b.n	8009c16 <sniprintf+0x16>
 8009c62:	bf00      	nop
 8009c64:	20000108 	.word	0x20000108

08009c68 <__sread>:
 8009c68:	b510      	push	{r4, lr}
 8009c6a:	460c      	mov	r4, r1
 8009c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c70:	f000 f8c4 	bl	8009dfc <_read_r>
 8009c74:	2800      	cmp	r0, #0
 8009c76:	bfab      	itete	ge
 8009c78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009c7a:	89a3      	ldrhlt	r3, [r4, #12]
 8009c7c:	181b      	addge	r3, r3, r0
 8009c7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009c82:	bfac      	ite	ge
 8009c84:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009c86:	81a3      	strhlt	r3, [r4, #12]
 8009c88:	bd10      	pop	{r4, pc}

08009c8a <__swrite>:
 8009c8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c8e:	461f      	mov	r7, r3
 8009c90:	898b      	ldrh	r3, [r1, #12]
 8009c92:	05db      	lsls	r3, r3, #23
 8009c94:	4605      	mov	r5, r0
 8009c96:	460c      	mov	r4, r1
 8009c98:	4616      	mov	r6, r2
 8009c9a:	d505      	bpl.n	8009ca8 <__swrite+0x1e>
 8009c9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca0:	2302      	movs	r3, #2
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f000 f898 	bl	8009dd8 <_lseek_r>
 8009ca8:	89a3      	ldrh	r3, [r4, #12]
 8009caa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009cb2:	81a3      	strh	r3, [r4, #12]
 8009cb4:	4632      	mov	r2, r6
 8009cb6:	463b      	mov	r3, r7
 8009cb8:	4628      	mov	r0, r5
 8009cba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cbe:	f000 b8af 	b.w	8009e20 <_write_r>

08009cc2 <__sseek>:
 8009cc2:	b510      	push	{r4, lr}
 8009cc4:	460c      	mov	r4, r1
 8009cc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cca:	f000 f885 	bl	8009dd8 <_lseek_r>
 8009cce:	1c43      	adds	r3, r0, #1
 8009cd0:	89a3      	ldrh	r3, [r4, #12]
 8009cd2:	bf15      	itete	ne
 8009cd4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009cd6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009cda:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009cde:	81a3      	strheq	r3, [r4, #12]
 8009ce0:	bf18      	it	ne
 8009ce2:	81a3      	strhne	r3, [r4, #12]
 8009ce4:	bd10      	pop	{r4, pc}

08009ce6 <__sclose>:
 8009ce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cea:	f000 b865 	b.w	8009db8 <_close_r>

08009cee <memset>:
 8009cee:	4402      	add	r2, r0
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d100      	bne.n	8009cf8 <memset+0xa>
 8009cf6:	4770      	bx	lr
 8009cf8:	f803 1b01 	strb.w	r1, [r3], #1
 8009cfc:	e7f9      	b.n	8009cf2 <memset+0x4>
	...

08009d00 <strtok>:
 8009d00:	4b16      	ldr	r3, [pc, #88]	@ (8009d5c <strtok+0x5c>)
 8009d02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d06:	681f      	ldr	r7, [r3, #0]
 8009d08:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8009d0a:	4605      	mov	r5, r0
 8009d0c:	460e      	mov	r6, r1
 8009d0e:	b9ec      	cbnz	r4, 8009d4c <strtok+0x4c>
 8009d10:	2050      	movs	r0, #80	@ 0x50
 8009d12:	f000 f93b 	bl	8009f8c <malloc>
 8009d16:	4602      	mov	r2, r0
 8009d18:	6478      	str	r0, [r7, #68]	@ 0x44
 8009d1a:	b920      	cbnz	r0, 8009d26 <strtok+0x26>
 8009d1c:	4b10      	ldr	r3, [pc, #64]	@ (8009d60 <strtok+0x60>)
 8009d1e:	4811      	ldr	r0, [pc, #68]	@ (8009d64 <strtok+0x64>)
 8009d20:	215b      	movs	r1, #91	@ 0x5b
 8009d22:	f000 f8cb 	bl	8009ebc <__assert_func>
 8009d26:	e9c0 4400 	strd	r4, r4, [r0]
 8009d2a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009d2e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009d32:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8009d36:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8009d3a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8009d3e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8009d42:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8009d46:	6184      	str	r4, [r0, #24]
 8009d48:	7704      	strb	r4, [r0, #28]
 8009d4a:	6244      	str	r4, [r0, #36]	@ 0x24
 8009d4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d4e:	4631      	mov	r1, r6
 8009d50:	4628      	mov	r0, r5
 8009d52:	2301      	movs	r3, #1
 8009d54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d58:	f000 b806 	b.w	8009d68 <__strtok_r>
 8009d5c:	20000108 	.word	0x20000108
 8009d60:	0800b1b9 	.word	0x0800b1b9
 8009d64:	0800b1d0 	.word	0x0800b1d0

08009d68 <__strtok_r>:
 8009d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d6a:	4604      	mov	r4, r0
 8009d6c:	b908      	cbnz	r0, 8009d72 <__strtok_r+0xa>
 8009d6e:	6814      	ldr	r4, [r2, #0]
 8009d70:	b144      	cbz	r4, 8009d84 <__strtok_r+0x1c>
 8009d72:	4620      	mov	r0, r4
 8009d74:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009d78:	460f      	mov	r7, r1
 8009d7a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009d7e:	b91e      	cbnz	r6, 8009d88 <__strtok_r+0x20>
 8009d80:	b965      	cbnz	r5, 8009d9c <__strtok_r+0x34>
 8009d82:	6015      	str	r5, [r2, #0]
 8009d84:	2000      	movs	r0, #0
 8009d86:	e005      	b.n	8009d94 <__strtok_r+0x2c>
 8009d88:	42b5      	cmp	r5, r6
 8009d8a:	d1f6      	bne.n	8009d7a <__strtok_r+0x12>
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d1f0      	bne.n	8009d72 <__strtok_r+0xa>
 8009d90:	6014      	str	r4, [r2, #0]
 8009d92:	7003      	strb	r3, [r0, #0]
 8009d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d96:	461c      	mov	r4, r3
 8009d98:	e00c      	b.n	8009db4 <__strtok_r+0x4c>
 8009d9a:	b915      	cbnz	r5, 8009da2 <__strtok_r+0x3a>
 8009d9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009da0:	460e      	mov	r6, r1
 8009da2:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009da6:	42ab      	cmp	r3, r5
 8009da8:	d1f7      	bne.n	8009d9a <__strtok_r+0x32>
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d0f3      	beq.n	8009d96 <__strtok_r+0x2e>
 8009dae:	2300      	movs	r3, #0
 8009db0:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009db4:	6014      	str	r4, [r2, #0]
 8009db6:	e7ed      	b.n	8009d94 <__strtok_r+0x2c>

08009db8 <_close_r>:
 8009db8:	b538      	push	{r3, r4, r5, lr}
 8009dba:	4d06      	ldr	r5, [pc, #24]	@ (8009dd4 <_close_r+0x1c>)
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	4604      	mov	r4, r0
 8009dc0:	4608      	mov	r0, r1
 8009dc2:	602b      	str	r3, [r5, #0]
 8009dc4:	f7f7 fa9c 	bl	8001300 <_close>
 8009dc8:	1c43      	adds	r3, r0, #1
 8009dca:	d102      	bne.n	8009dd2 <_close_r+0x1a>
 8009dcc:	682b      	ldr	r3, [r5, #0]
 8009dce:	b103      	cbz	r3, 8009dd2 <_close_r+0x1a>
 8009dd0:	6023      	str	r3, [r4, #0]
 8009dd2:	bd38      	pop	{r3, r4, r5, pc}
 8009dd4:	200020d8 	.word	0x200020d8

08009dd8 <_lseek_r>:
 8009dd8:	b538      	push	{r3, r4, r5, lr}
 8009dda:	4d07      	ldr	r5, [pc, #28]	@ (8009df8 <_lseek_r+0x20>)
 8009ddc:	4604      	mov	r4, r0
 8009dde:	4608      	mov	r0, r1
 8009de0:	4611      	mov	r1, r2
 8009de2:	2200      	movs	r2, #0
 8009de4:	602a      	str	r2, [r5, #0]
 8009de6:	461a      	mov	r2, r3
 8009de8:	f7f7 fab1 	bl	800134e <_lseek>
 8009dec:	1c43      	adds	r3, r0, #1
 8009dee:	d102      	bne.n	8009df6 <_lseek_r+0x1e>
 8009df0:	682b      	ldr	r3, [r5, #0]
 8009df2:	b103      	cbz	r3, 8009df6 <_lseek_r+0x1e>
 8009df4:	6023      	str	r3, [r4, #0]
 8009df6:	bd38      	pop	{r3, r4, r5, pc}
 8009df8:	200020d8 	.word	0x200020d8

08009dfc <_read_r>:
 8009dfc:	b538      	push	{r3, r4, r5, lr}
 8009dfe:	4d07      	ldr	r5, [pc, #28]	@ (8009e1c <_read_r+0x20>)
 8009e00:	4604      	mov	r4, r0
 8009e02:	4608      	mov	r0, r1
 8009e04:	4611      	mov	r1, r2
 8009e06:	2200      	movs	r2, #0
 8009e08:	602a      	str	r2, [r5, #0]
 8009e0a:	461a      	mov	r2, r3
 8009e0c:	f7f7 fa3f 	bl	800128e <_read>
 8009e10:	1c43      	adds	r3, r0, #1
 8009e12:	d102      	bne.n	8009e1a <_read_r+0x1e>
 8009e14:	682b      	ldr	r3, [r5, #0]
 8009e16:	b103      	cbz	r3, 8009e1a <_read_r+0x1e>
 8009e18:	6023      	str	r3, [r4, #0]
 8009e1a:	bd38      	pop	{r3, r4, r5, pc}
 8009e1c:	200020d8 	.word	0x200020d8

08009e20 <_write_r>:
 8009e20:	b538      	push	{r3, r4, r5, lr}
 8009e22:	4d07      	ldr	r5, [pc, #28]	@ (8009e40 <_write_r+0x20>)
 8009e24:	4604      	mov	r4, r0
 8009e26:	4608      	mov	r0, r1
 8009e28:	4611      	mov	r1, r2
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	602a      	str	r2, [r5, #0]
 8009e2e:	461a      	mov	r2, r3
 8009e30:	f7f7 fa4a 	bl	80012c8 <_write>
 8009e34:	1c43      	adds	r3, r0, #1
 8009e36:	d102      	bne.n	8009e3e <_write_r+0x1e>
 8009e38:	682b      	ldr	r3, [r5, #0]
 8009e3a:	b103      	cbz	r3, 8009e3e <_write_r+0x1e>
 8009e3c:	6023      	str	r3, [r4, #0]
 8009e3e:	bd38      	pop	{r3, r4, r5, pc}
 8009e40:	200020d8 	.word	0x200020d8

08009e44 <__errno>:
 8009e44:	4b01      	ldr	r3, [pc, #4]	@ (8009e4c <__errno+0x8>)
 8009e46:	6818      	ldr	r0, [r3, #0]
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop
 8009e4c:	20000108 	.word	0x20000108

08009e50 <__libc_init_array>:
 8009e50:	b570      	push	{r4, r5, r6, lr}
 8009e52:	4d0d      	ldr	r5, [pc, #52]	@ (8009e88 <__libc_init_array+0x38>)
 8009e54:	4c0d      	ldr	r4, [pc, #52]	@ (8009e8c <__libc_init_array+0x3c>)
 8009e56:	1b64      	subs	r4, r4, r5
 8009e58:	10a4      	asrs	r4, r4, #2
 8009e5a:	2600      	movs	r6, #0
 8009e5c:	42a6      	cmp	r6, r4
 8009e5e:	d109      	bne.n	8009e74 <__libc_init_array+0x24>
 8009e60:	4d0b      	ldr	r5, [pc, #44]	@ (8009e90 <__libc_init_array+0x40>)
 8009e62:	4c0c      	ldr	r4, [pc, #48]	@ (8009e94 <__libc_init_array+0x44>)
 8009e64:	f000 fff0 	bl	800ae48 <_init>
 8009e68:	1b64      	subs	r4, r4, r5
 8009e6a:	10a4      	asrs	r4, r4, #2
 8009e6c:	2600      	movs	r6, #0
 8009e6e:	42a6      	cmp	r6, r4
 8009e70:	d105      	bne.n	8009e7e <__libc_init_array+0x2e>
 8009e72:	bd70      	pop	{r4, r5, r6, pc}
 8009e74:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e78:	4798      	blx	r3
 8009e7a:	3601      	adds	r6, #1
 8009e7c:	e7ee      	b.n	8009e5c <__libc_init_array+0xc>
 8009e7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e82:	4798      	blx	r3
 8009e84:	3601      	adds	r6, #1
 8009e86:	e7f2      	b.n	8009e6e <__libc_init_array+0x1e>
 8009e88:	0800b2a4 	.word	0x0800b2a4
 8009e8c:	0800b2a4 	.word	0x0800b2a4
 8009e90:	0800b2a4 	.word	0x0800b2a4
 8009e94:	0800b2a8 	.word	0x0800b2a8

08009e98 <__retarget_lock_init_recursive>:
 8009e98:	4770      	bx	lr

08009e9a <__retarget_lock_acquire_recursive>:
 8009e9a:	4770      	bx	lr

08009e9c <__retarget_lock_release_recursive>:
 8009e9c:	4770      	bx	lr

08009e9e <memcpy>:
 8009e9e:	440a      	add	r2, r1
 8009ea0:	4291      	cmp	r1, r2
 8009ea2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009ea6:	d100      	bne.n	8009eaa <memcpy+0xc>
 8009ea8:	4770      	bx	lr
 8009eaa:	b510      	push	{r4, lr}
 8009eac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009eb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009eb4:	4291      	cmp	r1, r2
 8009eb6:	d1f9      	bne.n	8009eac <memcpy+0xe>
 8009eb8:	bd10      	pop	{r4, pc}
	...

08009ebc <__assert_func>:
 8009ebc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ebe:	4614      	mov	r4, r2
 8009ec0:	461a      	mov	r2, r3
 8009ec2:	4b09      	ldr	r3, [pc, #36]	@ (8009ee8 <__assert_func+0x2c>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4605      	mov	r5, r0
 8009ec8:	68d8      	ldr	r0, [r3, #12]
 8009eca:	b954      	cbnz	r4, 8009ee2 <__assert_func+0x26>
 8009ecc:	4b07      	ldr	r3, [pc, #28]	@ (8009eec <__assert_func+0x30>)
 8009ece:	461c      	mov	r4, r3
 8009ed0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ed4:	9100      	str	r1, [sp, #0]
 8009ed6:	462b      	mov	r3, r5
 8009ed8:	4905      	ldr	r1, [pc, #20]	@ (8009ef0 <__assert_func+0x34>)
 8009eda:	f000 fc9f 	bl	800a81c <fiprintf>
 8009ede:	f000 fcd9 	bl	800a894 <abort>
 8009ee2:	4b04      	ldr	r3, [pc, #16]	@ (8009ef4 <__assert_func+0x38>)
 8009ee4:	e7f4      	b.n	8009ed0 <__assert_func+0x14>
 8009ee6:	bf00      	nop
 8009ee8:	20000108 	.word	0x20000108
 8009eec:	0800b265 	.word	0x0800b265
 8009ef0:	0800b237 	.word	0x0800b237
 8009ef4:	0800b22a 	.word	0x0800b22a

08009ef8 <_free_r>:
 8009ef8:	b538      	push	{r3, r4, r5, lr}
 8009efa:	4605      	mov	r5, r0
 8009efc:	2900      	cmp	r1, #0
 8009efe:	d041      	beq.n	8009f84 <_free_r+0x8c>
 8009f00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f04:	1f0c      	subs	r4, r1, #4
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	bfb8      	it	lt
 8009f0a:	18e4      	addlt	r4, r4, r3
 8009f0c:	f000 f8e8 	bl	800a0e0 <__malloc_lock>
 8009f10:	4a1d      	ldr	r2, [pc, #116]	@ (8009f88 <_free_r+0x90>)
 8009f12:	6813      	ldr	r3, [r2, #0]
 8009f14:	b933      	cbnz	r3, 8009f24 <_free_r+0x2c>
 8009f16:	6063      	str	r3, [r4, #4]
 8009f18:	6014      	str	r4, [r2, #0]
 8009f1a:	4628      	mov	r0, r5
 8009f1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f20:	f000 b8e4 	b.w	800a0ec <__malloc_unlock>
 8009f24:	42a3      	cmp	r3, r4
 8009f26:	d908      	bls.n	8009f3a <_free_r+0x42>
 8009f28:	6820      	ldr	r0, [r4, #0]
 8009f2a:	1821      	adds	r1, r4, r0
 8009f2c:	428b      	cmp	r3, r1
 8009f2e:	bf01      	itttt	eq
 8009f30:	6819      	ldreq	r1, [r3, #0]
 8009f32:	685b      	ldreq	r3, [r3, #4]
 8009f34:	1809      	addeq	r1, r1, r0
 8009f36:	6021      	streq	r1, [r4, #0]
 8009f38:	e7ed      	b.n	8009f16 <_free_r+0x1e>
 8009f3a:	461a      	mov	r2, r3
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	b10b      	cbz	r3, 8009f44 <_free_r+0x4c>
 8009f40:	42a3      	cmp	r3, r4
 8009f42:	d9fa      	bls.n	8009f3a <_free_r+0x42>
 8009f44:	6811      	ldr	r1, [r2, #0]
 8009f46:	1850      	adds	r0, r2, r1
 8009f48:	42a0      	cmp	r0, r4
 8009f4a:	d10b      	bne.n	8009f64 <_free_r+0x6c>
 8009f4c:	6820      	ldr	r0, [r4, #0]
 8009f4e:	4401      	add	r1, r0
 8009f50:	1850      	adds	r0, r2, r1
 8009f52:	4283      	cmp	r3, r0
 8009f54:	6011      	str	r1, [r2, #0]
 8009f56:	d1e0      	bne.n	8009f1a <_free_r+0x22>
 8009f58:	6818      	ldr	r0, [r3, #0]
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	6053      	str	r3, [r2, #4]
 8009f5e:	4408      	add	r0, r1
 8009f60:	6010      	str	r0, [r2, #0]
 8009f62:	e7da      	b.n	8009f1a <_free_r+0x22>
 8009f64:	d902      	bls.n	8009f6c <_free_r+0x74>
 8009f66:	230c      	movs	r3, #12
 8009f68:	602b      	str	r3, [r5, #0]
 8009f6a:	e7d6      	b.n	8009f1a <_free_r+0x22>
 8009f6c:	6820      	ldr	r0, [r4, #0]
 8009f6e:	1821      	adds	r1, r4, r0
 8009f70:	428b      	cmp	r3, r1
 8009f72:	bf04      	itt	eq
 8009f74:	6819      	ldreq	r1, [r3, #0]
 8009f76:	685b      	ldreq	r3, [r3, #4]
 8009f78:	6063      	str	r3, [r4, #4]
 8009f7a:	bf04      	itt	eq
 8009f7c:	1809      	addeq	r1, r1, r0
 8009f7e:	6021      	streq	r1, [r4, #0]
 8009f80:	6054      	str	r4, [r2, #4]
 8009f82:	e7ca      	b.n	8009f1a <_free_r+0x22>
 8009f84:	bd38      	pop	{r3, r4, r5, pc}
 8009f86:	bf00      	nop
 8009f88:	200020e4 	.word	0x200020e4

08009f8c <malloc>:
 8009f8c:	4b02      	ldr	r3, [pc, #8]	@ (8009f98 <malloc+0xc>)
 8009f8e:	4601      	mov	r1, r0
 8009f90:	6818      	ldr	r0, [r3, #0]
 8009f92:	f000 b825 	b.w	8009fe0 <_malloc_r>
 8009f96:	bf00      	nop
 8009f98:	20000108 	.word	0x20000108

08009f9c <sbrk_aligned>:
 8009f9c:	b570      	push	{r4, r5, r6, lr}
 8009f9e:	4e0f      	ldr	r6, [pc, #60]	@ (8009fdc <sbrk_aligned+0x40>)
 8009fa0:	460c      	mov	r4, r1
 8009fa2:	6831      	ldr	r1, [r6, #0]
 8009fa4:	4605      	mov	r5, r0
 8009fa6:	b911      	cbnz	r1, 8009fae <sbrk_aligned+0x12>
 8009fa8:	f000 fc64 	bl	800a874 <_sbrk_r>
 8009fac:	6030      	str	r0, [r6, #0]
 8009fae:	4621      	mov	r1, r4
 8009fb0:	4628      	mov	r0, r5
 8009fb2:	f000 fc5f 	bl	800a874 <_sbrk_r>
 8009fb6:	1c43      	adds	r3, r0, #1
 8009fb8:	d103      	bne.n	8009fc2 <sbrk_aligned+0x26>
 8009fba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009fbe:	4620      	mov	r0, r4
 8009fc0:	bd70      	pop	{r4, r5, r6, pc}
 8009fc2:	1cc4      	adds	r4, r0, #3
 8009fc4:	f024 0403 	bic.w	r4, r4, #3
 8009fc8:	42a0      	cmp	r0, r4
 8009fca:	d0f8      	beq.n	8009fbe <sbrk_aligned+0x22>
 8009fcc:	1a21      	subs	r1, r4, r0
 8009fce:	4628      	mov	r0, r5
 8009fd0:	f000 fc50 	bl	800a874 <_sbrk_r>
 8009fd4:	3001      	adds	r0, #1
 8009fd6:	d1f2      	bne.n	8009fbe <sbrk_aligned+0x22>
 8009fd8:	e7ef      	b.n	8009fba <sbrk_aligned+0x1e>
 8009fda:	bf00      	nop
 8009fdc:	200020e0 	.word	0x200020e0

08009fe0 <_malloc_r>:
 8009fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fe4:	1ccd      	adds	r5, r1, #3
 8009fe6:	f025 0503 	bic.w	r5, r5, #3
 8009fea:	3508      	adds	r5, #8
 8009fec:	2d0c      	cmp	r5, #12
 8009fee:	bf38      	it	cc
 8009ff0:	250c      	movcc	r5, #12
 8009ff2:	2d00      	cmp	r5, #0
 8009ff4:	4606      	mov	r6, r0
 8009ff6:	db01      	blt.n	8009ffc <_malloc_r+0x1c>
 8009ff8:	42a9      	cmp	r1, r5
 8009ffa:	d904      	bls.n	800a006 <_malloc_r+0x26>
 8009ffc:	230c      	movs	r3, #12
 8009ffe:	6033      	str	r3, [r6, #0]
 800a000:	2000      	movs	r0, #0
 800a002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a006:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a0dc <_malloc_r+0xfc>
 800a00a:	f000 f869 	bl	800a0e0 <__malloc_lock>
 800a00e:	f8d8 3000 	ldr.w	r3, [r8]
 800a012:	461c      	mov	r4, r3
 800a014:	bb44      	cbnz	r4, 800a068 <_malloc_r+0x88>
 800a016:	4629      	mov	r1, r5
 800a018:	4630      	mov	r0, r6
 800a01a:	f7ff ffbf 	bl	8009f9c <sbrk_aligned>
 800a01e:	1c43      	adds	r3, r0, #1
 800a020:	4604      	mov	r4, r0
 800a022:	d158      	bne.n	800a0d6 <_malloc_r+0xf6>
 800a024:	f8d8 4000 	ldr.w	r4, [r8]
 800a028:	4627      	mov	r7, r4
 800a02a:	2f00      	cmp	r7, #0
 800a02c:	d143      	bne.n	800a0b6 <_malloc_r+0xd6>
 800a02e:	2c00      	cmp	r4, #0
 800a030:	d04b      	beq.n	800a0ca <_malloc_r+0xea>
 800a032:	6823      	ldr	r3, [r4, #0]
 800a034:	4639      	mov	r1, r7
 800a036:	4630      	mov	r0, r6
 800a038:	eb04 0903 	add.w	r9, r4, r3
 800a03c:	f000 fc1a 	bl	800a874 <_sbrk_r>
 800a040:	4581      	cmp	r9, r0
 800a042:	d142      	bne.n	800a0ca <_malloc_r+0xea>
 800a044:	6821      	ldr	r1, [r4, #0]
 800a046:	1a6d      	subs	r5, r5, r1
 800a048:	4629      	mov	r1, r5
 800a04a:	4630      	mov	r0, r6
 800a04c:	f7ff ffa6 	bl	8009f9c <sbrk_aligned>
 800a050:	3001      	adds	r0, #1
 800a052:	d03a      	beq.n	800a0ca <_malloc_r+0xea>
 800a054:	6823      	ldr	r3, [r4, #0]
 800a056:	442b      	add	r3, r5
 800a058:	6023      	str	r3, [r4, #0]
 800a05a:	f8d8 3000 	ldr.w	r3, [r8]
 800a05e:	685a      	ldr	r2, [r3, #4]
 800a060:	bb62      	cbnz	r2, 800a0bc <_malloc_r+0xdc>
 800a062:	f8c8 7000 	str.w	r7, [r8]
 800a066:	e00f      	b.n	800a088 <_malloc_r+0xa8>
 800a068:	6822      	ldr	r2, [r4, #0]
 800a06a:	1b52      	subs	r2, r2, r5
 800a06c:	d420      	bmi.n	800a0b0 <_malloc_r+0xd0>
 800a06e:	2a0b      	cmp	r2, #11
 800a070:	d917      	bls.n	800a0a2 <_malloc_r+0xc2>
 800a072:	1961      	adds	r1, r4, r5
 800a074:	42a3      	cmp	r3, r4
 800a076:	6025      	str	r5, [r4, #0]
 800a078:	bf18      	it	ne
 800a07a:	6059      	strne	r1, [r3, #4]
 800a07c:	6863      	ldr	r3, [r4, #4]
 800a07e:	bf08      	it	eq
 800a080:	f8c8 1000 	streq.w	r1, [r8]
 800a084:	5162      	str	r2, [r4, r5]
 800a086:	604b      	str	r3, [r1, #4]
 800a088:	4630      	mov	r0, r6
 800a08a:	f000 f82f 	bl	800a0ec <__malloc_unlock>
 800a08e:	f104 000b 	add.w	r0, r4, #11
 800a092:	1d23      	adds	r3, r4, #4
 800a094:	f020 0007 	bic.w	r0, r0, #7
 800a098:	1ac2      	subs	r2, r0, r3
 800a09a:	bf1c      	itt	ne
 800a09c:	1a1b      	subne	r3, r3, r0
 800a09e:	50a3      	strne	r3, [r4, r2]
 800a0a0:	e7af      	b.n	800a002 <_malloc_r+0x22>
 800a0a2:	6862      	ldr	r2, [r4, #4]
 800a0a4:	42a3      	cmp	r3, r4
 800a0a6:	bf0c      	ite	eq
 800a0a8:	f8c8 2000 	streq.w	r2, [r8]
 800a0ac:	605a      	strne	r2, [r3, #4]
 800a0ae:	e7eb      	b.n	800a088 <_malloc_r+0xa8>
 800a0b0:	4623      	mov	r3, r4
 800a0b2:	6864      	ldr	r4, [r4, #4]
 800a0b4:	e7ae      	b.n	800a014 <_malloc_r+0x34>
 800a0b6:	463c      	mov	r4, r7
 800a0b8:	687f      	ldr	r7, [r7, #4]
 800a0ba:	e7b6      	b.n	800a02a <_malloc_r+0x4a>
 800a0bc:	461a      	mov	r2, r3
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	42a3      	cmp	r3, r4
 800a0c2:	d1fb      	bne.n	800a0bc <_malloc_r+0xdc>
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	6053      	str	r3, [r2, #4]
 800a0c8:	e7de      	b.n	800a088 <_malloc_r+0xa8>
 800a0ca:	230c      	movs	r3, #12
 800a0cc:	6033      	str	r3, [r6, #0]
 800a0ce:	4630      	mov	r0, r6
 800a0d0:	f000 f80c 	bl	800a0ec <__malloc_unlock>
 800a0d4:	e794      	b.n	800a000 <_malloc_r+0x20>
 800a0d6:	6005      	str	r5, [r0, #0]
 800a0d8:	e7d6      	b.n	800a088 <_malloc_r+0xa8>
 800a0da:	bf00      	nop
 800a0dc:	200020e4 	.word	0x200020e4

0800a0e0 <__malloc_lock>:
 800a0e0:	4801      	ldr	r0, [pc, #4]	@ (800a0e8 <__malloc_lock+0x8>)
 800a0e2:	f7ff beda 	b.w	8009e9a <__retarget_lock_acquire_recursive>
 800a0e6:	bf00      	nop
 800a0e8:	200020dc 	.word	0x200020dc

0800a0ec <__malloc_unlock>:
 800a0ec:	4801      	ldr	r0, [pc, #4]	@ (800a0f4 <__malloc_unlock+0x8>)
 800a0ee:	f7ff bed5 	b.w	8009e9c <__retarget_lock_release_recursive>
 800a0f2:	bf00      	nop
 800a0f4:	200020dc 	.word	0x200020dc

0800a0f8 <__ssputs_r>:
 800a0f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0fc:	688e      	ldr	r6, [r1, #8]
 800a0fe:	461f      	mov	r7, r3
 800a100:	42be      	cmp	r6, r7
 800a102:	680b      	ldr	r3, [r1, #0]
 800a104:	4682      	mov	sl, r0
 800a106:	460c      	mov	r4, r1
 800a108:	4690      	mov	r8, r2
 800a10a:	d82d      	bhi.n	800a168 <__ssputs_r+0x70>
 800a10c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a110:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a114:	d026      	beq.n	800a164 <__ssputs_r+0x6c>
 800a116:	6965      	ldr	r5, [r4, #20]
 800a118:	6909      	ldr	r1, [r1, #16]
 800a11a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a11e:	eba3 0901 	sub.w	r9, r3, r1
 800a122:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a126:	1c7b      	adds	r3, r7, #1
 800a128:	444b      	add	r3, r9
 800a12a:	106d      	asrs	r5, r5, #1
 800a12c:	429d      	cmp	r5, r3
 800a12e:	bf38      	it	cc
 800a130:	461d      	movcc	r5, r3
 800a132:	0553      	lsls	r3, r2, #21
 800a134:	d527      	bpl.n	800a186 <__ssputs_r+0x8e>
 800a136:	4629      	mov	r1, r5
 800a138:	f7ff ff52 	bl	8009fe0 <_malloc_r>
 800a13c:	4606      	mov	r6, r0
 800a13e:	b360      	cbz	r0, 800a19a <__ssputs_r+0xa2>
 800a140:	6921      	ldr	r1, [r4, #16]
 800a142:	464a      	mov	r2, r9
 800a144:	f7ff feab 	bl	8009e9e <memcpy>
 800a148:	89a3      	ldrh	r3, [r4, #12]
 800a14a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a14e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a152:	81a3      	strh	r3, [r4, #12]
 800a154:	6126      	str	r6, [r4, #16]
 800a156:	6165      	str	r5, [r4, #20]
 800a158:	444e      	add	r6, r9
 800a15a:	eba5 0509 	sub.w	r5, r5, r9
 800a15e:	6026      	str	r6, [r4, #0]
 800a160:	60a5      	str	r5, [r4, #8]
 800a162:	463e      	mov	r6, r7
 800a164:	42be      	cmp	r6, r7
 800a166:	d900      	bls.n	800a16a <__ssputs_r+0x72>
 800a168:	463e      	mov	r6, r7
 800a16a:	6820      	ldr	r0, [r4, #0]
 800a16c:	4632      	mov	r2, r6
 800a16e:	4641      	mov	r1, r8
 800a170:	f000 fb66 	bl	800a840 <memmove>
 800a174:	68a3      	ldr	r3, [r4, #8]
 800a176:	1b9b      	subs	r3, r3, r6
 800a178:	60a3      	str	r3, [r4, #8]
 800a17a:	6823      	ldr	r3, [r4, #0]
 800a17c:	4433      	add	r3, r6
 800a17e:	6023      	str	r3, [r4, #0]
 800a180:	2000      	movs	r0, #0
 800a182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a186:	462a      	mov	r2, r5
 800a188:	f000 fb8b 	bl	800a8a2 <_realloc_r>
 800a18c:	4606      	mov	r6, r0
 800a18e:	2800      	cmp	r0, #0
 800a190:	d1e0      	bne.n	800a154 <__ssputs_r+0x5c>
 800a192:	6921      	ldr	r1, [r4, #16]
 800a194:	4650      	mov	r0, sl
 800a196:	f7ff feaf 	bl	8009ef8 <_free_r>
 800a19a:	230c      	movs	r3, #12
 800a19c:	f8ca 3000 	str.w	r3, [sl]
 800a1a0:	89a3      	ldrh	r3, [r4, #12]
 800a1a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1a6:	81a3      	strh	r3, [r4, #12]
 800a1a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1ac:	e7e9      	b.n	800a182 <__ssputs_r+0x8a>
	...

0800a1b0 <_svfiprintf_r>:
 800a1b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1b4:	4698      	mov	r8, r3
 800a1b6:	898b      	ldrh	r3, [r1, #12]
 800a1b8:	061b      	lsls	r3, r3, #24
 800a1ba:	b09d      	sub	sp, #116	@ 0x74
 800a1bc:	4607      	mov	r7, r0
 800a1be:	460d      	mov	r5, r1
 800a1c0:	4614      	mov	r4, r2
 800a1c2:	d510      	bpl.n	800a1e6 <_svfiprintf_r+0x36>
 800a1c4:	690b      	ldr	r3, [r1, #16]
 800a1c6:	b973      	cbnz	r3, 800a1e6 <_svfiprintf_r+0x36>
 800a1c8:	2140      	movs	r1, #64	@ 0x40
 800a1ca:	f7ff ff09 	bl	8009fe0 <_malloc_r>
 800a1ce:	6028      	str	r0, [r5, #0]
 800a1d0:	6128      	str	r0, [r5, #16]
 800a1d2:	b930      	cbnz	r0, 800a1e2 <_svfiprintf_r+0x32>
 800a1d4:	230c      	movs	r3, #12
 800a1d6:	603b      	str	r3, [r7, #0]
 800a1d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1dc:	b01d      	add	sp, #116	@ 0x74
 800a1de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1e2:	2340      	movs	r3, #64	@ 0x40
 800a1e4:	616b      	str	r3, [r5, #20]
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1ea:	2320      	movs	r3, #32
 800a1ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a1f0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1f4:	2330      	movs	r3, #48	@ 0x30
 800a1f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a394 <_svfiprintf_r+0x1e4>
 800a1fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1fe:	f04f 0901 	mov.w	r9, #1
 800a202:	4623      	mov	r3, r4
 800a204:	469a      	mov	sl, r3
 800a206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a20a:	b10a      	cbz	r2, 800a210 <_svfiprintf_r+0x60>
 800a20c:	2a25      	cmp	r2, #37	@ 0x25
 800a20e:	d1f9      	bne.n	800a204 <_svfiprintf_r+0x54>
 800a210:	ebba 0b04 	subs.w	fp, sl, r4
 800a214:	d00b      	beq.n	800a22e <_svfiprintf_r+0x7e>
 800a216:	465b      	mov	r3, fp
 800a218:	4622      	mov	r2, r4
 800a21a:	4629      	mov	r1, r5
 800a21c:	4638      	mov	r0, r7
 800a21e:	f7ff ff6b 	bl	800a0f8 <__ssputs_r>
 800a222:	3001      	adds	r0, #1
 800a224:	f000 80a7 	beq.w	800a376 <_svfiprintf_r+0x1c6>
 800a228:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a22a:	445a      	add	r2, fp
 800a22c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a22e:	f89a 3000 	ldrb.w	r3, [sl]
 800a232:	2b00      	cmp	r3, #0
 800a234:	f000 809f 	beq.w	800a376 <_svfiprintf_r+0x1c6>
 800a238:	2300      	movs	r3, #0
 800a23a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a23e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a242:	f10a 0a01 	add.w	sl, sl, #1
 800a246:	9304      	str	r3, [sp, #16]
 800a248:	9307      	str	r3, [sp, #28]
 800a24a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a24e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a250:	4654      	mov	r4, sl
 800a252:	2205      	movs	r2, #5
 800a254:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a258:	484e      	ldr	r0, [pc, #312]	@ (800a394 <_svfiprintf_r+0x1e4>)
 800a25a:	f7f5 ffc1 	bl	80001e0 <memchr>
 800a25e:	9a04      	ldr	r2, [sp, #16]
 800a260:	b9d8      	cbnz	r0, 800a29a <_svfiprintf_r+0xea>
 800a262:	06d0      	lsls	r0, r2, #27
 800a264:	bf44      	itt	mi
 800a266:	2320      	movmi	r3, #32
 800a268:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a26c:	0711      	lsls	r1, r2, #28
 800a26e:	bf44      	itt	mi
 800a270:	232b      	movmi	r3, #43	@ 0x2b
 800a272:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a276:	f89a 3000 	ldrb.w	r3, [sl]
 800a27a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a27c:	d015      	beq.n	800a2aa <_svfiprintf_r+0xfa>
 800a27e:	9a07      	ldr	r2, [sp, #28]
 800a280:	4654      	mov	r4, sl
 800a282:	2000      	movs	r0, #0
 800a284:	f04f 0c0a 	mov.w	ip, #10
 800a288:	4621      	mov	r1, r4
 800a28a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a28e:	3b30      	subs	r3, #48	@ 0x30
 800a290:	2b09      	cmp	r3, #9
 800a292:	d94b      	bls.n	800a32c <_svfiprintf_r+0x17c>
 800a294:	b1b0      	cbz	r0, 800a2c4 <_svfiprintf_r+0x114>
 800a296:	9207      	str	r2, [sp, #28]
 800a298:	e014      	b.n	800a2c4 <_svfiprintf_r+0x114>
 800a29a:	eba0 0308 	sub.w	r3, r0, r8
 800a29e:	fa09 f303 	lsl.w	r3, r9, r3
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	9304      	str	r3, [sp, #16]
 800a2a6:	46a2      	mov	sl, r4
 800a2a8:	e7d2      	b.n	800a250 <_svfiprintf_r+0xa0>
 800a2aa:	9b03      	ldr	r3, [sp, #12]
 800a2ac:	1d19      	adds	r1, r3, #4
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	9103      	str	r1, [sp, #12]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	bfbb      	ittet	lt
 800a2b6:	425b      	neglt	r3, r3
 800a2b8:	f042 0202 	orrlt.w	r2, r2, #2
 800a2bc:	9307      	strge	r3, [sp, #28]
 800a2be:	9307      	strlt	r3, [sp, #28]
 800a2c0:	bfb8      	it	lt
 800a2c2:	9204      	strlt	r2, [sp, #16]
 800a2c4:	7823      	ldrb	r3, [r4, #0]
 800a2c6:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2c8:	d10a      	bne.n	800a2e0 <_svfiprintf_r+0x130>
 800a2ca:	7863      	ldrb	r3, [r4, #1]
 800a2cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2ce:	d132      	bne.n	800a336 <_svfiprintf_r+0x186>
 800a2d0:	9b03      	ldr	r3, [sp, #12]
 800a2d2:	1d1a      	adds	r2, r3, #4
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	9203      	str	r2, [sp, #12]
 800a2d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a2dc:	3402      	adds	r4, #2
 800a2de:	9305      	str	r3, [sp, #20]
 800a2e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a3a4 <_svfiprintf_r+0x1f4>
 800a2e4:	7821      	ldrb	r1, [r4, #0]
 800a2e6:	2203      	movs	r2, #3
 800a2e8:	4650      	mov	r0, sl
 800a2ea:	f7f5 ff79 	bl	80001e0 <memchr>
 800a2ee:	b138      	cbz	r0, 800a300 <_svfiprintf_r+0x150>
 800a2f0:	9b04      	ldr	r3, [sp, #16]
 800a2f2:	eba0 000a 	sub.w	r0, r0, sl
 800a2f6:	2240      	movs	r2, #64	@ 0x40
 800a2f8:	4082      	lsls	r2, r0
 800a2fa:	4313      	orrs	r3, r2
 800a2fc:	3401      	adds	r4, #1
 800a2fe:	9304      	str	r3, [sp, #16]
 800a300:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a304:	4824      	ldr	r0, [pc, #144]	@ (800a398 <_svfiprintf_r+0x1e8>)
 800a306:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a30a:	2206      	movs	r2, #6
 800a30c:	f7f5 ff68 	bl	80001e0 <memchr>
 800a310:	2800      	cmp	r0, #0
 800a312:	d036      	beq.n	800a382 <_svfiprintf_r+0x1d2>
 800a314:	4b21      	ldr	r3, [pc, #132]	@ (800a39c <_svfiprintf_r+0x1ec>)
 800a316:	bb1b      	cbnz	r3, 800a360 <_svfiprintf_r+0x1b0>
 800a318:	9b03      	ldr	r3, [sp, #12]
 800a31a:	3307      	adds	r3, #7
 800a31c:	f023 0307 	bic.w	r3, r3, #7
 800a320:	3308      	adds	r3, #8
 800a322:	9303      	str	r3, [sp, #12]
 800a324:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a326:	4433      	add	r3, r6
 800a328:	9309      	str	r3, [sp, #36]	@ 0x24
 800a32a:	e76a      	b.n	800a202 <_svfiprintf_r+0x52>
 800a32c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a330:	460c      	mov	r4, r1
 800a332:	2001      	movs	r0, #1
 800a334:	e7a8      	b.n	800a288 <_svfiprintf_r+0xd8>
 800a336:	2300      	movs	r3, #0
 800a338:	3401      	adds	r4, #1
 800a33a:	9305      	str	r3, [sp, #20]
 800a33c:	4619      	mov	r1, r3
 800a33e:	f04f 0c0a 	mov.w	ip, #10
 800a342:	4620      	mov	r0, r4
 800a344:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a348:	3a30      	subs	r2, #48	@ 0x30
 800a34a:	2a09      	cmp	r2, #9
 800a34c:	d903      	bls.n	800a356 <_svfiprintf_r+0x1a6>
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d0c6      	beq.n	800a2e0 <_svfiprintf_r+0x130>
 800a352:	9105      	str	r1, [sp, #20]
 800a354:	e7c4      	b.n	800a2e0 <_svfiprintf_r+0x130>
 800a356:	fb0c 2101 	mla	r1, ip, r1, r2
 800a35a:	4604      	mov	r4, r0
 800a35c:	2301      	movs	r3, #1
 800a35e:	e7f0      	b.n	800a342 <_svfiprintf_r+0x192>
 800a360:	ab03      	add	r3, sp, #12
 800a362:	9300      	str	r3, [sp, #0]
 800a364:	462a      	mov	r2, r5
 800a366:	4b0e      	ldr	r3, [pc, #56]	@ (800a3a0 <_svfiprintf_r+0x1f0>)
 800a368:	a904      	add	r1, sp, #16
 800a36a:	4638      	mov	r0, r7
 800a36c:	f3af 8000 	nop.w
 800a370:	1c42      	adds	r2, r0, #1
 800a372:	4606      	mov	r6, r0
 800a374:	d1d6      	bne.n	800a324 <_svfiprintf_r+0x174>
 800a376:	89ab      	ldrh	r3, [r5, #12]
 800a378:	065b      	lsls	r3, r3, #25
 800a37a:	f53f af2d 	bmi.w	800a1d8 <_svfiprintf_r+0x28>
 800a37e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a380:	e72c      	b.n	800a1dc <_svfiprintf_r+0x2c>
 800a382:	ab03      	add	r3, sp, #12
 800a384:	9300      	str	r3, [sp, #0]
 800a386:	462a      	mov	r2, r5
 800a388:	4b05      	ldr	r3, [pc, #20]	@ (800a3a0 <_svfiprintf_r+0x1f0>)
 800a38a:	a904      	add	r1, sp, #16
 800a38c:	4638      	mov	r0, r7
 800a38e:	f000 f879 	bl	800a484 <_printf_i>
 800a392:	e7ed      	b.n	800a370 <_svfiprintf_r+0x1c0>
 800a394:	0800b266 	.word	0x0800b266
 800a398:	0800b270 	.word	0x0800b270
 800a39c:	00000000 	.word	0x00000000
 800a3a0:	0800a0f9 	.word	0x0800a0f9
 800a3a4:	0800b26c 	.word	0x0800b26c

0800a3a8 <_printf_common>:
 800a3a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3ac:	4616      	mov	r6, r2
 800a3ae:	4698      	mov	r8, r3
 800a3b0:	688a      	ldr	r2, [r1, #8]
 800a3b2:	690b      	ldr	r3, [r1, #16]
 800a3b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	bfb8      	it	lt
 800a3bc:	4613      	movlt	r3, r2
 800a3be:	6033      	str	r3, [r6, #0]
 800a3c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a3c4:	4607      	mov	r7, r0
 800a3c6:	460c      	mov	r4, r1
 800a3c8:	b10a      	cbz	r2, 800a3ce <_printf_common+0x26>
 800a3ca:	3301      	adds	r3, #1
 800a3cc:	6033      	str	r3, [r6, #0]
 800a3ce:	6823      	ldr	r3, [r4, #0]
 800a3d0:	0699      	lsls	r1, r3, #26
 800a3d2:	bf42      	ittt	mi
 800a3d4:	6833      	ldrmi	r3, [r6, #0]
 800a3d6:	3302      	addmi	r3, #2
 800a3d8:	6033      	strmi	r3, [r6, #0]
 800a3da:	6825      	ldr	r5, [r4, #0]
 800a3dc:	f015 0506 	ands.w	r5, r5, #6
 800a3e0:	d106      	bne.n	800a3f0 <_printf_common+0x48>
 800a3e2:	f104 0a19 	add.w	sl, r4, #25
 800a3e6:	68e3      	ldr	r3, [r4, #12]
 800a3e8:	6832      	ldr	r2, [r6, #0]
 800a3ea:	1a9b      	subs	r3, r3, r2
 800a3ec:	42ab      	cmp	r3, r5
 800a3ee:	dc26      	bgt.n	800a43e <_printf_common+0x96>
 800a3f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a3f4:	6822      	ldr	r2, [r4, #0]
 800a3f6:	3b00      	subs	r3, #0
 800a3f8:	bf18      	it	ne
 800a3fa:	2301      	movne	r3, #1
 800a3fc:	0692      	lsls	r2, r2, #26
 800a3fe:	d42b      	bmi.n	800a458 <_printf_common+0xb0>
 800a400:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a404:	4641      	mov	r1, r8
 800a406:	4638      	mov	r0, r7
 800a408:	47c8      	blx	r9
 800a40a:	3001      	adds	r0, #1
 800a40c:	d01e      	beq.n	800a44c <_printf_common+0xa4>
 800a40e:	6823      	ldr	r3, [r4, #0]
 800a410:	6922      	ldr	r2, [r4, #16]
 800a412:	f003 0306 	and.w	r3, r3, #6
 800a416:	2b04      	cmp	r3, #4
 800a418:	bf02      	ittt	eq
 800a41a:	68e5      	ldreq	r5, [r4, #12]
 800a41c:	6833      	ldreq	r3, [r6, #0]
 800a41e:	1aed      	subeq	r5, r5, r3
 800a420:	68a3      	ldr	r3, [r4, #8]
 800a422:	bf0c      	ite	eq
 800a424:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a428:	2500      	movne	r5, #0
 800a42a:	4293      	cmp	r3, r2
 800a42c:	bfc4      	itt	gt
 800a42e:	1a9b      	subgt	r3, r3, r2
 800a430:	18ed      	addgt	r5, r5, r3
 800a432:	2600      	movs	r6, #0
 800a434:	341a      	adds	r4, #26
 800a436:	42b5      	cmp	r5, r6
 800a438:	d11a      	bne.n	800a470 <_printf_common+0xc8>
 800a43a:	2000      	movs	r0, #0
 800a43c:	e008      	b.n	800a450 <_printf_common+0xa8>
 800a43e:	2301      	movs	r3, #1
 800a440:	4652      	mov	r2, sl
 800a442:	4641      	mov	r1, r8
 800a444:	4638      	mov	r0, r7
 800a446:	47c8      	blx	r9
 800a448:	3001      	adds	r0, #1
 800a44a:	d103      	bne.n	800a454 <_printf_common+0xac>
 800a44c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a454:	3501      	adds	r5, #1
 800a456:	e7c6      	b.n	800a3e6 <_printf_common+0x3e>
 800a458:	18e1      	adds	r1, r4, r3
 800a45a:	1c5a      	adds	r2, r3, #1
 800a45c:	2030      	movs	r0, #48	@ 0x30
 800a45e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a462:	4422      	add	r2, r4
 800a464:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a468:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a46c:	3302      	adds	r3, #2
 800a46e:	e7c7      	b.n	800a400 <_printf_common+0x58>
 800a470:	2301      	movs	r3, #1
 800a472:	4622      	mov	r2, r4
 800a474:	4641      	mov	r1, r8
 800a476:	4638      	mov	r0, r7
 800a478:	47c8      	blx	r9
 800a47a:	3001      	adds	r0, #1
 800a47c:	d0e6      	beq.n	800a44c <_printf_common+0xa4>
 800a47e:	3601      	adds	r6, #1
 800a480:	e7d9      	b.n	800a436 <_printf_common+0x8e>
	...

0800a484 <_printf_i>:
 800a484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a488:	7e0f      	ldrb	r7, [r1, #24]
 800a48a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a48c:	2f78      	cmp	r7, #120	@ 0x78
 800a48e:	4691      	mov	r9, r2
 800a490:	4680      	mov	r8, r0
 800a492:	460c      	mov	r4, r1
 800a494:	469a      	mov	sl, r3
 800a496:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a49a:	d807      	bhi.n	800a4ac <_printf_i+0x28>
 800a49c:	2f62      	cmp	r7, #98	@ 0x62
 800a49e:	d80a      	bhi.n	800a4b6 <_printf_i+0x32>
 800a4a0:	2f00      	cmp	r7, #0
 800a4a2:	f000 80d2 	beq.w	800a64a <_printf_i+0x1c6>
 800a4a6:	2f58      	cmp	r7, #88	@ 0x58
 800a4a8:	f000 80b9 	beq.w	800a61e <_printf_i+0x19a>
 800a4ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a4b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a4b4:	e03a      	b.n	800a52c <_printf_i+0xa8>
 800a4b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a4ba:	2b15      	cmp	r3, #21
 800a4bc:	d8f6      	bhi.n	800a4ac <_printf_i+0x28>
 800a4be:	a101      	add	r1, pc, #4	@ (adr r1, 800a4c4 <_printf_i+0x40>)
 800a4c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a4c4:	0800a51d 	.word	0x0800a51d
 800a4c8:	0800a531 	.word	0x0800a531
 800a4cc:	0800a4ad 	.word	0x0800a4ad
 800a4d0:	0800a4ad 	.word	0x0800a4ad
 800a4d4:	0800a4ad 	.word	0x0800a4ad
 800a4d8:	0800a4ad 	.word	0x0800a4ad
 800a4dc:	0800a531 	.word	0x0800a531
 800a4e0:	0800a4ad 	.word	0x0800a4ad
 800a4e4:	0800a4ad 	.word	0x0800a4ad
 800a4e8:	0800a4ad 	.word	0x0800a4ad
 800a4ec:	0800a4ad 	.word	0x0800a4ad
 800a4f0:	0800a631 	.word	0x0800a631
 800a4f4:	0800a55b 	.word	0x0800a55b
 800a4f8:	0800a5eb 	.word	0x0800a5eb
 800a4fc:	0800a4ad 	.word	0x0800a4ad
 800a500:	0800a4ad 	.word	0x0800a4ad
 800a504:	0800a653 	.word	0x0800a653
 800a508:	0800a4ad 	.word	0x0800a4ad
 800a50c:	0800a55b 	.word	0x0800a55b
 800a510:	0800a4ad 	.word	0x0800a4ad
 800a514:	0800a4ad 	.word	0x0800a4ad
 800a518:	0800a5f3 	.word	0x0800a5f3
 800a51c:	6833      	ldr	r3, [r6, #0]
 800a51e:	1d1a      	adds	r2, r3, #4
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	6032      	str	r2, [r6, #0]
 800a524:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a528:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a52c:	2301      	movs	r3, #1
 800a52e:	e09d      	b.n	800a66c <_printf_i+0x1e8>
 800a530:	6833      	ldr	r3, [r6, #0]
 800a532:	6820      	ldr	r0, [r4, #0]
 800a534:	1d19      	adds	r1, r3, #4
 800a536:	6031      	str	r1, [r6, #0]
 800a538:	0606      	lsls	r6, r0, #24
 800a53a:	d501      	bpl.n	800a540 <_printf_i+0xbc>
 800a53c:	681d      	ldr	r5, [r3, #0]
 800a53e:	e003      	b.n	800a548 <_printf_i+0xc4>
 800a540:	0645      	lsls	r5, r0, #25
 800a542:	d5fb      	bpl.n	800a53c <_printf_i+0xb8>
 800a544:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a548:	2d00      	cmp	r5, #0
 800a54a:	da03      	bge.n	800a554 <_printf_i+0xd0>
 800a54c:	232d      	movs	r3, #45	@ 0x2d
 800a54e:	426d      	negs	r5, r5
 800a550:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a554:	4859      	ldr	r0, [pc, #356]	@ (800a6bc <_printf_i+0x238>)
 800a556:	230a      	movs	r3, #10
 800a558:	e011      	b.n	800a57e <_printf_i+0xfa>
 800a55a:	6821      	ldr	r1, [r4, #0]
 800a55c:	6833      	ldr	r3, [r6, #0]
 800a55e:	0608      	lsls	r0, r1, #24
 800a560:	f853 5b04 	ldr.w	r5, [r3], #4
 800a564:	d402      	bmi.n	800a56c <_printf_i+0xe8>
 800a566:	0649      	lsls	r1, r1, #25
 800a568:	bf48      	it	mi
 800a56a:	b2ad      	uxthmi	r5, r5
 800a56c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a56e:	4853      	ldr	r0, [pc, #332]	@ (800a6bc <_printf_i+0x238>)
 800a570:	6033      	str	r3, [r6, #0]
 800a572:	bf14      	ite	ne
 800a574:	230a      	movne	r3, #10
 800a576:	2308      	moveq	r3, #8
 800a578:	2100      	movs	r1, #0
 800a57a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a57e:	6866      	ldr	r6, [r4, #4]
 800a580:	60a6      	str	r6, [r4, #8]
 800a582:	2e00      	cmp	r6, #0
 800a584:	bfa2      	ittt	ge
 800a586:	6821      	ldrge	r1, [r4, #0]
 800a588:	f021 0104 	bicge.w	r1, r1, #4
 800a58c:	6021      	strge	r1, [r4, #0]
 800a58e:	b90d      	cbnz	r5, 800a594 <_printf_i+0x110>
 800a590:	2e00      	cmp	r6, #0
 800a592:	d04b      	beq.n	800a62c <_printf_i+0x1a8>
 800a594:	4616      	mov	r6, r2
 800a596:	fbb5 f1f3 	udiv	r1, r5, r3
 800a59a:	fb03 5711 	mls	r7, r3, r1, r5
 800a59e:	5dc7      	ldrb	r7, [r0, r7]
 800a5a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a5a4:	462f      	mov	r7, r5
 800a5a6:	42bb      	cmp	r3, r7
 800a5a8:	460d      	mov	r5, r1
 800a5aa:	d9f4      	bls.n	800a596 <_printf_i+0x112>
 800a5ac:	2b08      	cmp	r3, #8
 800a5ae:	d10b      	bne.n	800a5c8 <_printf_i+0x144>
 800a5b0:	6823      	ldr	r3, [r4, #0]
 800a5b2:	07df      	lsls	r7, r3, #31
 800a5b4:	d508      	bpl.n	800a5c8 <_printf_i+0x144>
 800a5b6:	6923      	ldr	r3, [r4, #16]
 800a5b8:	6861      	ldr	r1, [r4, #4]
 800a5ba:	4299      	cmp	r1, r3
 800a5bc:	bfde      	ittt	le
 800a5be:	2330      	movle	r3, #48	@ 0x30
 800a5c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a5c4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a5c8:	1b92      	subs	r2, r2, r6
 800a5ca:	6122      	str	r2, [r4, #16]
 800a5cc:	f8cd a000 	str.w	sl, [sp]
 800a5d0:	464b      	mov	r3, r9
 800a5d2:	aa03      	add	r2, sp, #12
 800a5d4:	4621      	mov	r1, r4
 800a5d6:	4640      	mov	r0, r8
 800a5d8:	f7ff fee6 	bl	800a3a8 <_printf_common>
 800a5dc:	3001      	adds	r0, #1
 800a5de:	d14a      	bne.n	800a676 <_printf_i+0x1f2>
 800a5e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5e4:	b004      	add	sp, #16
 800a5e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5ea:	6823      	ldr	r3, [r4, #0]
 800a5ec:	f043 0320 	orr.w	r3, r3, #32
 800a5f0:	6023      	str	r3, [r4, #0]
 800a5f2:	4833      	ldr	r0, [pc, #204]	@ (800a6c0 <_printf_i+0x23c>)
 800a5f4:	2778      	movs	r7, #120	@ 0x78
 800a5f6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a5fa:	6823      	ldr	r3, [r4, #0]
 800a5fc:	6831      	ldr	r1, [r6, #0]
 800a5fe:	061f      	lsls	r7, r3, #24
 800a600:	f851 5b04 	ldr.w	r5, [r1], #4
 800a604:	d402      	bmi.n	800a60c <_printf_i+0x188>
 800a606:	065f      	lsls	r7, r3, #25
 800a608:	bf48      	it	mi
 800a60a:	b2ad      	uxthmi	r5, r5
 800a60c:	6031      	str	r1, [r6, #0]
 800a60e:	07d9      	lsls	r1, r3, #31
 800a610:	bf44      	itt	mi
 800a612:	f043 0320 	orrmi.w	r3, r3, #32
 800a616:	6023      	strmi	r3, [r4, #0]
 800a618:	b11d      	cbz	r5, 800a622 <_printf_i+0x19e>
 800a61a:	2310      	movs	r3, #16
 800a61c:	e7ac      	b.n	800a578 <_printf_i+0xf4>
 800a61e:	4827      	ldr	r0, [pc, #156]	@ (800a6bc <_printf_i+0x238>)
 800a620:	e7e9      	b.n	800a5f6 <_printf_i+0x172>
 800a622:	6823      	ldr	r3, [r4, #0]
 800a624:	f023 0320 	bic.w	r3, r3, #32
 800a628:	6023      	str	r3, [r4, #0]
 800a62a:	e7f6      	b.n	800a61a <_printf_i+0x196>
 800a62c:	4616      	mov	r6, r2
 800a62e:	e7bd      	b.n	800a5ac <_printf_i+0x128>
 800a630:	6833      	ldr	r3, [r6, #0]
 800a632:	6825      	ldr	r5, [r4, #0]
 800a634:	6961      	ldr	r1, [r4, #20]
 800a636:	1d18      	adds	r0, r3, #4
 800a638:	6030      	str	r0, [r6, #0]
 800a63a:	062e      	lsls	r6, r5, #24
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	d501      	bpl.n	800a644 <_printf_i+0x1c0>
 800a640:	6019      	str	r1, [r3, #0]
 800a642:	e002      	b.n	800a64a <_printf_i+0x1c6>
 800a644:	0668      	lsls	r0, r5, #25
 800a646:	d5fb      	bpl.n	800a640 <_printf_i+0x1bc>
 800a648:	8019      	strh	r1, [r3, #0]
 800a64a:	2300      	movs	r3, #0
 800a64c:	6123      	str	r3, [r4, #16]
 800a64e:	4616      	mov	r6, r2
 800a650:	e7bc      	b.n	800a5cc <_printf_i+0x148>
 800a652:	6833      	ldr	r3, [r6, #0]
 800a654:	1d1a      	adds	r2, r3, #4
 800a656:	6032      	str	r2, [r6, #0]
 800a658:	681e      	ldr	r6, [r3, #0]
 800a65a:	6862      	ldr	r2, [r4, #4]
 800a65c:	2100      	movs	r1, #0
 800a65e:	4630      	mov	r0, r6
 800a660:	f7f5 fdbe 	bl	80001e0 <memchr>
 800a664:	b108      	cbz	r0, 800a66a <_printf_i+0x1e6>
 800a666:	1b80      	subs	r0, r0, r6
 800a668:	6060      	str	r0, [r4, #4]
 800a66a:	6863      	ldr	r3, [r4, #4]
 800a66c:	6123      	str	r3, [r4, #16]
 800a66e:	2300      	movs	r3, #0
 800a670:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a674:	e7aa      	b.n	800a5cc <_printf_i+0x148>
 800a676:	6923      	ldr	r3, [r4, #16]
 800a678:	4632      	mov	r2, r6
 800a67a:	4649      	mov	r1, r9
 800a67c:	4640      	mov	r0, r8
 800a67e:	47d0      	blx	sl
 800a680:	3001      	adds	r0, #1
 800a682:	d0ad      	beq.n	800a5e0 <_printf_i+0x15c>
 800a684:	6823      	ldr	r3, [r4, #0]
 800a686:	079b      	lsls	r3, r3, #30
 800a688:	d413      	bmi.n	800a6b2 <_printf_i+0x22e>
 800a68a:	68e0      	ldr	r0, [r4, #12]
 800a68c:	9b03      	ldr	r3, [sp, #12]
 800a68e:	4298      	cmp	r0, r3
 800a690:	bfb8      	it	lt
 800a692:	4618      	movlt	r0, r3
 800a694:	e7a6      	b.n	800a5e4 <_printf_i+0x160>
 800a696:	2301      	movs	r3, #1
 800a698:	4632      	mov	r2, r6
 800a69a:	4649      	mov	r1, r9
 800a69c:	4640      	mov	r0, r8
 800a69e:	47d0      	blx	sl
 800a6a0:	3001      	adds	r0, #1
 800a6a2:	d09d      	beq.n	800a5e0 <_printf_i+0x15c>
 800a6a4:	3501      	adds	r5, #1
 800a6a6:	68e3      	ldr	r3, [r4, #12]
 800a6a8:	9903      	ldr	r1, [sp, #12]
 800a6aa:	1a5b      	subs	r3, r3, r1
 800a6ac:	42ab      	cmp	r3, r5
 800a6ae:	dcf2      	bgt.n	800a696 <_printf_i+0x212>
 800a6b0:	e7eb      	b.n	800a68a <_printf_i+0x206>
 800a6b2:	2500      	movs	r5, #0
 800a6b4:	f104 0619 	add.w	r6, r4, #25
 800a6b8:	e7f5      	b.n	800a6a6 <_printf_i+0x222>
 800a6ba:	bf00      	nop
 800a6bc:	0800b277 	.word	0x0800b277
 800a6c0:	0800b288 	.word	0x0800b288

0800a6c4 <__sflush_r>:
 800a6c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a6c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6cc:	0716      	lsls	r6, r2, #28
 800a6ce:	4605      	mov	r5, r0
 800a6d0:	460c      	mov	r4, r1
 800a6d2:	d454      	bmi.n	800a77e <__sflush_r+0xba>
 800a6d4:	684b      	ldr	r3, [r1, #4]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	dc02      	bgt.n	800a6e0 <__sflush_r+0x1c>
 800a6da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	dd48      	ble.n	800a772 <__sflush_r+0xae>
 800a6e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a6e2:	2e00      	cmp	r6, #0
 800a6e4:	d045      	beq.n	800a772 <__sflush_r+0xae>
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a6ec:	682f      	ldr	r7, [r5, #0]
 800a6ee:	6a21      	ldr	r1, [r4, #32]
 800a6f0:	602b      	str	r3, [r5, #0]
 800a6f2:	d030      	beq.n	800a756 <__sflush_r+0x92>
 800a6f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a6f6:	89a3      	ldrh	r3, [r4, #12]
 800a6f8:	0759      	lsls	r1, r3, #29
 800a6fa:	d505      	bpl.n	800a708 <__sflush_r+0x44>
 800a6fc:	6863      	ldr	r3, [r4, #4]
 800a6fe:	1ad2      	subs	r2, r2, r3
 800a700:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a702:	b10b      	cbz	r3, 800a708 <__sflush_r+0x44>
 800a704:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a706:	1ad2      	subs	r2, r2, r3
 800a708:	2300      	movs	r3, #0
 800a70a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a70c:	6a21      	ldr	r1, [r4, #32]
 800a70e:	4628      	mov	r0, r5
 800a710:	47b0      	blx	r6
 800a712:	1c43      	adds	r3, r0, #1
 800a714:	89a3      	ldrh	r3, [r4, #12]
 800a716:	d106      	bne.n	800a726 <__sflush_r+0x62>
 800a718:	6829      	ldr	r1, [r5, #0]
 800a71a:	291d      	cmp	r1, #29
 800a71c:	d82b      	bhi.n	800a776 <__sflush_r+0xb2>
 800a71e:	4a2a      	ldr	r2, [pc, #168]	@ (800a7c8 <__sflush_r+0x104>)
 800a720:	410a      	asrs	r2, r1
 800a722:	07d6      	lsls	r6, r2, #31
 800a724:	d427      	bmi.n	800a776 <__sflush_r+0xb2>
 800a726:	2200      	movs	r2, #0
 800a728:	6062      	str	r2, [r4, #4]
 800a72a:	04d9      	lsls	r1, r3, #19
 800a72c:	6922      	ldr	r2, [r4, #16]
 800a72e:	6022      	str	r2, [r4, #0]
 800a730:	d504      	bpl.n	800a73c <__sflush_r+0x78>
 800a732:	1c42      	adds	r2, r0, #1
 800a734:	d101      	bne.n	800a73a <__sflush_r+0x76>
 800a736:	682b      	ldr	r3, [r5, #0]
 800a738:	b903      	cbnz	r3, 800a73c <__sflush_r+0x78>
 800a73a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a73c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a73e:	602f      	str	r7, [r5, #0]
 800a740:	b1b9      	cbz	r1, 800a772 <__sflush_r+0xae>
 800a742:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a746:	4299      	cmp	r1, r3
 800a748:	d002      	beq.n	800a750 <__sflush_r+0x8c>
 800a74a:	4628      	mov	r0, r5
 800a74c:	f7ff fbd4 	bl	8009ef8 <_free_r>
 800a750:	2300      	movs	r3, #0
 800a752:	6363      	str	r3, [r4, #52]	@ 0x34
 800a754:	e00d      	b.n	800a772 <__sflush_r+0xae>
 800a756:	2301      	movs	r3, #1
 800a758:	4628      	mov	r0, r5
 800a75a:	47b0      	blx	r6
 800a75c:	4602      	mov	r2, r0
 800a75e:	1c50      	adds	r0, r2, #1
 800a760:	d1c9      	bne.n	800a6f6 <__sflush_r+0x32>
 800a762:	682b      	ldr	r3, [r5, #0]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d0c6      	beq.n	800a6f6 <__sflush_r+0x32>
 800a768:	2b1d      	cmp	r3, #29
 800a76a:	d001      	beq.n	800a770 <__sflush_r+0xac>
 800a76c:	2b16      	cmp	r3, #22
 800a76e:	d11e      	bne.n	800a7ae <__sflush_r+0xea>
 800a770:	602f      	str	r7, [r5, #0]
 800a772:	2000      	movs	r0, #0
 800a774:	e022      	b.n	800a7bc <__sflush_r+0xf8>
 800a776:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a77a:	b21b      	sxth	r3, r3
 800a77c:	e01b      	b.n	800a7b6 <__sflush_r+0xf2>
 800a77e:	690f      	ldr	r7, [r1, #16]
 800a780:	2f00      	cmp	r7, #0
 800a782:	d0f6      	beq.n	800a772 <__sflush_r+0xae>
 800a784:	0793      	lsls	r3, r2, #30
 800a786:	680e      	ldr	r6, [r1, #0]
 800a788:	bf08      	it	eq
 800a78a:	694b      	ldreq	r3, [r1, #20]
 800a78c:	600f      	str	r7, [r1, #0]
 800a78e:	bf18      	it	ne
 800a790:	2300      	movne	r3, #0
 800a792:	eba6 0807 	sub.w	r8, r6, r7
 800a796:	608b      	str	r3, [r1, #8]
 800a798:	f1b8 0f00 	cmp.w	r8, #0
 800a79c:	dde9      	ble.n	800a772 <__sflush_r+0xae>
 800a79e:	6a21      	ldr	r1, [r4, #32]
 800a7a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a7a2:	4643      	mov	r3, r8
 800a7a4:	463a      	mov	r2, r7
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	47b0      	blx	r6
 800a7aa:	2800      	cmp	r0, #0
 800a7ac:	dc08      	bgt.n	800a7c0 <__sflush_r+0xfc>
 800a7ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7b6:	81a3      	strh	r3, [r4, #12]
 800a7b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a7bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7c0:	4407      	add	r7, r0
 800a7c2:	eba8 0800 	sub.w	r8, r8, r0
 800a7c6:	e7e7      	b.n	800a798 <__sflush_r+0xd4>
 800a7c8:	dfbffffe 	.word	0xdfbffffe

0800a7cc <_fflush_r>:
 800a7cc:	b538      	push	{r3, r4, r5, lr}
 800a7ce:	690b      	ldr	r3, [r1, #16]
 800a7d0:	4605      	mov	r5, r0
 800a7d2:	460c      	mov	r4, r1
 800a7d4:	b913      	cbnz	r3, 800a7dc <_fflush_r+0x10>
 800a7d6:	2500      	movs	r5, #0
 800a7d8:	4628      	mov	r0, r5
 800a7da:	bd38      	pop	{r3, r4, r5, pc}
 800a7dc:	b118      	cbz	r0, 800a7e6 <_fflush_r+0x1a>
 800a7de:	6a03      	ldr	r3, [r0, #32]
 800a7e0:	b90b      	cbnz	r3, 800a7e6 <_fflush_r+0x1a>
 800a7e2:	f7ff f9d7 	bl	8009b94 <__sinit>
 800a7e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d0f3      	beq.n	800a7d6 <_fflush_r+0xa>
 800a7ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a7f0:	07d0      	lsls	r0, r2, #31
 800a7f2:	d404      	bmi.n	800a7fe <_fflush_r+0x32>
 800a7f4:	0599      	lsls	r1, r3, #22
 800a7f6:	d402      	bmi.n	800a7fe <_fflush_r+0x32>
 800a7f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7fa:	f7ff fb4e 	bl	8009e9a <__retarget_lock_acquire_recursive>
 800a7fe:	4628      	mov	r0, r5
 800a800:	4621      	mov	r1, r4
 800a802:	f7ff ff5f 	bl	800a6c4 <__sflush_r>
 800a806:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a808:	07da      	lsls	r2, r3, #31
 800a80a:	4605      	mov	r5, r0
 800a80c:	d4e4      	bmi.n	800a7d8 <_fflush_r+0xc>
 800a80e:	89a3      	ldrh	r3, [r4, #12]
 800a810:	059b      	lsls	r3, r3, #22
 800a812:	d4e1      	bmi.n	800a7d8 <_fflush_r+0xc>
 800a814:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a816:	f7ff fb41 	bl	8009e9c <__retarget_lock_release_recursive>
 800a81a:	e7dd      	b.n	800a7d8 <_fflush_r+0xc>

0800a81c <fiprintf>:
 800a81c:	b40e      	push	{r1, r2, r3}
 800a81e:	b503      	push	{r0, r1, lr}
 800a820:	4601      	mov	r1, r0
 800a822:	ab03      	add	r3, sp, #12
 800a824:	4805      	ldr	r0, [pc, #20]	@ (800a83c <fiprintf+0x20>)
 800a826:	f853 2b04 	ldr.w	r2, [r3], #4
 800a82a:	6800      	ldr	r0, [r0, #0]
 800a82c:	9301      	str	r3, [sp, #4]
 800a82e:	f000 f88f 	bl	800a950 <_vfiprintf_r>
 800a832:	b002      	add	sp, #8
 800a834:	f85d eb04 	ldr.w	lr, [sp], #4
 800a838:	b003      	add	sp, #12
 800a83a:	4770      	bx	lr
 800a83c:	20000108 	.word	0x20000108

0800a840 <memmove>:
 800a840:	4288      	cmp	r0, r1
 800a842:	b510      	push	{r4, lr}
 800a844:	eb01 0402 	add.w	r4, r1, r2
 800a848:	d902      	bls.n	800a850 <memmove+0x10>
 800a84a:	4284      	cmp	r4, r0
 800a84c:	4623      	mov	r3, r4
 800a84e:	d807      	bhi.n	800a860 <memmove+0x20>
 800a850:	1e43      	subs	r3, r0, #1
 800a852:	42a1      	cmp	r1, r4
 800a854:	d008      	beq.n	800a868 <memmove+0x28>
 800a856:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a85a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a85e:	e7f8      	b.n	800a852 <memmove+0x12>
 800a860:	4402      	add	r2, r0
 800a862:	4601      	mov	r1, r0
 800a864:	428a      	cmp	r2, r1
 800a866:	d100      	bne.n	800a86a <memmove+0x2a>
 800a868:	bd10      	pop	{r4, pc}
 800a86a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a86e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a872:	e7f7      	b.n	800a864 <memmove+0x24>

0800a874 <_sbrk_r>:
 800a874:	b538      	push	{r3, r4, r5, lr}
 800a876:	4d06      	ldr	r5, [pc, #24]	@ (800a890 <_sbrk_r+0x1c>)
 800a878:	2300      	movs	r3, #0
 800a87a:	4604      	mov	r4, r0
 800a87c:	4608      	mov	r0, r1
 800a87e:	602b      	str	r3, [r5, #0]
 800a880:	f7f6 fd72 	bl	8001368 <_sbrk>
 800a884:	1c43      	adds	r3, r0, #1
 800a886:	d102      	bne.n	800a88e <_sbrk_r+0x1a>
 800a888:	682b      	ldr	r3, [r5, #0]
 800a88a:	b103      	cbz	r3, 800a88e <_sbrk_r+0x1a>
 800a88c:	6023      	str	r3, [r4, #0]
 800a88e:	bd38      	pop	{r3, r4, r5, pc}
 800a890:	200020d8 	.word	0x200020d8

0800a894 <abort>:
 800a894:	b508      	push	{r3, lr}
 800a896:	2006      	movs	r0, #6
 800a898:	f000 fa2e 	bl	800acf8 <raise>
 800a89c:	2001      	movs	r0, #1
 800a89e:	f7f6 fceb 	bl	8001278 <_exit>

0800a8a2 <_realloc_r>:
 800a8a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8a6:	4680      	mov	r8, r0
 800a8a8:	4615      	mov	r5, r2
 800a8aa:	460c      	mov	r4, r1
 800a8ac:	b921      	cbnz	r1, 800a8b8 <_realloc_r+0x16>
 800a8ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8b2:	4611      	mov	r1, r2
 800a8b4:	f7ff bb94 	b.w	8009fe0 <_malloc_r>
 800a8b8:	b92a      	cbnz	r2, 800a8c6 <_realloc_r+0x24>
 800a8ba:	f7ff fb1d 	bl	8009ef8 <_free_r>
 800a8be:	2400      	movs	r4, #0
 800a8c0:	4620      	mov	r0, r4
 800a8c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8c6:	f000 fa33 	bl	800ad30 <_malloc_usable_size_r>
 800a8ca:	4285      	cmp	r5, r0
 800a8cc:	4606      	mov	r6, r0
 800a8ce:	d802      	bhi.n	800a8d6 <_realloc_r+0x34>
 800a8d0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a8d4:	d8f4      	bhi.n	800a8c0 <_realloc_r+0x1e>
 800a8d6:	4629      	mov	r1, r5
 800a8d8:	4640      	mov	r0, r8
 800a8da:	f7ff fb81 	bl	8009fe0 <_malloc_r>
 800a8de:	4607      	mov	r7, r0
 800a8e0:	2800      	cmp	r0, #0
 800a8e2:	d0ec      	beq.n	800a8be <_realloc_r+0x1c>
 800a8e4:	42b5      	cmp	r5, r6
 800a8e6:	462a      	mov	r2, r5
 800a8e8:	4621      	mov	r1, r4
 800a8ea:	bf28      	it	cs
 800a8ec:	4632      	movcs	r2, r6
 800a8ee:	f7ff fad6 	bl	8009e9e <memcpy>
 800a8f2:	4621      	mov	r1, r4
 800a8f4:	4640      	mov	r0, r8
 800a8f6:	f7ff faff 	bl	8009ef8 <_free_r>
 800a8fa:	463c      	mov	r4, r7
 800a8fc:	e7e0      	b.n	800a8c0 <_realloc_r+0x1e>

0800a8fe <__sfputc_r>:
 800a8fe:	6893      	ldr	r3, [r2, #8]
 800a900:	3b01      	subs	r3, #1
 800a902:	2b00      	cmp	r3, #0
 800a904:	b410      	push	{r4}
 800a906:	6093      	str	r3, [r2, #8]
 800a908:	da08      	bge.n	800a91c <__sfputc_r+0x1e>
 800a90a:	6994      	ldr	r4, [r2, #24]
 800a90c:	42a3      	cmp	r3, r4
 800a90e:	db01      	blt.n	800a914 <__sfputc_r+0x16>
 800a910:	290a      	cmp	r1, #10
 800a912:	d103      	bne.n	800a91c <__sfputc_r+0x1e>
 800a914:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a918:	f000 b932 	b.w	800ab80 <__swbuf_r>
 800a91c:	6813      	ldr	r3, [r2, #0]
 800a91e:	1c58      	adds	r0, r3, #1
 800a920:	6010      	str	r0, [r2, #0]
 800a922:	7019      	strb	r1, [r3, #0]
 800a924:	4608      	mov	r0, r1
 800a926:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a92a:	4770      	bx	lr

0800a92c <__sfputs_r>:
 800a92c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a92e:	4606      	mov	r6, r0
 800a930:	460f      	mov	r7, r1
 800a932:	4614      	mov	r4, r2
 800a934:	18d5      	adds	r5, r2, r3
 800a936:	42ac      	cmp	r4, r5
 800a938:	d101      	bne.n	800a93e <__sfputs_r+0x12>
 800a93a:	2000      	movs	r0, #0
 800a93c:	e007      	b.n	800a94e <__sfputs_r+0x22>
 800a93e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a942:	463a      	mov	r2, r7
 800a944:	4630      	mov	r0, r6
 800a946:	f7ff ffda 	bl	800a8fe <__sfputc_r>
 800a94a:	1c43      	adds	r3, r0, #1
 800a94c:	d1f3      	bne.n	800a936 <__sfputs_r+0xa>
 800a94e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a950 <_vfiprintf_r>:
 800a950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a954:	460d      	mov	r5, r1
 800a956:	b09d      	sub	sp, #116	@ 0x74
 800a958:	4614      	mov	r4, r2
 800a95a:	4698      	mov	r8, r3
 800a95c:	4606      	mov	r6, r0
 800a95e:	b118      	cbz	r0, 800a968 <_vfiprintf_r+0x18>
 800a960:	6a03      	ldr	r3, [r0, #32]
 800a962:	b90b      	cbnz	r3, 800a968 <_vfiprintf_r+0x18>
 800a964:	f7ff f916 	bl	8009b94 <__sinit>
 800a968:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a96a:	07d9      	lsls	r1, r3, #31
 800a96c:	d405      	bmi.n	800a97a <_vfiprintf_r+0x2a>
 800a96e:	89ab      	ldrh	r3, [r5, #12]
 800a970:	059a      	lsls	r2, r3, #22
 800a972:	d402      	bmi.n	800a97a <_vfiprintf_r+0x2a>
 800a974:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a976:	f7ff fa90 	bl	8009e9a <__retarget_lock_acquire_recursive>
 800a97a:	89ab      	ldrh	r3, [r5, #12]
 800a97c:	071b      	lsls	r3, r3, #28
 800a97e:	d501      	bpl.n	800a984 <_vfiprintf_r+0x34>
 800a980:	692b      	ldr	r3, [r5, #16]
 800a982:	b99b      	cbnz	r3, 800a9ac <_vfiprintf_r+0x5c>
 800a984:	4629      	mov	r1, r5
 800a986:	4630      	mov	r0, r6
 800a988:	f000 f938 	bl	800abfc <__swsetup_r>
 800a98c:	b170      	cbz	r0, 800a9ac <_vfiprintf_r+0x5c>
 800a98e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a990:	07dc      	lsls	r4, r3, #31
 800a992:	d504      	bpl.n	800a99e <_vfiprintf_r+0x4e>
 800a994:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a998:	b01d      	add	sp, #116	@ 0x74
 800a99a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a99e:	89ab      	ldrh	r3, [r5, #12]
 800a9a0:	0598      	lsls	r0, r3, #22
 800a9a2:	d4f7      	bmi.n	800a994 <_vfiprintf_r+0x44>
 800a9a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a9a6:	f7ff fa79 	bl	8009e9c <__retarget_lock_release_recursive>
 800a9aa:	e7f3      	b.n	800a994 <_vfiprintf_r+0x44>
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9b0:	2320      	movs	r3, #32
 800a9b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a9b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9ba:	2330      	movs	r3, #48	@ 0x30
 800a9bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ab6c <_vfiprintf_r+0x21c>
 800a9c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a9c4:	f04f 0901 	mov.w	r9, #1
 800a9c8:	4623      	mov	r3, r4
 800a9ca:	469a      	mov	sl, r3
 800a9cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9d0:	b10a      	cbz	r2, 800a9d6 <_vfiprintf_r+0x86>
 800a9d2:	2a25      	cmp	r2, #37	@ 0x25
 800a9d4:	d1f9      	bne.n	800a9ca <_vfiprintf_r+0x7a>
 800a9d6:	ebba 0b04 	subs.w	fp, sl, r4
 800a9da:	d00b      	beq.n	800a9f4 <_vfiprintf_r+0xa4>
 800a9dc:	465b      	mov	r3, fp
 800a9de:	4622      	mov	r2, r4
 800a9e0:	4629      	mov	r1, r5
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	f7ff ffa2 	bl	800a92c <__sfputs_r>
 800a9e8:	3001      	adds	r0, #1
 800a9ea:	f000 80a7 	beq.w	800ab3c <_vfiprintf_r+0x1ec>
 800a9ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9f0:	445a      	add	r2, fp
 800a9f2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a9f4:	f89a 3000 	ldrb.w	r3, [sl]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	f000 809f 	beq.w	800ab3c <_vfiprintf_r+0x1ec>
 800a9fe:	2300      	movs	r3, #0
 800aa00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aa04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa08:	f10a 0a01 	add.w	sl, sl, #1
 800aa0c:	9304      	str	r3, [sp, #16]
 800aa0e:	9307      	str	r3, [sp, #28]
 800aa10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa14:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa16:	4654      	mov	r4, sl
 800aa18:	2205      	movs	r2, #5
 800aa1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa1e:	4853      	ldr	r0, [pc, #332]	@ (800ab6c <_vfiprintf_r+0x21c>)
 800aa20:	f7f5 fbde 	bl	80001e0 <memchr>
 800aa24:	9a04      	ldr	r2, [sp, #16]
 800aa26:	b9d8      	cbnz	r0, 800aa60 <_vfiprintf_r+0x110>
 800aa28:	06d1      	lsls	r1, r2, #27
 800aa2a:	bf44      	itt	mi
 800aa2c:	2320      	movmi	r3, #32
 800aa2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa32:	0713      	lsls	r3, r2, #28
 800aa34:	bf44      	itt	mi
 800aa36:	232b      	movmi	r3, #43	@ 0x2b
 800aa38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa3c:	f89a 3000 	ldrb.w	r3, [sl]
 800aa40:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa42:	d015      	beq.n	800aa70 <_vfiprintf_r+0x120>
 800aa44:	9a07      	ldr	r2, [sp, #28]
 800aa46:	4654      	mov	r4, sl
 800aa48:	2000      	movs	r0, #0
 800aa4a:	f04f 0c0a 	mov.w	ip, #10
 800aa4e:	4621      	mov	r1, r4
 800aa50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa54:	3b30      	subs	r3, #48	@ 0x30
 800aa56:	2b09      	cmp	r3, #9
 800aa58:	d94b      	bls.n	800aaf2 <_vfiprintf_r+0x1a2>
 800aa5a:	b1b0      	cbz	r0, 800aa8a <_vfiprintf_r+0x13a>
 800aa5c:	9207      	str	r2, [sp, #28]
 800aa5e:	e014      	b.n	800aa8a <_vfiprintf_r+0x13a>
 800aa60:	eba0 0308 	sub.w	r3, r0, r8
 800aa64:	fa09 f303 	lsl.w	r3, r9, r3
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	9304      	str	r3, [sp, #16]
 800aa6c:	46a2      	mov	sl, r4
 800aa6e:	e7d2      	b.n	800aa16 <_vfiprintf_r+0xc6>
 800aa70:	9b03      	ldr	r3, [sp, #12]
 800aa72:	1d19      	adds	r1, r3, #4
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	9103      	str	r1, [sp, #12]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	bfbb      	ittet	lt
 800aa7c:	425b      	neglt	r3, r3
 800aa7e:	f042 0202 	orrlt.w	r2, r2, #2
 800aa82:	9307      	strge	r3, [sp, #28]
 800aa84:	9307      	strlt	r3, [sp, #28]
 800aa86:	bfb8      	it	lt
 800aa88:	9204      	strlt	r2, [sp, #16]
 800aa8a:	7823      	ldrb	r3, [r4, #0]
 800aa8c:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa8e:	d10a      	bne.n	800aaa6 <_vfiprintf_r+0x156>
 800aa90:	7863      	ldrb	r3, [r4, #1]
 800aa92:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa94:	d132      	bne.n	800aafc <_vfiprintf_r+0x1ac>
 800aa96:	9b03      	ldr	r3, [sp, #12]
 800aa98:	1d1a      	adds	r2, r3, #4
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	9203      	str	r2, [sp, #12]
 800aa9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aaa2:	3402      	adds	r4, #2
 800aaa4:	9305      	str	r3, [sp, #20]
 800aaa6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ab7c <_vfiprintf_r+0x22c>
 800aaaa:	7821      	ldrb	r1, [r4, #0]
 800aaac:	2203      	movs	r2, #3
 800aaae:	4650      	mov	r0, sl
 800aab0:	f7f5 fb96 	bl	80001e0 <memchr>
 800aab4:	b138      	cbz	r0, 800aac6 <_vfiprintf_r+0x176>
 800aab6:	9b04      	ldr	r3, [sp, #16]
 800aab8:	eba0 000a 	sub.w	r0, r0, sl
 800aabc:	2240      	movs	r2, #64	@ 0x40
 800aabe:	4082      	lsls	r2, r0
 800aac0:	4313      	orrs	r3, r2
 800aac2:	3401      	adds	r4, #1
 800aac4:	9304      	str	r3, [sp, #16]
 800aac6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaca:	4829      	ldr	r0, [pc, #164]	@ (800ab70 <_vfiprintf_r+0x220>)
 800aacc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aad0:	2206      	movs	r2, #6
 800aad2:	f7f5 fb85 	bl	80001e0 <memchr>
 800aad6:	2800      	cmp	r0, #0
 800aad8:	d03f      	beq.n	800ab5a <_vfiprintf_r+0x20a>
 800aada:	4b26      	ldr	r3, [pc, #152]	@ (800ab74 <_vfiprintf_r+0x224>)
 800aadc:	bb1b      	cbnz	r3, 800ab26 <_vfiprintf_r+0x1d6>
 800aade:	9b03      	ldr	r3, [sp, #12]
 800aae0:	3307      	adds	r3, #7
 800aae2:	f023 0307 	bic.w	r3, r3, #7
 800aae6:	3308      	adds	r3, #8
 800aae8:	9303      	str	r3, [sp, #12]
 800aaea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaec:	443b      	add	r3, r7
 800aaee:	9309      	str	r3, [sp, #36]	@ 0x24
 800aaf0:	e76a      	b.n	800a9c8 <_vfiprintf_r+0x78>
 800aaf2:	fb0c 3202 	mla	r2, ip, r2, r3
 800aaf6:	460c      	mov	r4, r1
 800aaf8:	2001      	movs	r0, #1
 800aafa:	e7a8      	b.n	800aa4e <_vfiprintf_r+0xfe>
 800aafc:	2300      	movs	r3, #0
 800aafe:	3401      	adds	r4, #1
 800ab00:	9305      	str	r3, [sp, #20]
 800ab02:	4619      	mov	r1, r3
 800ab04:	f04f 0c0a 	mov.w	ip, #10
 800ab08:	4620      	mov	r0, r4
 800ab0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab0e:	3a30      	subs	r2, #48	@ 0x30
 800ab10:	2a09      	cmp	r2, #9
 800ab12:	d903      	bls.n	800ab1c <_vfiprintf_r+0x1cc>
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d0c6      	beq.n	800aaa6 <_vfiprintf_r+0x156>
 800ab18:	9105      	str	r1, [sp, #20]
 800ab1a:	e7c4      	b.n	800aaa6 <_vfiprintf_r+0x156>
 800ab1c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab20:	4604      	mov	r4, r0
 800ab22:	2301      	movs	r3, #1
 800ab24:	e7f0      	b.n	800ab08 <_vfiprintf_r+0x1b8>
 800ab26:	ab03      	add	r3, sp, #12
 800ab28:	9300      	str	r3, [sp, #0]
 800ab2a:	462a      	mov	r2, r5
 800ab2c:	4b12      	ldr	r3, [pc, #72]	@ (800ab78 <_vfiprintf_r+0x228>)
 800ab2e:	a904      	add	r1, sp, #16
 800ab30:	4630      	mov	r0, r6
 800ab32:	f3af 8000 	nop.w
 800ab36:	4607      	mov	r7, r0
 800ab38:	1c78      	adds	r0, r7, #1
 800ab3a:	d1d6      	bne.n	800aaea <_vfiprintf_r+0x19a>
 800ab3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab3e:	07d9      	lsls	r1, r3, #31
 800ab40:	d405      	bmi.n	800ab4e <_vfiprintf_r+0x1fe>
 800ab42:	89ab      	ldrh	r3, [r5, #12]
 800ab44:	059a      	lsls	r2, r3, #22
 800ab46:	d402      	bmi.n	800ab4e <_vfiprintf_r+0x1fe>
 800ab48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab4a:	f7ff f9a7 	bl	8009e9c <__retarget_lock_release_recursive>
 800ab4e:	89ab      	ldrh	r3, [r5, #12]
 800ab50:	065b      	lsls	r3, r3, #25
 800ab52:	f53f af1f 	bmi.w	800a994 <_vfiprintf_r+0x44>
 800ab56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab58:	e71e      	b.n	800a998 <_vfiprintf_r+0x48>
 800ab5a:	ab03      	add	r3, sp, #12
 800ab5c:	9300      	str	r3, [sp, #0]
 800ab5e:	462a      	mov	r2, r5
 800ab60:	4b05      	ldr	r3, [pc, #20]	@ (800ab78 <_vfiprintf_r+0x228>)
 800ab62:	a904      	add	r1, sp, #16
 800ab64:	4630      	mov	r0, r6
 800ab66:	f7ff fc8d 	bl	800a484 <_printf_i>
 800ab6a:	e7e4      	b.n	800ab36 <_vfiprintf_r+0x1e6>
 800ab6c:	0800b266 	.word	0x0800b266
 800ab70:	0800b270 	.word	0x0800b270
 800ab74:	00000000 	.word	0x00000000
 800ab78:	0800a92d 	.word	0x0800a92d
 800ab7c:	0800b26c 	.word	0x0800b26c

0800ab80 <__swbuf_r>:
 800ab80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab82:	460e      	mov	r6, r1
 800ab84:	4614      	mov	r4, r2
 800ab86:	4605      	mov	r5, r0
 800ab88:	b118      	cbz	r0, 800ab92 <__swbuf_r+0x12>
 800ab8a:	6a03      	ldr	r3, [r0, #32]
 800ab8c:	b90b      	cbnz	r3, 800ab92 <__swbuf_r+0x12>
 800ab8e:	f7ff f801 	bl	8009b94 <__sinit>
 800ab92:	69a3      	ldr	r3, [r4, #24]
 800ab94:	60a3      	str	r3, [r4, #8]
 800ab96:	89a3      	ldrh	r3, [r4, #12]
 800ab98:	071a      	lsls	r2, r3, #28
 800ab9a:	d501      	bpl.n	800aba0 <__swbuf_r+0x20>
 800ab9c:	6923      	ldr	r3, [r4, #16]
 800ab9e:	b943      	cbnz	r3, 800abb2 <__swbuf_r+0x32>
 800aba0:	4621      	mov	r1, r4
 800aba2:	4628      	mov	r0, r5
 800aba4:	f000 f82a 	bl	800abfc <__swsetup_r>
 800aba8:	b118      	cbz	r0, 800abb2 <__swbuf_r+0x32>
 800abaa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800abae:	4638      	mov	r0, r7
 800abb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abb2:	6823      	ldr	r3, [r4, #0]
 800abb4:	6922      	ldr	r2, [r4, #16]
 800abb6:	1a98      	subs	r0, r3, r2
 800abb8:	6963      	ldr	r3, [r4, #20]
 800abba:	b2f6      	uxtb	r6, r6
 800abbc:	4283      	cmp	r3, r0
 800abbe:	4637      	mov	r7, r6
 800abc0:	dc05      	bgt.n	800abce <__swbuf_r+0x4e>
 800abc2:	4621      	mov	r1, r4
 800abc4:	4628      	mov	r0, r5
 800abc6:	f7ff fe01 	bl	800a7cc <_fflush_r>
 800abca:	2800      	cmp	r0, #0
 800abcc:	d1ed      	bne.n	800abaa <__swbuf_r+0x2a>
 800abce:	68a3      	ldr	r3, [r4, #8]
 800abd0:	3b01      	subs	r3, #1
 800abd2:	60a3      	str	r3, [r4, #8]
 800abd4:	6823      	ldr	r3, [r4, #0]
 800abd6:	1c5a      	adds	r2, r3, #1
 800abd8:	6022      	str	r2, [r4, #0]
 800abda:	701e      	strb	r6, [r3, #0]
 800abdc:	6962      	ldr	r2, [r4, #20]
 800abde:	1c43      	adds	r3, r0, #1
 800abe0:	429a      	cmp	r2, r3
 800abe2:	d004      	beq.n	800abee <__swbuf_r+0x6e>
 800abe4:	89a3      	ldrh	r3, [r4, #12]
 800abe6:	07db      	lsls	r3, r3, #31
 800abe8:	d5e1      	bpl.n	800abae <__swbuf_r+0x2e>
 800abea:	2e0a      	cmp	r6, #10
 800abec:	d1df      	bne.n	800abae <__swbuf_r+0x2e>
 800abee:	4621      	mov	r1, r4
 800abf0:	4628      	mov	r0, r5
 800abf2:	f7ff fdeb 	bl	800a7cc <_fflush_r>
 800abf6:	2800      	cmp	r0, #0
 800abf8:	d0d9      	beq.n	800abae <__swbuf_r+0x2e>
 800abfa:	e7d6      	b.n	800abaa <__swbuf_r+0x2a>

0800abfc <__swsetup_r>:
 800abfc:	b538      	push	{r3, r4, r5, lr}
 800abfe:	4b29      	ldr	r3, [pc, #164]	@ (800aca4 <__swsetup_r+0xa8>)
 800ac00:	4605      	mov	r5, r0
 800ac02:	6818      	ldr	r0, [r3, #0]
 800ac04:	460c      	mov	r4, r1
 800ac06:	b118      	cbz	r0, 800ac10 <__swsetup_r+0x14>
 800ac08:	6a03      	ldr	r3, [r0, #32]
 800ac0a:	b90b      	cbnz	r3, 800ac10 <__swsetup_r+0x14>
 800ac0c:	f7fe ffc2 	bl	8009b94 <__sinit>
 800ac10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac14:	0719      	lsls	r1, r3, #28
 800ac16:	d422      	bmi.n	800ac5e <__swsetup_r+0x62>
 800ac18:	06da      	lsls	r2, r3, #27
 800ac1a:	d407      	bmi.n	800ac2c <__swsetup_r+0x30>
 800ac1c:	2209      	movs	r2, #9
 800ac1e:	602a      	str	r2, [r5, #0]
 800ac20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac24:	81a3      	strh	r3, [r4, #12]
 800ac26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac2a:	e033      	b.n	800ac94 <__swsetup_r+0x98>
 800ac2c:	0758      	lsls	r0, r3, #29
 800ac2e:	d512      	bpl.n	800ac56 <__swsetup_r+0x5a>
 800ac30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac32:	b141      	cbz	r1, 800ac46 <__swsetup_r+0x4a>
 800ac34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac38:	4299      	cmp	r1, r3
 800ac3a:	d002      	beq.n	800ac42 <__swsetup_r+0x46>
 800ac3c:	4628      	mov	r0, r5
 800ac3e:	f7ff f95b 	bl	8009ef8 <_free_r>
 800ac42:	2300      	movs	r3, #0
 800ac44:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac46:	89a3      	ldrh	r3, [r4, #12]
 800ac48:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ac4c:	81a3      	strh	r3, [r4, #12]
 800ac4e:	2300      	movs	r3, #0
 800ac50:	6063      	str	r3, [r4, #4]
 800ac52:	6923      	ldr	r3, [r4, #16]
 800ac54:	6023      	str	r3, [r4, #0]
 800ac56:	89a3      	ldrh	r3, [r4, #12]
 800ac58:	f043 0308 	orr.w	r3, r3, #8
 800ac5c:	81a3      	strh	r3, [r4, #12]
 800ac5e:	6923      	ldr	r3, [r4, #16]
 800ac60:	b94b      	cbnz	r3, 800ac76 <__swsetup_r+0x7a>
 800ac62:	89a3      	ldrh	r3, [r4, #12]
 800ac64:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ac68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac6c:	d003      	beq.n	800ac76 <__swsetup_r+0x7a>
 800ac6e:	4621      	mov	r1, r4
 800ac70:	4628      	mov	r0, r5
 800ac72:	f000 f88b 	bl	800ad8c <__smakebuf_r>
 800ac76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac7a:	f013 0201 	ands.w	r2, r3, #1
 800ac7e:	d00a      	beq.n	800ac96 <__swsetup_r+0x9a>
 800ac80:	2200      	movs	r2, #0
 800ac82:	60a2      	str	r2, [r4, #8]
 800ac84:	6962      	ldr	r2, [r4, #20]
 800ac86:	4252      	negs	r2, r2
 800ac88:	61a2      	str	r2, [r4, #24]
 800ac8a:	6922      	ldr	r2, [r4, #16]
 800ac8c:	b942      	cbnz	r2, 800aca0 <__swsetup_r+0xa4>
 800ac8e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ac92:	d1c5      	bne.n	800ac20 <__swsetup_r+0x24>
 800ac94:	bd38      	pop	{r3, r4, r5, pc}
 800ac96:	0799      	lsls	r1, r3, #30
 800ac98:	bf58      	it	pl
 800ac9a:	6962      	ldrpl	r2, [r4, #20]
 800ac9c:	60a2      	str	r2, [r4, #8]
 800ac9e:	e7f4      	b.n	800ac8a <__swsetup_r+0x8e>
 800aca0:	2000      	movs	r0, #0
 800aca2:	e7f7      	b.n	800ac94 <__swsetup_r+0x98>
 800aca4:	20000108 	.word	0x20000108

0800aca8 <_raise_r>:
 800aca8:	291f      	cmp	r1, #31
 800acaa:	b538      	push	{r3, r4, r5, lr}
 800acac:	4605      	mov	r5, r0
 800acae:	460c      	mov	r4, r1
 800acb0:	d904      	bls.n	800acbc <_raise_r+0x14>
 800acb2:	2316      	movs	r3, #22
 800acb4:	6003      	str	r3, [r0, #0]
 800acb6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800acba:	bd38      	pop	{r3, r4, r5, pc}
 800acbc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800acbe:	b112      	cbz	r2, 800acc6 <_raise_r+0x1e>
 800acc0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800acc4:	b94b      	cbnz	r3, 800acda <_raise_r+0x32>
 800acc6:	4628      	mov	r0, r5
 800acc8:	f000 f830 	bl	800ad2c <_getpid_r>
 800accc:	4622      	mov	r2, r4
 800acce:	4601      	mov	r1, r0
 800acd0:	4628      	mov	r0, r5
 800acd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acd6:	f000 b817 	b.w	800ad08 <_kill_r>
 800acda:	2b01      	cmp	r3, #1
 800acdc:	d00a      	beq.n	800acf4 <_raise_r+0x4c>
 800acde:	1c59      	adds	r1, r3, #1
 800ace0:	d103      	bne.n	800acea <_raise_r+0x42>
 800ace2:	2316      	movs	r3, #22
 800ace4:	6003      	str	r3, [r0, #0]
 800ace6:	2001      	movs	r0, #1
 800ace8:	e7e7      	b.n	800acba <_raise_r+0x12>
 800acea:	2100      	movs	r1, #0
 800acec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800acf0:	4620      	mov	r0, r4
 800acf2:	4798      	blx	r3
 800acf4:	2000      	movs	r0, #0
 800acf6:	e7e0      	b.n	800acba <_raise_r+0x12>

0800acf8 <raise>:
 800acf8:	4b02      	ldr	r3, [pc, #8]	@ (800ad04 <raise+0xc>)
 800acfa:	4601      	mov	r1, r0
 800acfc:	6818      	ldr	r0, [r3, #0]
 800acfe:	f7ff bfd3 	b.w	800aca8 <_raise_r>
 800ad02:	bf00      	nop
 800ad04:	20000108 	.word	0x20000108

0800ad08 <_kill_r>:
 800ad08:	b538      	push	{r3, r4, r5, lr}
 800ad0a:	4d07      	ldr	r5, [pc, #28]	@ (800ad28 <_kill_r+0x20>)
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	4604      	mov	r4, r0
 800ad10:	4608      	mov	r0, r1
 800ad12:	4611      	mov	r1, r2
 800ad14:	602b      	str	r3, [r5, #0]
 800ad16:	f7f6 fa9f 	bl	8001258 <_kill>
 800ad1a:	1c43      	adds	r3, r0, #1
 800ad1c:	d102      	bne.n	800ad24 <_kill_r+0x1c>
 800ad1e:	682b      	ldr	r3, [r5, #0]
 800ad20:	b103      	cbz	r3, 800ad24 <_kill_r+0x1c>
 800ad22:	6023      	str	r3, [r4, #0]
 800ad24:	bd38      	pop	{r3, r4, r5, pc}
 800ad26:	bf00      	nop
 800ad28:	200020d8 	.word	0x200020d8

0800ad2c <_getpid_r>:
 800ad2c:	f7f6 ba8c 	b.w	8001248 <_getpid>

0800ad30 <_malloc_usable_size_r>:
 800ad30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad34:	1f18      	subs	r0, r3, #4
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	bfbc      	itt	lt
 800ad3a:	580b      	ldrlt	r3, [r1, r0]
 800ad3c:	18c0      	addlt	r0, r0, r3
 800ad3e:	4770      	bx	lr

0800ad40 <__swhatbuf_r>:
 800ad40:	b570      	push	{r4, r5, r6, lr}
 800ad42:	460c      	mov	r4, r1
 800ad44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad48:	2900      	cmp	r1, #0
 800ad4a:	b096      	sub	sp, #88	@ 0x58
 800ad4c:	4615      	mov	r5, r2
 800ad4e:	461e      	mov	r6, r3
 800ad50:	da0d      	bge.n	800ad6e <__swhatbuf_r+0x2e>
 800ad52:	89a3      	ldrh	r3, [r4, #12]
 800ad54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ad58:	f04f 0100 	mov.w	r1, #0
 800ad5c:	bf14      	ite	ne
 800ad5e:	2340      	movne	r3, #64	@ 0x40
 800ad60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ad64:	2000      	movs	r0, #0
 800ad66:	6031      	str	r1, [r6, #0]
 800ad68:	602b      	str	r3, [r5, #0]
 800ad6a:	b016      	add	sp, #88	@ 0x58
 800ad6c:	bd70      	pop	{r4, r5, r6, pc}
 800ad6e:	466a      	mov	r2, sp
 800ad70:	f000 f848 	bl	800ae04 <_fstat_r>
 800ad74:	2800      	cmp	r0, #0
 800ad76:	dbec      	blt.n	800ad52 <__swhatbuf_r+0x12>
 800ad78:	9901      	ldr	r1, [sp, #4]
 800ad7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ad7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ad82:	4259      	negs	r1, r3
 800ad84:	4159      	adcs	r1, r3
 800ad86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad8a:	e7eb      	b.n	800ad64 <__swhatbuf_r+0x24>

0800ad8c <__smakebuf_r>:
 800ad8c:	898b      	ldrh	r3, [r1, #12]
 800ad8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad90:	079d      	lsls	r5, r3, #30
 800ad92:	4606      	mov	r6, r0
 800ad94:	460c      	mov	r4, r1
 800ad96:	d507      	bpl.n	800ada8 <__smakebuf_r+0x1c>
 800ad98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ad9c:	6023      	str	r3, [r4, #0]
 800ad9e:	6123      	str	r3, [r4, #16]
 800ada0:	2301      	movs	r3, #1
 800ada2:	6163      	str	r3, [r4, #20]
 800ada4:	b003      	add	sp, #12
 800ada6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ada8:	ab01      	add	r3, sp, #4
 800adaa:	466a      	mov	r2, sp
 800adac:	f7ff ffc8 	bl	800ad40 <__swhatbuf_r>
 800adb0:	9f00      	ldr	r7, [sp, #0]
 800adb2:	4605      	mov	r5, r0
 800adb4:	4639      	mov	r1, r7
 800adb6:	4630      	mov	r0, r6
 800adb8:	f7ff f912 	bl	8009fe0 <_malloc_r>
 800adbc:	b948      	cbnz	r0, 800add2 <__smakebuf_r+0x46>
 800adbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adc2:	059a      	lsls	r2, r3, #22
 800adc4:	d4ee      	bmi.n	800ada4 <__smakebuf_r+0x18>
 800adc6:	f023 0303 	bic.w	r3, r3, #3
 800adca:	f043 0302 	orr.w	r3, r3, #2
 800adce:	81a3      	strh	r3, [r4, #12]
 800add0:	e7e2      	b.n	800ad98 <__smakebuf_r+0xc>
 800add2:	89a3      	ldrh	r3, [r4, #12]
 800add4:	6020      	str	r0, [r4, #0]
 800add6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adda:	81a3      	strh	r3, [r4, #12]
 800addc:	9b01      	ldr	r3, [sp, #4]
 800adde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ade2:	b15b      	cbz	r3, 800adfc <__smakebuf_r+0x70>
 800ade4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ade8:	4630      	mov	r0, r6
 800adea:	f000 f81d 	bl	800ae28 <_isatty_r>
 800adee:	b128      	cbz	r0, 800adfc <__smakebuf_r+0x70>
 800adf0:	89a3      	ldrh	r3, [r4, #12]
 800adf2:	f023 0303 	bic.w	r3, r3, #3
 800adf6:	f043 0301 	orr.w	r3, r3, #1
 800adfa:	81a3      	strh	r3, [r4, #12]
 800adfc:	89a3      	ldrh	r3, [r4, #12]
 800adfe:	431d      	orrs	r5, r3
 800ae00:	81a5      	strh	r5, [r4, #12]
 800ae02:	e7cf      	b.n	800ada4 <__smakebuf_r+0x18>

0800ae04 <_fstat_r>:
 800ae04:	b538      	push	{r3, r4, r5, lr}
 800ae06:	4d07      	ldr	r5, [pc, #28]	@ (800ae24 <_fstat_r+0x20>)
 800ae08:	2300      	movs	r3, #0
 800ae0a:	4604      	mov	r4, r0
 800ae0c:	4608      	mov	r0, r1
 800ae0e:	4611      	mov	r1, r2
 800ae10:	602b      	str	r3, [r5, #0]
 800ae12:	f7f6 fa81 	bl	8001318 <_fstat>
 800ae16:	1c43      	adds	r3, r0, #1
 800ae18:	d102      	bne.n	800ae20 <_fstat_r+0x1c>
 800ae1a:	682b      	ldr	r3, [r5, #0]
 800ae1c:	b103      	cbz	r3, 800ae20 <_fstat_r+0x1c>
 800ae1e:	6023      	str	r3, [r4, #0]
 800ae20:	bd38      	pop	{r3, r4, r5, pc}
 800ae22:	bf00      	nop
 800ae24:	200020d8 	.word	0x200020d8

0800ae28 <_isatty_r>:
 800ae28:	b538      	push	{r3, r4, r5, lr}
 800ae2a:	4d06      	ldr	r5, [pc, #24]	@ (800ae44 <_isatty_r+0x1c>)
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	4604      	mov	r4, r0
 800ae30:	4608      	mov	r0, r1
 800ae32:	602b      	str	r3, [r5, #0]
 800ae34:	f7f6 fa80 	bl	8001338 <_isatty>
 800ae38:	1c43      	adds	r3, r0, #1
 800ae3a:	d102      	bne.n	800ae42 <_isatty_r+0x1a>
 800ae3c:	682b      	ldr	r3, [r5, #0]
 800ae3e:	b103      	cbz	r3, 800ae42 <_isatty_r+0x1a>
 800ae40:	6023      	str	r3, [r4, #0]
 800ae42:	bd38      	pop	{r3, r4, r5, pc}
 800ae44:	200020d8 	.word	0x200020d8

0800ae48 <_init>:
 800ae48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae4a:	bf00      	nop
 800ae4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae4e:	bc08      	pop	{r3}
 800ae50:	469e      	mov	lr, r3
 800ae52:	4770      	bx	lr

0800ae54 <_fini>:
 800ae54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae56:	bf00      	nop
 800ae58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae5a:	bc08      	pop	{r3}
 800ae5c:	469e      	mov	lr, r3
 800ae5e:	4770      	bx	lr
