// Seed: 2099499905
module module_0 ();
  id_1 :
  assert property (@(posedge 1) id_1)
  else $display(1);
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1
);
  assign id_3[1'b0] = 1 ? 1 : 1;
  module_0();
endmodule
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire module_2,
    input wor id_7,
    input wand id_8,
    input supply1 id_9,
    input uwire id_10,
    output wor id_11,
    output wire id_12,
    input uwire id_13,
    output uwire id_14,
    output supply0 id_15,
    input wire id_16,
    output wand id_17,
    input tri0 id_18,
    input tri0 id_19
);
  wire id_21;
  supply0 id_22;
  wor id_23, id_24;
  tri0 id_25;
  assign id_14 = 1;
  assign id_25 = 1'b0 ==? id_18;
  wire id_26;
  wire id_27;
  assign id_23 = 1;
  assign id_22 = 1;
  wire id_28;
  module_0();
endmodule
