{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "22", "@year": "2019", "@timestamp": "2019-10-22T07:49:51.000051-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2011", "@month": "12"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA/HIPEAC"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@country": "est", "organization": [{"$": "Computer Dept./HIPEAC"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750071"}, "@dptid": "104750071"}, "author": [{"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "FPGA-based systems in information and communication", "abstracts": "This tutorial is intended to give introduction to FPGA-based systems, to illustrate advantages of these systems in terms of technical characteristics and economic aspects, to demonstrate design steps on practical examples, and to discuss potential benefits and case studies targeted to the scope of the conference. It will be also shown that teaching FPGA-based systems is very important in engineering education and in University of Aveiro (Portugal) it has been supported from 2009 by the Hewlett Packard grant entitled \u00abUse of HP Mobile Technology to Enhance Teaching Reconfigurable Systems for Electrical and Computer Engineering Curricula\u00bb. The tutorial can also be seen as a dissemination of the results demonstrating how the HP mobile technology has been used to create a stimulating environment to encourage collaborative and interactive learning, to provide better interaction between the students and teachers, to extend opportunities for design space exploration in the scope of reconfigurable systems, to work more efficiently with tutorials, design templates and libraries, to provide for fast exchange of design ideas between the students and the students and teachers, and to ultimately reduce the gap between the industrial requirements and capabilities of engineering training. \u00a9 2011 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETI/IEETA/HIPEAC"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Int. Conf. Appl. Inf. Commun. Technol., AICT", "@country": "usa", "issuetitle": "2011 5th International Conference on Application of Information and Communication Technologies, AICT 2011", "@type": "p", "publicationyear": {"@first": "2011"}, "isbn": {"$": "9781612848310", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2011 5th International Conference on Application of Information and Communication Technologies, AICT 2011", "conflocation": {"city-group": "Baku", "@country": "aze"}, "confcode": "88118", "confdate": {"enddate": {"@day": "14", "@year": "2011", "@month": "10"}, "startdate": {"@day": "12", "@year": "2011", "@month": "10"}}}}}, "sourcetitle": "2011 5th International Conference on Application of Information and Communication Technologies, AICT 2011", "article-number": "6110989", "@srcid": "21100197163", "publicationdate": {"year": "2011", "date-text": {"@xfab-added": "true", "$": "2011"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "3315"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "408.1", "classification-description": "Structural Design, General"}, {"classification-code": "656.2", "classification-description": "Space Research"}, {"classification-code": "716", "classification-description": "Electronic Equipment, Radar, Radio and Television"}, {"classification-code": "901.2", "classification-description": "Education"}, {"classification-code": "903", "classification-description": "Information Science"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "SOCI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2012 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "23", "@year": "2012", "@month": "01"}}, "itemidlist": {"itemid": [{"$": "364102030", "@idtype": "PUI"}, {"$": "20120414704595", "@idtype": "CPX"}, {"$": "84855955504", "@idtype": "SCP"}, {"$": "84855955504", "@idtype": "SGR"}], "ce:doi": "10.1109/ICAICT.2011.6110989"}}, "tail": {"bibliography": {"@refcount": "40", "reference": [{"ref-fulltext": "G. Estrin, \"Organization of Computer Systems - The Fixed Plus Variable Structure Computer\", Proc. Western Joint Computer Conf., New York, 1960, pp. 33-40.", "@id": "1", "ref-info": {"ref-title": {"ref-titletext": "Organization of Computer Systems - The Fixed Plus Variable Structure Computer"}, "refd-itemidlist": {"itemid": {"$": "84959101495", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "40"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "Proc. Western Joint Computer Conf., New York, 1960"}}, {"ref-fulltext": "G. Estrin, \"Reconfigurable Computer Origins: The UCLA Fixed-Plus-Variable (F+V) Structure Computer\", IEEE Annals of the History of Computing, 2002, pp. 3-9. (Pubitemid 35467889)", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable computer origins: The UCLA fixed-plus-variable (F+V) structure computer"}, "refd-itemidlist": {"itemid": {"$": "0036817822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24", "@issue": "4"}, "pagerange": {"@first": "3", "@last": "9"}}, "ref-text": "DOI 10.1109/MAHC.2002.1114865", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "IEEE Annals of the History of Computing"}}, {"ref-fulltext": "K. Compton and S. Hauck, \"Reconfigurable Computing: A Survey of Systems and Software\", ACM Computing Surveys, vol. 34, no. 2, June 2002, pp. 171-210.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable Computing: A Survey of Systems and Software"}, "refd-itemidlist": {"itemid": {"$": "0000227930", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "34", "@issue": "2"}, "pagerange": {"@first": "171", "@last": "210"}}, "ref-text": "June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Compton", "ce:indexed-name": "Compton K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Hauck", "ce:indexed-name": "Hauck S."}]}, "ref-sourcetitle": "ACM Computing Surveys"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Teaching Reconfigurable Systems: Methods, Tools, Tutorials and Projects\", IEEE Trans. on Education, vol. 48, no. 2, May 2005, pp. 290-300. (Pubitemid 40784514)", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Teaching reconfigurable systems: Methods, tools, tutorials, and projects"}, "refd-itemidlist": {"itemid": {"$": "20344363169", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "2"}, "pagerange": {"@first": "290", "@last": "300"}}, "ref-text": "DOI 10.1109/TE.2004.842909", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Transactions on Education"}}, {"ref-fulltext": "P. Sundararajan, \"High Performance Computing Using FPGAs\", white paper, Xilinx WP375 (v1.0), September 10, 2010.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "84855913070", "@idtype": "SGR"}}, "ref-text": "white paper, Xilinx WP375 (v1.0), September 10", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Sundararajan", "ce:indexed-name": "Sundararajan P."}]}, "ref-sourcetitle": "High Performance Computing Using FPGAs"}}, {"ref-fulltext": "Xilinx 7 series FPGAs, Product brief, 2011, available at: www.xilinx.com/publications/prod-mktg/7-Series-Product-Brief.pdf.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "www.xilinx.com/publications/prod_mktg/7-Series-Product-Brief.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84855970982", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Xilinx 7 Series FPGAs, Product Brief"}}, {"ref-fulltext": "Altera product catalog, version 11.0, 2011, available at: www.altera.com/literature/sg/product-catalog.pdf.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "www.altera.com/literature/sg/product-catalog.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84855979177", "@idtype": "SGR"}}, "ref-text": "version 11.0, available at", "ref-sourcetitle": "Altera Product Catalog"}}, {"ref-fulltext": "Xilinx 7 Series FPGAs Overview, DS180 (v1.7), July 6, 2011.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84855945026", "@idtype": "SGR"}}, "ref-text": "DS180 (v1.7), July 6", "ref-sourcetitle": "Xilinx 7 Series FPGAs Overview"}}, {"ref-fulltext": "X. Wu, P. Gopalan, and G. Lara, \"Xilinx Next Generation 28 nm FPGA Technology Overview\", white paper, WP312 (v1.1), March 26, 2011.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "79953105744", "@idtype": "SGR"}}, "ref-text": "white paper, WP312 (v1.1), March 26", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu X."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Gopalan", "ce:indexed-name": "Gopalan P."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Lara", "ce:indexed-name": "Lara G."}]}, "ref-sourcetitle": "Xilinx next Generation 28 Nm FPGA Technology Overview"}}, {"ref-fulltext": "D. MacMillen, M. Butts, R. Camposano, D. Hill, and T.W. Williams, \"An Industrial View of Electronic Design Automation\", IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol. 19, no. 12, December 2000, pp. 1428-1448. (Pubitemid 32870322)", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Industrial view of electronic design automation"}, "refd-itemidlist": {"itemid": {"$": "0034428916", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "19", "@issue": "12"}, "pagerange": {"@first": "1428", "@last": "1448"}}, "ref-text": "DOI 10.1109/43.898825", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "MacMillen", "ce:indexed-name": "MacMillen D."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Butts", "ce:indexed-name": "Butts M."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Camposano", "ce:indexed-name": "Camposano R."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Hill", "ce:indexed-name": "Hill D."}, {"@seq": "5", "ce:initials": "T.W.", "@_fa": "true", "ce:surname": "Williams", "ce:indexed-name": "Williams T.W."}]}, "ref-sourcetitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}}, {"ref-fulltext": "O. Garreau and J. Lo, \"Scaling Up to TeraFLOPs Performance with the Virtex-7 Family and High-Level Synthesis\", white paper, WP387 (v1.0), February 16, 2011.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84855970983", "@idtype": "SGR"}}, "ref-text": "white paper, WP387 (v1.0), February 16", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Garreau", "ce:indexed-name": "Garreau O."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lo", "ce:indexed-name": "Lo J."}]}, "ref-sourcetitle": "Scaling Up to TeraFLOPs Performance with the Virtex-7 Family and High-Level Synthesis"}}, {"ref-fulltext": "Xcell-Journal, issue 74, first quarter, 2011.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84855963295", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "74"}}, "ref-text": "first quarter", "ref-sourcetitle": "Xcell-Journal"}}, {"ref-fulltext": "K. Benkrid, \"High Performance Reconfigurable Computing: From Applications to Hardware\", IAENG Int. Journal of Computer Science, advance online publication: 19 February 2008.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "High Performance Reconfigurable Computing: From Applications to Hardware"}, "refd-itemidlist": {"itemid": {"$": "77956084935", "@idtype": "SGR"}}, "ref-text": "19 February", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Benkrid", "ce:indexed-name": "Benkrid K."}]}, "ref-sourcetitle": "IAENG Int. Journal of Computer Science, Advance Online Publication"}}, {"ref-fulltext": "E.S. Chung, E. Nurvitadhi, J.C. Hoe, B. Falsafi, and K. Mai, \"A Complexity-Effective Architecture for Accelerating Full-System Multiprocessor Simulations Using FPGAs\", Proc. ACM/SIGDA 16th Int. Symposium on Field Programmable Gate Arrays, FPGA 2008, Monterey, California, USA, February 2008, pp. 77-86.", "@id": "14", "ref-info": {"ref-title": {"ref-titletext": "A Complexity-Effective Architecture for Accelerating Full-System Multiprocessor Simulations Using FPGAs"}, "refd-itemidlist": {"itemid": {"$": "70349311122", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "77", "@last": "86"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.S.", "@_fa": "true", "ce:surname": "Chung", "ce:indexed-name": "Chung E.S."}, {"@seq": "2", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Nurvitadhi", "ce:indexed-name": "Nurvitadhi E."}, {"@seq": "3", "ce:initials": "J.C.", "@_fa": "true", "ce:surname": "Hoe", "ce:indexed-name": "Hoe J.C."}, {"@seq": "4", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Falsafi", "ce:indexed-name": "Falsafi B."}, {"@seq": "5", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Mai", "ce:indexed-name": "Mai K."}]}, "ref-sourcetitle": "Proc. ACM/SIGDA 16th Int. Symposium on Field Programmable Gate Arrays, FPGA 2008, Monterey, California, USA, February 2008"}}, {"ref-fulltext": "C. Claus, W. Stechele, M. Kovatsch, J. Angermeier, and J. Teich. \"A comparison of embedded reconfigurable video-processing architectures\", Proc. 18thInt. Conf. on Field Programmable Logic and Applications - FPL'2008, Heidelberg, Germany, September 2008, pp. 587-590.", "@id": "15", "ref-info": {"ref-title": {"ref-titletext": "A comparison of embedded reconfigurable video-processing architectures"}, "refd-itemidlist": {"itemid": {"$": "54949126790", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "587", "@last": "590"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Claus", "ce:indexed-name": "Claus C."}, {"@seq": "2", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Stechele", "ce:indexed-name": "Stechele W."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kovatsch", "ce:indexed-name": "Kovatsch M."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Angermeier", "ce:indexed-name": "Angermeier J."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teich", "ce:indexed-name": "Teich J."}]}, "ref-sourcetitle": "Proc. 18thInt. Conf. on Field Programmable Logic and Applications - FPL'2008, Heidelberg, Germany, September 2008"}}, {"ref-fulltext": "T. Saegusa, T. Maruyama, and Y. Yamaguchi, \"How Fast is an FPGA in Image Processing?\", Proc. 18th Int. Conf. on Field Programmable Logic and Applications - FPL'2008, Heidelberg, Germany, September 2008, pp. 77-82.", "@id": "16", "ref-info": {"ref-title": {"ref-titletext": "How Fast is an FPGA in Image Processing?"}, "refd-itemidlist": {"itemid": {"$": "54949151159", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "77", "@last": "82"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Saegusa", "ce:indexed-name": "Saegusa T."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "3", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Yamaguchi", "ce:indexed-name": "Yamaguchi Y."}]}, "ref-sourcetitle": "Proc. 18th Int. Conf. on Field Programmable Logic and Applications - FPL'2008, Heidelberg, Germany, September 2008"}}, {"ref-fulltext": "B. Cope, P.Y.K. Cheung, W. Luk, and L. Howes, \"Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study\", IEEE Trans. on Computers, vol. 59, no. 4, April 2010, pp. 433-448.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study"}, "refd-itemidlist": {"itemid": {"$": "77649253148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "433", "@last": "448"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Cope", "ce:indexed-name": "Cope B."}, {"@seq": "2", "ce:initials": "P.Y.K.", "@_fa": "true", "ce:surname": "Cheung", "ce:indexed-name": "Cheung P.Y.K."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Howes", "ce:indexed-name": "Howes L."}]}, "ref-sourcetitle": "IEEE Trans. on Computers"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers\", Proc. 45th ACM/IEEE Design Automation Conference - DAC'2008,Anaheim, California, USA, June 2008, pp. 780 - 785.", "@id": "18", "ref-info": {"ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45th ACM/IEEE Design Automation Conference - DAC'2008,Anaheim, California, USA, June 2008"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari. \"Reconfigurable Hardware SAT Solvers: A Survey of Systems\", IEEE Trans. on Computers, vol. 53, issue 11, 2004, pp. 1449-1461.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable Hardware SAT Solvers: A Survey of Systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. on Computers"}}, {"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Data processing on FPGAs\", Proc. VLDB Endowment, vol. 2, no. 1, Lyon, France, August 2009, pp. 910-921.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Data processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "77952261145", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "1"}, "pagerange": {"@first": "910", "@last": "921"}}, "ref-text": "Lyon, France, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Proc. VLDB Endowment"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices, Ph.D. thesis, ETH, Zurich, 2010.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", - Proc. 21stInt. Conf. on Field Programmable Logic and Applications FPL'2011, Creete, Greece, September 2011.", "@id": "22", "ref-info": {"ref-title": {"ref-titletext": "Implementation in FPGA of Address-based Data Sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. 21stInt. Conf. on Field Programmable Logic and Applications FPL'2011, Creete, Greece, September 2011"}}, {"ref-fulltext": "R.D. Chamberlain and N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems\", Proc. 3rdInt. Workshop on High-Performance Reconfigurable Computing Technology and Applications, Portland, Oregon, USA, November 2009, pp. 39-46.", "@id": "23", "ref-info": {"ref-title": {"ref-titletext": "Sorting on Architecturally Diverse Computer Systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rdInt. Workshop on High-Performance Reconfigurable Computing Technology and Applications, Portland, Oregon, USA, November 2009"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, R. Oliveira, D. Mihhailov, and A. Sudnitson, \"Processing Tree-like Data Structures in Different Computing Platforms\", Proc. Int. Conf. on Informatics and Computer Applications - ICICA' 2011, Dubai, UAE, March 2011, pp. 112-116.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Processing Tree-like Data Structures in Different Computing Platforms"}, "refd-itemidlist": {"itemid": {"$": "84855953668", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "112", "@last": "116"}}, "ref-text": "UAE, March", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira R."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Informatics and Computer Applications - ICICA' 2011, Dubai"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and A. Neves, \"Modeling and Implementation of Automatic System for Garage Control\", Proc. of ICROS-SICE Int. Joint Conf. - ICCAS-SICE'2009, Fukuoka, Japan, August, 2009, pp. 4295-4300.", "@id": "25", "ref-info": {"ref-title": {"ref-titletext": "Modeling and Implementation of Automatic System for Garage Control"}, "refd-itemidlist": {"itemid": {"$": "77951104922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "4295", "@last": "4300"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Neves", "ce:indexed-name": "Neves A."}]}, "ref-sourcetitle": "Proc. of ICROS-SICE Int. Joint Conf. - ICCAS-SICE'2009, Fukuoka, Japan, August, 2009"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari. \"A Software/Reconfigurable Hardware SAT Solver\", IEEE Trans. on VLSI Systems, vol. 12, no. 4, 2004, pp. 408-419.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A Software/Reconfigurable Hardware SAT Solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}, {"ref-fulltext": "V. Sklyarov, \"Hardware/Software Modeling of FPGA-based Systems\", Parallel Algorithms and Applications, ISSN 1063-7192, vol. 17, no. 1, 2002, pp. 19-39.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Hardware/Software Modeling of FPGA-based Systems"}, "refd-itemidlist": {"itemid": {"$": "20344405844", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "17", "@issue": "1"}, "pagerange": {"@first": "19", "@last": "39"}}, "ref-text": "ISSN 1063-7192", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Parallel Algorithms and Applications"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and A. Neves, \"Modeling and Implementation of Automatic System for Garage Control\", Proc. ICROS-SICE Int. Joint Conf. - ICCAS-SICE'2009, Fukuoka, Japan, August 2009, pp. 4295-4300.", "@id": "28", "ref-info": {"ref-title": {"ref-titletext": "Modeling and Implementation of Automatic System for Garage Control"}, "refd-itemidlist": {"itemid": {"$": "77951104922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "4295", "@last": "4300"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Neves", "ce:indexed-name": "Neves A."}]}, "ref-sourcetitle": "Proc. ICROS-SICE Int. Joint Conf. - ICCAS-SICE'2009, Fukuoka, Japan, August 2009"}}, {"ref-fulltext": "S.T. Soldado, FPGA Urban Traffic Control Simulation and Evaluation Platform, M.Sc. thesis, University of Aveiro, 2009, available at: http://www.ieeta.pt/~skl/Research/From2008/MSc/Sergio.pdf.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-website": {"ce:e-address": {"$": "http://www.ieeta.pt/~skl/Research/From2008/MSc/Sergio.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84855970984", "@idtype": "SGR"}}, "ref-text": "M.Sc. thesis, University of Aveiro, available at", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.T.", "@_fa": "true", "ce:surname": "Soldado", "ce:indexed-name": "Soldado S.T."}]}, "ref-sourcetitle": "FPGA Urban Traffic Control Simulation and Evaluation Platform"}}, {"ref-fulltext": "M. Almeida, B. Pimentel, V. Sklyarov, and I. Skliarova, \"Design Tools for Rapid Prototyping of Embedded Controllers\", Proc. 3rdInt. Conf. on Autonomous Robots and Agents - ICARA'2006, Palmerston North, New Zealand, December 2006, pp. 683-688.", "@id": "30", "ref-info": {"ref-title": {"ref-titletext": "Design Tools for Rapid Prototyping of Embedded Controllers"}, "refd-itemidlist": {"itemid": {"$": "77951111297", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "683", "@last": "688"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 3rdInt. Conf. on Autonomous Robots and Agents - ICARA'2006, Palmerston North, New Zealand, December 2006"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Lima, \"Design and Implementation of Communicating Fixed and Variable Instruction Set Processors\", Proc. 2ndInt. Conf. on Computer and Electrical Engineering - ICCEE 2009, Dubai, UAE, December 2009, pp. 163-167.", "@id": "31", "ref-info": {"ref-title": {"ref-titletext": "Design and Implementation of Communicating Fixed and Variable Instruction Set Processors"}, "refd-itemidlist": {"itemid": {"$": "77950495089", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "163", "@last": "167"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lima", "ce:indexed-name": "Lima J."}]}, "ref-sourcetitle": "Proc. 2ndInt. Conf. on Computer and Electrical Engineering - ICCEE 2009, Dubai, UAE, December 2009"}}, {"ref-fulltext": "I. Skliarova and V. Sklyarov, \"Recursion in Reconfigurable Computing: a Survey of Implementation Approaches\", Proc. 19thInt. Conf. on Field Programmable Logic and Applications - FPL'09, Prague, Czech Republic, August-September 2009, pp. 224-229.", "@id": "32", "ref-info": {"ref-title": {"ref-titletext": "Recursion in Reconfigurable Computing: A Survey of Implementation Approaches"}, "refd-itemidlist": {"itemid": {"$": "70449926237", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 19thInt. Conf. on Field Programmable Logic and Applications - FPL'09, Prague, Czech Republic, August-September 2009"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and their Use for Digital Control\", IEEE Trans. on VLSI Systems, vol. 7, no. 2, 1999, pp. 222-228.", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}, {"ref-fulltext": "V.Sklyarov, \"Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications\", Proc. 12thBiennial Baltic Electronics Conference - BEC 2010, invited paper, Tallinn, Estonia, October 2010, pp. 37-48.", "@id": "34", "ref-info": {"ref-title": {"ref-titletext": "Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 12thBiennial Baltic Electronics Conference - BEC 2010, Invited Paper, Tallinn, Estonia, October 2010"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms\", Microprocessors and Microsystems, Special Issue on FPGAs: Applications and Designs, 2004, vol. 28, no. 5-6, pp. 197-211.", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems, Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, \"Design Methods for FPGA-based implementation of combinatorial Search Algorithms\", Proc Int. Workshop on SoC and MCSoC Design - IWSOC'2006, Yogyakarta, Indonesia, December 2006, pp. 359-368.", "@id": "36", "ref-info": {"ref-title": {"ref-titletext": "Design Methods for FPGA-based implementation of combinatorial Search Algorithms"}, "refd-itemidlist": {"itemid": {"$": "36849012567", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "359", "@last": "368"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc Int. Workshop on SoC and MCSoC Design - IWSOC'2006, Yogyakarta, Indonesia, December 2006"}}, {"ref-fulltext": "Use of HP Mobile Technology to Enhance Teaching Reconfigurable Systems for Electrical and Computer Engineering Curricula, available at: http://www.ieeta.pt/~skl/hp-project.html.", "@id": "37", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.ieeta.pt/~skl/hp_project.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "77955605278", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Use of HP Mobile Technology to Enhance Teaching Reconfigurable Systems for Electrical and Computer Engineering Curricula"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"E-learning Tools and Remote Reconfigurable Systems for Engineering Education\", Proc. Int. Conf. on Networking and Information Technology - ICNIT 2010, Manila, Philippines, June 2010, pp. 11-15.", "@id": "38", "ref-info": {"ref-title": {"ref-titletext": "E-learning Tools and Remote Reconfigurable Systems for Engineering Education"}, "refd-itemidlist": {"itemid": {"$": "77955630274", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Networking and Information Technology - ICNIT 2010, Manila, Philippines, June 2010"}}, {"ref-fulltext": "FPGA design repository, available at: http://sweet.ua.pt/~a16360/.", "@id": "39", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://sweet.ua.pt/~a16360/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84855963298", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "FPGA Design Repository"}}, {"ref-fulltext": "D.P. Branco, I. Skliarova, and J.N. Vieira, \"Reconfigurable Digital Audio Mixer for Electroacoustic Music\", Proc. Int. Conf. on ReConFigurable Computing and FPGAs - ReConFig 2010, Cancun, Mexico, December 2010, pp. 132-137.", "@id": "40", "ref-info": {"ref-title": {"ref-titletext": "Reconfigurable Digital Audio Mixer for Electroacoustic Music"}, "refd-itemidlist": {"itemid": {"$": "79951761248", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "132", "@last": "137"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.P.", "@_fa": "true", "ce:surname": "Branco", "ce:indexed-name": "Branco D.P."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.N.", "@_fa": "true", "ce:surname": "Vieira", "ce:indexed-name": "Vieira J.N."}]}, "ref-sourcetitle": "Proc. Int. Conf. on ReConFigurable Computing and FPGAs - ReConFig 2010, Cancun, Mexico, December 2010"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84855955504", "dc:description": "This tutorial is intended to give introduction to FPGA-based systems, to illustrate advantages of these systems in terms of technical characteristics and economic aspects, to demonstrate design steps on practical examples, and to discuss potential benefits and case studies targeted to the scope of the conference. It will be also shown that teaching FPGA-based systems is very important in engineering education and in University of Aveiro (Portugal) it has been supported from 2009 by the Hewlett Packard grant entitled \u00abUse of HP Mobile Technology to Enhance Teaching Reconfigurable Systems for Electrical and Computer Engineering Curricula\u00bb. The tutorial can also be seen as a dissemination of the results demonstrating how the HP mobile technology has been used to create a stimulating environment to encourage collaborative and interactive learning, to provide better interaction between the students and teachers, to extend opportunities for design space exploration in the scope of reconfigurable systems, to work more efficiently with tutorials, design templates and libraries, to provide for fast exchange of design ideas between the students and the students and teachers, and to ultimately reduce the gap between the industrial requirements and capabilities of engineering training. \u00a9 2011 IEEE.", "prism:coverDate": "2011-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84855955504", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84855955504"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84855955504&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84855955504&origin=inward"}], "prism:isbn": "9781612848310", "prism:publicationName": "2011 5th International Conference on Application of Information and Communication Technologies, AICT 2011", "source-id": "21100197163", "citedby-count": "5", "subtype": "cp", "dc:title": "FPGA-based systems in information and communication", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ICAICT.2011.6110989", "article-number": "6110989", "dc:identifier": "SCOPUS_ID:84855955504"}, "idxterms": {"mainterm": [{"$": "Design ideas", "@weight": "a", "@candidate": "n"}, {"$": "Design space exploration", "@weight": "a", "@candidate": "n"}, {"$": "Design steps", "@weight": "a", "@candidate": "n"}, {"$": "Design templates", "@weight": "a", "@candidate": "n"}, {"$": "Economic aspects", "@weight": "a", "@candidate": "n"}, {"$": "Electrical and computer engineering", "@weight": "a", "@candidate": "n"}, {"$": "Engineering training", "@weight": "a", "@candidate": "n"}, {"$": "Hewlett-packard", "@weight": "a", "@candidate": "n"}, {"$": "Industrial requirements", "@weight": "a", "@candidate": "n"}, {"$": "Information and communication", "@weight": "a", "@candidate": "n"}, {"$": "Interactive learning", "@weight": "a", "@candidate": "n"}, {"$": "Mobile Technology", "@weight": "a", "@candidate": "n"}, {"$": "Portugal", "@weight": "a", "@candidate": "n"}, {"$": "Potential benefits", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable systems", "@weight": "a", "@candidate": "n"}, {"$": "Technical characteristics", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Communication", "@code": "3315", "@abbrev": "SOCI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}