
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/rain/.synopsys_dv_prefs.tcl
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
source synopsys_dc.setup
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
1
#======================================================
#  Global Parameters
#======================================================
set DESIGN "SP"
SP
set clock_gating_module_name "GATED_OR"
GATED_OR
set CLK_period 8.0
8.0
#======================================================
#  Read RTL Code
#======================================================
set hdlin_auto_save_templates TRUE
TRUE
read_verilog {Netlist/$clock_gating_module_name\_SYN.v}
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/fast.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'gtech'
Loading verilog file '/home/rain/IC_LAB/IC_training/LAB_8/CG/Netlist/GATED_OR_SYN.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/rain/IC_LAB/IC_training/LAB_8/CG/Netlist/GATED_OR_SYN.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/rain/IC_LAB/IC_training/LAB_8/CG/Netlist/GATED_OR.db:GATED_OR'
Loaded 1 design.
Current design is 'GATED_OR'.
GATED_OR
set_dont_touch $clock_gating_module_name
1
read_sverilog {$DESIGN\.v}
Loading sverilog file '/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v
Warning:  /home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v:270: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v:271: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 105 in file
	'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           106            |     no/auto      |
===============================================

Statistics for case statements in always block at line 120 in file
	'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           121            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 132 in file
	'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           133            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 144 in file
	'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           145            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SP line 96 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SP line 105 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine SP line 165 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SP line 177 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnt_data_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SP line 192 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mode_r_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SP line 202 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_temp_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SP line 215 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_sum_reg     | Flip-flop |  66   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SP line 249 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_data_reg     | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SP line 263 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v:486: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v:492: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v:509: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v:514: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 364 in file
	'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           365            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Modular_Inv line 354 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Inv line 431 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Inv line 444 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stall_flag_r_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Inv line 456 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pulse_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Inv line 467 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  st_end_flag_r_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Inv line 478 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_A_r_reg     | Flip-flop |  108  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Inv line 501 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_B_r_reg     | Flip-flop |  108  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 570 in file
	'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           571            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 583 in file
	'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           588            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 605 in file
	'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           610            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Modular_Mul line 560 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Mul line 627 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Mul line 638 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       b_r_reg       | Flip-flop |  54   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Mul line 655 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tmp_r_reg      | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Mul line 665 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    tmp_mod_r_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Mul line 675 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tmp1_r_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Mul line 685 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tmp2_r_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Mul line 695 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tmp3_r_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Modular_Mul line 705 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tmp4_r_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v:757: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 756 in file
	'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           757            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Sort line 746 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Sort line 771 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    st_flag_r_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Sort line 787 in file
		'/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     data_r_reg      | Flip-flop |  54   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/rain/IC_LAB/IC_training/LAB_8/CG/SP.db:SP'
Loaded 5 designs.
Current design is 'SP'.
SP Modular_509 Modular_Inv Modular_Mul Sort
current_design $DESIGN
Current design is 'SP'.
{SP}
link > Report/$DESIGN\.link
#======================================================
#  Set Design Constraints
#======================================================
create_clock -name "clk" -period $CLK_period clk 
1
set_input_delay  [ expr $CLK_period*0.5 ] -clock clk [all_inputs]
1
set_output_delay [ expr $CLK_period*0.5 ] -clock clk [all_outputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
set_input_delay 0 -clock clk cg_en
1
set_load 0.05 [all_outputs]
1
set_max_delay $CLK_period -from [all_inputs] -to [all_outputs]
1
#set_dont_use slow/JKFF*
#======================================================
#  Optimization
#======================================================
check_design > Report/$DESIGN\.check
uniquify
Information: Uniquified 8 instances of design 'Modular_509'. (OPT-1056)
1
set_fix_multiple_port_nets -all -buffer_constants
1
current_design $DESIGN
Current design is 'SP'.
{SP}
set_false_path -from clk -to [get_cells */latch_or_sleep_reg ]
1
#uniquify
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 40 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'SP'

  Loading target library 'fast'
Loaded alib file './alib-52/slow.db.alib'
Loaded alib file './alib-52/fast.db.alib'
Warning: Operating condition slow set on design SP has different process,
voltage and temperatures parameters than the parameters at which target library 
fast is characterized. Delays may be inaccurate as a result. (OPT-998)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy Mul_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Sort_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy U_inst_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Mul_inst/U_inst_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Inv_inst/genblk1[2].U_inst_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Inv_inst/genblk1[2].U_inst_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Inv_inst/genblk1[1].U_inst_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Inv_inst/genblk1[1].U_inst_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Inv_inst/genblk1[0].U_inst_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Inv_inst/genblk1[0].U_inst_A before Pass 1 (OPT-776)
Information: Ungrouping 10 of 15 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SP'
Information: Added key list 'DesignWare' to design 'SP'. (DDB-72)
 Implement Synthetic for 'SP'.
  Processing 'Modular_Inv'
Information: Added key list 'DesignWare' to design 'Modular_Inv'. (DDB-72)
 Implement Synthetic for 'Modular_Inv'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'SP_DW_mult_uns_0'
  Mapping 'SP_DW_mult_uns_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12   61204.8      0.00       0.0       3.3                           50419952.0000
    0:00:12   61204.8      0.00       0.0       3.3                           50419952.0000
    0:00:12   61204.8      0.00       0.0       3.3                           50419952.0000
    0:00:12   61204.8      0.00       0.0       3.3                           50419952.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:14   59332.6      0.00       0.0       3.3                           48687144.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   58010.3      0.00       0.0       0.0                           46880032.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:14   57939.1      0.00       0.0       0.0                           46775672.0000
    0:00:14   57939.1      0.00       0.0       0.0                           46775672.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   57939.1      0.00       0.0       0.0                           46775672.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:15   56328.2      0.00       0.0       0.0                           44592772.0000
    0:00:15   56328.2      0.00       0.0       0.0                           44592772.0000
    0:00:15   56328.2      0.00       0.0       0.0                           44592772.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   56282.4      0.00       0.0       0.0                           44571476.0000
    0:00:16   55723.9      0.00       0.0       0.0                           43921792.0000
    0:00:16   55723.9      0.00       0.0       0.0                           43921792.0000
    0:00:16   55723.9      0.00       0.0       0.0                           43921792.0000
    0:00:16   55727.3      0.00       0.0       0.0                           43913228.0000
    0:00:16   55651.0      0.00       0.0       0.0                           43778572.0000
    0:00:16   55651.0      0.00       0.0       0.0                           43778572.0000
    0:00:16   55651.0      0.00       0.0       0.0                           43778572.0000
    0:00:16   55651.0      0.00       0.0       0.0                           43778572.0000
    0:00:17   55615.3      0.00       0.0       0.0                           43766700.0000
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/fast.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'fast'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/home/rain/IC_LAB/IC_training/LAB_8/CG/Netlist/SP_SYN.v'.
1
set_annotated_delay 0 -cell -to [get_pins -filter "pin_direction == out" -of_objects [get_cells "GATED_*/U*" -filter "ref_name==OR2X1"]]
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
1
set_annotated_delay 0 -cell -to [get_pins -filter "pin_direction == out" -of_objects [get_cells "GATED_*/latch*" -filter "ref_name==TLATRX1"]]
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/home/rain/IC_LAB/IC_training/LAB_8/CG/Netlist/SP_SYN.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : SP
Version: N-2017.09-SP2
Date   : Fri Aug 12 12:28:41 2022
****************************************

Library(s) Used:

    slow (File: /usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db)

Number of ports:                           60
Number of nets:                          4743
Number of cells:                         3965
Number of combinational cells:           3432
Number of sequential cells:               529
Number of macros/black boxes:               0
Number of buf/inv:                        311
Number of references:                      55

Combinational area:              38717.694400
Buf/Inv area:                     1088.033383
Noncombinational area:           16897.616438
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 55615.310838
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SP
Version: N-2017.09-SP2
Date   : Fri Aug 12 12:28:41 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: Inv_inst/pulse_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Inv_inst/data_A_r_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Inv_inst/pulse_reg/CK (DFFRX4)                          0.00       0.00 r
  Inv_inst/pulse_reg/QN (DFFRX4)                          0.31       0.31 r
  Inv_inst/U52/Y (INVXL)                                  0.08       0.38 f
  Inv_inst/U8/Y (CLKBUFX3)                                0.29       0.67 f
  Inv_inst/U915/Y (AO22X1)                                0.38       1.05 f
  Inv_inst/U12/Y (INVXL)                                  0.43       1.49 r
  Inv_inst/U1256/Y (OAI22XL)                              0.17       1.66 f
  Inv_inst/U1257/Y (OAI32XL)                              0.15       1.81 r
  Inv_inst/U1582/S (ADDFXL)                               0.65       2.46 f
  Inv_inst/U1583/CO (ADDFX1)                              0.39       2.85 f
  Inv_inst/U1616/CO (ADDFX1)                              0.28       3.13 f
  Inv_inst/U1625/CO (ADDFX1)                              0.27       3.40 f
  Inv_inst/U686/CO (ADDFXL)                               0.37       3.77 f
  Inv_inst/U520/CO (ADDFXL)                               0.38       4.14 f
  Inv_inst/U523/CO (ADDFXL)                               0.38       4.52 f
  Inv_inst/U524/CO (ADDFXL)                               0.38       4.90 f
  Inv_inst/U525/CO (ADDFXL)                               0.38       5.27 f
  Inv_inst/U526/CO (ADDFXL)                               0.38       5.65 f
  Inv_inst/U527/CO (ADDFXL)                               0.38       6.02 f
  Inv_inst/U528/CO (ADDFXL)                               0.39       6.41 f
  Inv_inst/U1957/CO (ADDFX1)                              0.29       6.70 f
  Inv_inst/U1959/CO (ADDFX1)                              0.28       6.98 f
  Inv_inst/U1961/Y (AOI2BB2X1)                            0.25       7.23 f
  Inv_inst/U1962/Y (AOI2BB2X1)                            0.23       7.46 f
  Inv_inst/U2020/Y (AO22X1)                               0.32       7.78 f
  Inv_inst/data_A_r_reg_4__17_/D (DFFRX1)                 0.00       7.78 f
  data arrival time                                                  7.78

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  Inv_inst/data_A_r_reg_4__17_/CK (DFFRX1)                0.00       8.00 r
  library setup time                                     -0.21       7.79
  data required time                                                 7.79
  --------------------------------------------------------------------------
  data required time                                                 7.79
  data arrival time                                                 -7.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
exit

Thank you...
