// Seed: 3139444091
`define pp_14 0
`celldefine `default_nettype id_3
`define pp_15 0
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output wire id_5,
    input id_6,
    input id_7,
    output id_8,
    input id_9,
    output id_10,
    output id_11,
    input id_12,
    output logic id_13
);
  assign id_5[1] = id_0;
  logic id_14;
  logic id_15;
  logic id_16;
endmodule
