// FSM
digraph {
	INIT [label=INIT]
	INIT -> VERIFY_IRQ_STATE [label=start]
	VERIFY_IRQ_STATE [label=VERIFY_IRQ_STATE]
	VERIFY_IRQ_STATE -> SUCCESS_PRINT [label="(state_a != 0) && (state_b == 0) && (state_c != 0)"]
	VERIFY_IRQ_STATE -> FAILURE_PRINT [label=else]
	SUCCESS_PRINT [label=SUCCESS_PRINT]
	SUCCESS_PRINT -> VERIFY_TEST_WORKS [label=complete]
	FAILURE_PRINT [label=FAILURE_PRINT]
	FAILURE_PRINT -> VERIFY_TEST_WORKS [label=complete]
	VERIFY_TEST_WORKS [label=VERIFY_TEST_WORKS]
	VERIFY_TEST_WORKS -> SUCCESS_PRINT2 [label="(atomic_load(&a) == atomic_load(&a_during_isr)) && (atomic_load(&b) != atomic_load(&b_during_isr))"]
	VERIFY_TEST_WORKS -> FAILURE_PRINT2 [label=else]
	SUCCESS_PRINT2 [label=SUCCESS_PRINT2]
	SUCCESS_PRINT2 -> TEST_RESULT [label=complete]
	FAILURE_PRINT2 [label=FAILURE_PRINT2]
	FAILURE_PRINT2 -> TEST_RESULT [label=complete]
	TEST_RESULT [label=TEST_RESULT]
	TEST_RESULT -> SUCCESS_PRINT3 [label="(atomic_load(&a) == atomic_load(&a_during_isr)) && (atomic_load(&b) == atomic_load(&b_during_isr))"]
	TEST_RESULT -> FAILURE_PRINT3 [label=else]
	SUCCESS_PRINT3 [label=SUCCESS_PRINT3]
	SUCCESS_PRINT3 -> END [label=end]
	FAILURE_PRINT3 [label=FAILURE_PRINT3]
	FAILURE_PRINT3 -> END [label=end]
	END [label=END]
}
