
core:  ysyx_210247

#####################
#vcs compile log
#####################
Error-[IBLHS-NONREG] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1365
  Non reg type is not valid on the left hand side of this assignment
  The offending expression is : axi_w_data_o[(0 * 
  AXI_DATA_WIDTH)+:AXI_DATA_WIDTH]
  Source info: axi_w_data_o[(0 * AXI_DATA_WIDTH)+:AXI_DATA_WIDTH] <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1366
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_strb_o
  Source info: axi_w_strb_o <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1371
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= {32'b0, data_write_i[31:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1374
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= {32'b0, 16'b0, data_write_i[7:0], 8'b0};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1377
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= {32'b0, 8'b0, data_write_i[7:0], 16'b0};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1379
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= {32'b0, data_write_i[7:0], 24'b0};


Error-[IBLHS-NONREG] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1383
  Non reg type is not valid on the left hand side of this assignment
  The offending expression is : axi_w_data_o[(AXI_DATA_WIDTH - 1):0]
  Source info: axi_w_data_o[(AXI_DATA_WIDTH - 1):0] <= axi_w_data_h;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1384
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_strb_o
  Source info: axi_w_strb_o <= {mask_h[56], mask_h[48], mask_h[40], 
  mask_h[32], mask_h[24], mask_h[16], mask_h[8], mask_h[0]};


Error-[IBLHS-NONREG] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1387
  Non reg type is not valid on the left hand side of this assignment
  The offending expression is : axi_w_data_o[(AXI_DATA_WIDTH - 1):0]
  Source info: axi_w_data_o[(AXI_DATA_WIDTH - 1):0] <= axi_w_data_l;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1388
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_strb_o
  Source info: axi_w_strb_o <= {mask_l[56], mask_l[48], mask_l[40], 
  mask_l[32], mask_l[24], mask_l[16], mask_l[8], mask_l[0]};


Error-[IBLHS-NONREG] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1392
  Non reg type is not valid on the left hand side of this assignment
  The offending expression is : axi_w_data_o[(0 * 
  AXI_DATA_WIDTH)+:AXI_DATA_WIDTH]
  Source info: axi_w_data_o[(0 * AXI_DATA_WIDTH)+:AXI_DATA_WIDTH] <= 
  axi_w_data_l;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1393
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_strb_o
  Source info: axi_w_strb_o <= {mask_l[56], mask_l[48], mask_l[40], 
  mask_l[32], mask_l[24], mask_l[16], mask_l[8], mask_l[0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1397
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_last_o
  Source info: axi_w_last_o <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210302.v, 1399
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_last_o
  Source info: axi_w_last_o <= 0;


Warning-[TMR] Text macro redefined
../cpu/ysyx_210302.v, 5
  Text macro (REG_BUS) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../cpu/ysyx_210247.v, 9.
  Previous value: 63 : 0  


Warning-[TMR] Text macro redefined
../cpu/ysyx_210302.v, 6
  Text macro (PC_START) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../cpu/ysyx_210247.v, 6.
  Previous value: 64'h00000000_2ffffffc  


Warning-[TMR] Text macro redefined
../cpu/ysyx_210302.v, 51
  Text macro (AXI_ADDR_WIDTH) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../cpu/ysyx_210247.v, 17.
  Previous value: 64


Warning-[TMR] Text macro redefined
../cpu/ysyx_210302.v, 56
  Text macro (SIZE_B) is redefined. The last definition will override previous
  ones.
  Location of previous definition: ../cpu/ysyx_210247.v, 98.
  Previous value: 3'b000


Warning-[TMR] Text macro redefined
../cpu/ysyx_210302.v, 57
  Text macro (SIZE_H) is redefined. The last definition will override previous
  ones.
  Location of previous definition: ../cpu/ysyx_210247.v, 99.
  Previous value: 3'b001


Warning-[TMR] Text macro redefined
../cpu/ysyx_210302.v, 58
  Text macro (SIZE_W) is redefined. The last definition will override previous
  ones.
  Location of previous definition: ../cpu/ysyx_210247.v, 100.
  Previous value: 3'b010


Warning-[TMR] Text macro redefined
../cpu/ysyx_210302.v, 59
  Text macro (SIZE_D) is redefined. The last definition will override previous
  ones.
  Location of previous definition: ../cpu/ysyx_210247.v, 101.
  Previous value: 3'b011


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210302.v, 660
"ysyx_210302_dfflr #((63 + 1)) ysyx_210302_mcycle_dfflr(1, mcycle_write, mcycle_read, clk, rst);"
  The following 32-bit expression is connected to 1-bit port "write_en" of 
  module "ysyx_210302_dfflr", instance "ysyx_210302_mcycle_dfflr".
  Expression: 1
  Instantiated module defined at: "../cpu/ysyx_210302.v", 503
  Use +lint=PCWM for more details.


