[05/08 11:26:34      0s] 
[05/08 11:26:34      0s] Cadence Innovus(TM) Implementation System.
[05/08 11:26:34      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/08 11:26:34      0s] 
[05/08 11:26:34      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[05/08 11:26:34      0s] Options:	-overwrite -init scripts/innoFloorplan.tcl -log logs/innoFloorplan.log -cmd logs/innoFloorplan.cmdlog 
[05/08 11:26:34      0s] Date:		Thu May  8 11:26:34 2025
[05/08 11:26:34      0s] Host:		pc-klas2-9.esat.kuleuven.be (x86_64 w/Linux 5.14.0-503.40.1.el9_5.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
[05/08 11:26:34      0s] OS:		Rocky Linux 9.5 (Blue Onyx)
[05/08 11:26:34      0s] 
[05/08 11:26:34      0s] License:
[05/08 11:26:34      0s] 		[11:26:34.179081] Configured Lic search path (21.01-s002): /esat/micas-data/software/Cadence/innovus_21.17/share/license/license.dat

[05/08 11:26:34      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/08 11:26:34      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/08 11:26:47      9s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[05/08 11:26:50     11s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[05/08 11:26:50     11s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[05/08 11:26:50     11s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[05/08 11:26:50     11s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[05/08 11:26:50     11s] @(#)CDS: CPE v21.17-s068
[05/08 11:26:50     11s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[05/08 11:26:50     11s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[05/08 11:26:50     11s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/08 11:26:50     11s] @(#)CDS: RCDB 11.15.0
[05/08 11:26:50     11s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[05/08 11:26:50     11s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[05/08 11:26:50     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_13775_pc-klas2-9.esat.kuleuven.be_r0926826_pWPa2A.

[05/08 11:26:50     11s] Change the soft stacksize limit to 0.2%RAM (30 mbytes). Set global soft_stack_size_limit to change the value.
[05/08 11:26:51     12s] 
[05/08 11:26:51     12s] **INFO:  MMMC transition support version v31-84 
[05/08 11:26:51     12s] 
[05/08 11:26:51     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/08 11:26:51     12s] <CMD> suppressMessage ENCEXT-2799
[05/08 11:26:51     12s] Sourcing file "scripts/innoFloorplan.tcl" ...
[05/08 11:26:51     12s] <CMD> set defHierChar /
[05/08 11:26:51     12s] <CMD> set init_cpf_file ../DesignDataIn/cpf/sparc_exu_alu.cpf
[05/08 11:26:51     12s] <CMD> set init_lef_file {../Library/lef/gsclib045_tech.lef  ../Library/lef/gsclib045_macro.lef  ../Library/lef/gsclib045_hvt_macro.lef  ../Library/lef/gsclib045_lvt_macro.lef}
[05/08 11:26:51     12s] <CMD> set init_pwr_net {VDD VDD1}
[05/08 11:26:51     12s] <CMD> set init_gnd_net VSS
[05/08 11:26:51     12s] <CMD> set init_top_cell sparc_exu_alu
[05/08 11:26:51     12s] <CMD> set init_verilog ../DesignDataIn/netlist/compile.v
[05/08 11:26:51     12s] <CMD> init_design
[05/08 11:26:51     12s] Using init_cpf_file to initialize a design only uses MMMC components from the CPF file. For low power implementation, Please run 'read_power_intent -cpf ../DesignDataIn/cpf/sparc_exu_alu.cpf' and 'commit_power_intent' commands after init_design.
[05/08 11:26:51     12s] Loading CPF file ../DesignDataIn/cpf/sparc_exu_alu.cpf ...
[05/08 11:26:52     12s] 
[05/08 11:26:52     12s] Loading LEF file ../Library/lef/gsclib045_tech.lef ...
[05/08 11:26:52     12s] 
[05/08 11:26:52     12s] Loading LEF file ../Library/lef/gsclib045_macro.lef ...
[05/08 11:26:52     12s] Set DBUPerIGU to M2 pitch 400.
[05/08 11:26:52     12s] 
[05/08 11:26:52     12s] Loading LEF file ../Library/lef/gsclib045_hvt_macro.lef ...
[05/08 11:26:52     13s] 
[05/08 11:26:52     13s] Loading LEF file ../Library/lef/gsclib045_lvt_macro.lef ...
[05/08 11:26:52     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNALVT' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/08 11:26:52     13s] Type 'man IMPLF-200' for more detail.
[05/08 11:26:52     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNAHVT' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/08 11:26:52     13s] Type 'man IMPLF-200' for more detail.
[05/08 11:26:52     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/08 11:26:52     13s] Type 'man IMPLF-200' for more detail.
[05/08 11:26:52     13s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/08 11:26:52     13s] Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/08 11:26:52     13s] Read 489 cells in library 'slow_vdd1v0' 
[05/08 11:26:52     13s] Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
[05/08 11:26:52     13s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:52     13s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/08 11:26:52     13s] Read 480 cells in library 'slow_vdd1v0' 
[05/08 11:26:52     13s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1041.4M, current mem=990.0M)
[05/08 11:26:53     13s] *** End library_loading (cpu=0.01min, real=0.00min, mem=40.5M, fe_cpu=0.23min, fe_real=0.30min, fe_mem=1040.0M) ***
[05/08 11:26:53     13s] #% Begin Load netlist data ... (date=05/08 11:26:53, mem=990.0M)
[05/08 11:26:53     13s] *** Begin netlist parsing (mem=1040.0M) ***
[05/08 11:26:53     13s] Created 969 new cells from 1 timing libraries.
[05/08 11:26:53     13s] Reading netlist ...
[05/08 11:26:53     13s] Backslashed names will retain backslash and a trailing blank character.
[05/08 11:26:53     13s] Reading verilog netlist '../DesignDataIn/netlist/compile.v'
[05/08 11:26:53     13s] 
[05/08 11:26:53     13s] *** Memory Usage v#1 (Current mem = 1039.977M, initial mem = 485.867M) ***
[05/08 11:26:53     13s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1040.0M) ***
[05/08 11:26:53     13s] #% End Load netlist data ... (date=05/08 11:26:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1005.0M, current mem=1005.0M)
[05/08 11:26:53     13s] Set top cell to sparc_exu_alu.
[05/08 11:26:53     13s] Hooked 969 DB cells to tlib cells.
[05/08 11:26:53     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.9M, current mem=1017.9M)
[05/08 11:26:53     13s] Starting recursive module instantiation check.
[05/08 11:26:53     13s] No recursion found.
[05/08 11:26:53     13s] Building hierarchical netlist for Cell sparc_exu_alu ...
[05/08 11:26:53     13s] *** Netlist is unique.
[05/08 11:26:53     13s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/08 11:26:53     13s] ** info: there are 1568 modules.
[05/08 11:26:53     13s] ** info: there are 1820 stdCell insts.
[05/08 11:26:53     13s] 
[05/08 11:26:53     13s] *** Memory Usage v#1 (Current mem = 1099.391M, initial mem = 485.867M) ***
[05/08 11:26:53     13s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 11:26:53     13s] Type 'man IMPFP-3961' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 11:26:53     13s] Type 'man IMPFP-3961' for more detail.
[05/08 11:26:53     13s] Start create_tracks
[05/08 11:26:53     13s] Extraction setup Started 
[05/08 11:26:53     13s] 
[05/08 11:26:53     13s] Trim Metal Layers:
[05/08 11:26:53     13s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M10 and M11 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/08 11:26:53     13s] Type 'man IMPEXT-2773' for more detail.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     13s] Summary of Active RC-Corners : 
[05/08 11:26:53     13s]  
[05/08 11:26:53     13s]  Analysis View: AV_0100_wc_rc125_hold
[05/08 11:26:53     13s]     RC-Corner Name        : default_rc_corner
[05/08 11:26:53     13s]     RC-Corner Index       : 0
[05/08 11:26:53     13s]     RC-Corner Temperature : 25 Celsius
[05/08 11:26:53     13s]     RC-Corner Cap Table   : ''
[05/08 11:26:53     13s]     RC-Corner PreRoute Res Factor         : 1
[05/08 11:26:53     13s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 11:26:53     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 11:26:53     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 11:26:53     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 11:26:53     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/08 11:26:53     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/08 11:26:53     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 11:26:53     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 11:26:53     13s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/08 11:26:53     13s] 
[05/08 11:26:53     13s] Trim Metal Layers:
[05/08 11:26:53     13s] LayerId::1 widthSet size::1
[05/08 11:26:53     13s] LayerId::2 widthSet size::1
[05/08 11:26:53     13s] LayerId::3 widthSet size::1
[05/08 11:26:53     13s] LayerId::4 widthSet size::1
[05/08 11:26:53     13s] LayerId::5 widthSet size::1
[05/08 11:26:53     13s] LayerId::6 widthSet size::1
[05/08 11:26:53     13s] LayerId::7 widthSet size::1
[05/08 11:26:53     13s] LayerId::8 widthSet size::1
[05/08 11:26:53     13s] LayerId::9 widthSet size::1
[05/08 11:26:53     13s] LayerId::10 widthSet size::1
[05/08 11:26:53     13s] LayerId::11 widthSet size::1
[05/08 11:26:53     13s] Updating RC grid for preRoute extraction ...
[05/08 11:26:53     13s] eee: pegSigSF::1.070000
[05/08 11:26:53     13s] Initializing multi-corner resistance tables ...
[05/08 11:26:53     13s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     13s] {RT default_rc_corner 0 11 11 {8 0} {10 0} 2}
[05/08 11:26:53     13s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 11:26:53     13s] *Info: initialize multi-corner CTS.
[05/08 11:26:53     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1299.3M, current mem=1044.6M)
[05/08 11:26:53     14s] Reading timing constraints file '../DesignDataIn/sdc/alu.sdc' ...
[05/08 11:26:53     14s] Current (total cpu=0:00:14.0, real=0:00:19.0, peak res=1307.4M, current mem=1307.4M)
[05/08 11:26:53     14s] INFO (CTE): Constraints read successfully.
[05/08 11:26:53     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1327.0M, current mem=1327.0M)
[05/08 11:26:53     14s] Current (total cpu=0:00:14.1, real=0:00:19.0, peak res=1327.0M, current mem=1327.0M)
[05/08 11:26:53     14s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/08 11:26:53     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 11:26:53     14s] Summary for sequential cells identification: 
[05/08 11:26:53     14s]   Identified SBFF number: 208
[05/08 11:26:53     14s]   Identified MBFF number: 0
[05/08 11:26:53     14s]   Identified SB Latch number: 0
[05/08 11:26:53     14s]   Identified MB Latch number: 0
[05/08 11:26:53     14s]   Not identified SBFF number: 32
[05/08 11:26:53     14s]   Not identified MBFF number: 0
[05/08 11:26:53     14s]   Not identified SB Latch number: 0
[05/08 11:26:53     14s]   Not identified MB Latch number: 0
[05/08 11:26:53     14s]   Number of sequential cells which are not FFs: 64
[05/08 11:26:53     14s] Total number of combinational cells: 636
[05/08 11:26:53     14s] Total number of sequential cells: 304
[05/08 11:26:53     14s] Total number of tristate cells: 20
[05/08 11:26:53     14s] Total number of level shifter cells: 0
[05/08 11:26:53     14s] Total number of power gating cells: 0
[05/08 11:26:53     14s] Total number of isolation cells: 0
[05/08 11:26:53     14s] Total number of power switch cells: 0
[05/08 11:26:53     14s] Total number of pulse generator cells: 0
[05/08 11:26:53     14s] Total number of always on buffers: 0
[05/08 11:26:53     14s] Total number of retention cells: 0
[05/08 11:26:53     14s] Total number of physical cells: 9
[05/08 11:26:53     14s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[05/08 11:26:53     14s] Total number of usable buffers: 32
[05/08 11:26:53     14s] List of unusable buffers:
[05/08 11:26:53     14s] Total number of unusable buffers: 0
[05/08 11:26:53     14s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[05/08 11:26:53     14s] Total number of usable inverters: 38
[05/08 11:26:53     14s] List of unusable inverters:
[05/08 11:26:53     14s] Total number of unusable inverters: 0
[05/08 11:26:53     14s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[05/08 11:26:53     14s] Total number of identified usable delay cells: 16
[05/08 11:26:53     14s] List of identified unusable delay cells:
[05/08 11:26:53     14s] Total number of identified unusable delay cells: 0
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] TimeStamp Deleting Cell Server Begin ...
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] TimeStamp Deleting Cell Server End ...
[05/08 11:26:53     14s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1350.0M, current mem=1350.0M)
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 11:26:53     14s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 11:26:53     14s] Summary for sequential cells identification: 
[05/08 11:26:53     14s]   Identified SBFF number: 208
[05/08 11:26:53     14s]   Identified MBFF number: 0
[05/08 11:26:53     14s]   Identified SB Latch number: 0
[05/08 11:26:53     14s]   Identified MB Latch number: 0
[05/08 11:26:53     14s]   Not identified SBFF number: 32
[05/08 11:26:53     14s]   Not identified MBFF number: 0
[05/08 11:26:53     14s]   Not identified SB Latch number: 0
[05/08 11:26:53     14s]   Not identified MB Latch number: 0
[05/08 11:26:53     14s]   Number of sequential cells which are not FFs: 64
[05/08 11:26:53     14s]  Visiting view : AV_0100_wc_rc125_hold
[05/08 11:26:53     14s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[05/08 11:26:53     14s]    : PowerDomain = none : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[05/08 11:26:53     14s]  Visiting view : AV_0100_wc_rc125_hold
[05/08 11:26:53     14s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[05/08 11:26:53     14s]    : PowerDomain = none : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[05/08 11:26:53     14s] TLC MultiMap info (StdDelay):
[05/08 11:26:53     14s]   : AV_0100_wc_rc125_hold_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[05/08 11:26:53     14s]   : AV_0100_wc_rc125_hold_dc + gpdk045_wc_lib + 1 + default_rc_corner := 24.5ps
[05/08 11:26:53     14s]  Setting StdDelay to: 24.5ps
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] TimeStamp Deleting Cell Server Begin ...
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] TimeStamp Deleting Cell Server End ...
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] *** Summary of all messages that are not suppressed in this session:
[05/08 11:26:53     14s] Severity  ID               Count  Summary                                  
[05/08 11:26:53     14s] WARNING   IMPLF-200            3  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/08 11:26:53     14s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/08 11:26:53     14s] WARNING   IMPEXT-2766         11  The sheet resistance for layer %s is not...
[05/08 11:26:53     14s] WARNING   IMPEXT-2773         11  The via resistance between layers %s and...
[05/08 11:26:53     14s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[05/08 11:26:53     14s] WARNING   TECHLIB-302         21  No function defined for cell '%s'. The c...
[05/08 11:26:53     14s] WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
[05/08 11:26:53     14s] *** Message Summary: 50 warning(s), 0 error(s)
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] <CMD> suppressMessage TECHLIB 436 302
[05/08 11:26:53     14s] <CMD> suppressMessage IMPEXT 2773
[05/08 11:26:53     14s] <CMD> suppressMessage IMPOAX 124 332
[05/08 11:26:53     14s] <CMD> setDesignMode -process 45
[05/08 11:26:53     14s] ##  Process: 45            (User Set)               
[05/08 11:26:53     14s] ##     Node: (not set)                           
[05/08 11:26:53     14s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/08 11:26:53     14s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/08 11:26:53     14s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/08 11:26:53     14s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/08 11:26:53     14s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/08 11:26:53     14s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/08 11:26:53     14s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[05/08 11:26:53     14s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/08 11:26:53     14s] <CMD> setPinAssignMode -maxLayer 4
[05/08 11:26:53     14s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[05/08 11:26:53     14s] <CMD> setNanoRouteMode -routeTopRoutingLayer 4
[05/08 11:26:53     14s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/08 11:26:53     14s] <CMD> setDesignMode -topRoutingLayer Metal4
[05/08 11:26:53     14s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[05/08 11:26:53     14s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
[05/08 11:26:53     14s] <CMD> set_global report_timing_format {instance pin cell net fanout load slew delay arrival edge incr_delay user_derate }
[05/08 11:26:53     14s] <CMD> create_rc_corner -name rc125 \
 -qx_tech_file ../Library/qrc/qrcTechFile \
 -T 125
[05/08 11:26:53     14s] <CMD> create_rc_corner -name rc0 \
 -qx_tech_file ../Library/qrc/qrcTechFile \
 -T 0
[05/08 11:26:53     14s] <CMD> update_delay_corner -name AV_0100_wc_rc125_setup_dc \
    -rc_corner rc125
[05/08 11:26:53     14s] Extraction setup Started 
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] Trim Metal Layers:
[05/08 11:26:53     14s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/08 11:26:53     14s] **WARN: (EMS-42):	Message (IMPEXT-2773) has been suppressed from output.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/08 11:26:53     14s] Summary of Active RC-Corners : 
[05/08 11:26:53     14s]  
[05/08 11:26:53     14s]  Analysis View: AV_0100_wc_rc125_hold
[05/08 11:26:53     14s]     RC-Corner Name        : default_rc_corner
[05/08 11:26:53     14s]     RC-Corner Index       : 0
[05/08 11:26:53     14s]     RC-Corner Temperature : 25 Celsius
[05/08 11:26:53     14s]     RC-Corner Cap Table   : ''
[05/08 11:26:53     14s]     RC-Corner PreRoute Res Factor         : 1
[05/08 11:26:53     14s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 11:26:53     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 11:26:53     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 11:26:53     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 11:26:53     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/08 11:26:53     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/08 11:26:53     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 11:26:53     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 11:26:53     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] Trim Metal Layers:
[05/08 11:26:53     14s] LayerId::1 widthSet size::1
[05/08 11:26:53     14s] LayerId::2 widthSet size::1
[05/08 11:26:53     14s] LayerId::3 widthSet size::1
[05/08 11:26:53     14s] LayerId::4 widthSet size::1
[05/08 11:26:53     14s] LayerId::5 widthSet size::1
[05/08 11:26:53     14s] LayerId::6 widthSet size::1
[05/08 11:26:53     14s] LayerId::7 widthSet size::1
[05/08 11:26:53     14s] LayerId::8 widthSet size::1
[05/08 11:26:53     14s] LayerId::9 widthSet size::1
[05/08 11:26:53     14s] LayerId::10 widthSet size::1
[05/08 11:26:53     14s] LayerId::11 widthSet size::1
[05/08 11:26:53     14s] Updating RC grid for preRoute extraction ...
[05/08 11:26:53     14s] eee: pegSigSF::1.070000
[05/08 11:26:53     14s] Initializing multi-corner resistance tables ...
[05/08 11:26:53     14s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:53     14s] {RT default_rc_corner 0 4 4 0}
[05/08 11:26:53     14s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.327600 newSi=0.000000 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 11:26:53     14s] <CMD> update_delay_corner -name AV_0100_wc_rc125_hold_dc \
    -rc_corner rc125
[05/08 11:26:53     14s] Extraction setup Started 
[05/08 11:26:53     14s] 
[05/08 11:26:53     14s] Trim Metal Layers:
[05/08 11:26:53     14s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/08 11:26:53     14s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/08 11:26:53     14s] __QRC_SADV_USE_LE__ is set 0
[05/08 11:26:54     14s] Metal Layer Id 1 is Metal1 
[05/08 11:26:54     14s] Metal Layer Id 2 is Metal2 
[05/08 11:26:54     14s] Metal Layer Id 3 is Metal3 
[05/08 11:26:54     14s] Metal Layer Id 4 is Metal4 
[05/08 11:26:54     14s] Metal Layer Id 5 is Metal5 
[05/08 11:26:54     14s] Metal Layer Id 6 is Metal6 
[05/08 11:26:54     14s] Metal Layer Id 7 is Metal7 
[05/08 11:26:54     14s] Metal Layer Id 8 is Metal8 
[05/08 11:26:54     14s] Metal Layer Id 9 is Metal9 
[05/08 11:26:54     14s] Metal Layer Id 10 is Metal10 
[05/08 11:26:54     14s] Metal Layer Id 11 is Metal11 
[05/08 11:26:54     14s] Via Layer Id 33 is Cont 
[05/08 11:26:54     14s] Via Layer Id 34 is Via1 
[05/08 11:26:54     14s] Via Layer Id 35 is Via2 
[05/08 11:26:54     14s] Via Layer Id 36 is Via3 
[05/08 11:26:54     14s] Via Layer Id 37 is Via4 
[05/08 11:26:54     14s] Via Layer Id 38 is Via5 
[05/08 11:26:54     14s] Via Layer Id 39 is Via6 
[05/08 11:26:54     14s] Via Layer Id 40 is Via7 
[05/08 11:26:54     14s] Via Layer Id 41 is Via8 
[05/08 11:26:54     14s] Via Layer Id 42 is Via9 
[05/08 11:26:54     14s] Via Layer Id 43 is Via10 
[05/08 11:26:54     14s] Via Layer Id 44 is Bondpad 
[05/08 11:26:54     14s] 
[05/08 11:26:54     14s] Trim Metal Layers:
[05/08 11:26:54     14s] Generating auto layer map file.
[05/08 11:26:54     14s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[05/08 11:26:54     14s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[05/08 11:26:54     14s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[05/08 11:26:54     14s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[05/08 11:26:54     14s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[05/08 11:26:54     14s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[05/08 11:26:54     14s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[05/08 11:26:54     14s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[05/08 11:26:54     14s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[05/08 11:26:54     14s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[05/08 11:26:54     14s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[05/08 11:26:54     14s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[05/08 11:26:54     14s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[05/08 11:26:54     14s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[05/08 11:26:54     14s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[05/08 11:26:54     14s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[05/08 11:26:54     14s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[05/08 11:26:54     14s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[05/08 11:26:54     14s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[05/08 11:26:54     14s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[05/08 11:26:54     14s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[05/08 11:26:54     14s] Metal Layer Id 1 mapped to 6 
[05/08 11:26:54     14s] Via Layer Id 1 mapped to 7 
[05/08 11:26:54     14s] Metal Layer Id 2 mapped to 8 
[05/08 11:26:54     14s] Via Layer Id 2 mapped to 9 
[05/08 11:26:54     14s] Metal Layer Id 3 mapped to 10 
[05/08 11:26:54     14s] Via Layer Id 3 mapped to 11 
[05/08 11:26:54     14s] Metal Layer Id 4 mapped to 12 
[05/08 11:26:54     14s] Via Layer Id 4 mapped to 13 
[05/08 11:26:54     14s] Metal Layer Id 5 mapped to 14 
[05/08 11:26:54     14s] Via Layer Id 5 mapped to 15 
[05/08 11:26:54     14s] Metal Layer Id 6 mapped to 16 
[05/08 11:26:54     14s] Via Layer Id 6 mapped to 17 
[05/08 11:26:54     14s] Metal Layer Id 7 mapped to 18 
[05/08 11:26:54     14s] Via Layer Id 7 mapped to 19 
[05/08 11:26:54     14s] Metal Layer Id 8 mapped to 20 
[05/08 11:26:54     14s] Via Layer Id 8 mapped to 21 
[05/08 11:26:54     14s] Metal Layer Id 9 mapped to 22 
[05/08 11:26:54     14s] Via Layer Id 9 mapped to 23 
[05/08 11:26:54     14s] Metal Layer Id 10 mapped to 24 
[05/08 11:26:54     14s] Via Layer Id 10 mapped to 25 
[05/08 11:26:54     14s] Metal Layer Id 11 mapped to 27 
[05/08 11:26:54     14s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[05/08 11:26:54     14s] eee: Reading patterns meta data.
[05/08 11:26:54     14s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[05/08 11:26:54     14s] Restore PreRoute Pattern Extraction data failed.
[05/08 11:26:54     14s] Importing multi-corner technology file(s) for preRoute extraction...
[05/08 11:26:54     14s] ../Library/qrc/qrcTechFile
[05/08 11:26:54     15s] Metal Layer Id 1 is Metal1 
[05/08 11:26:54     15s] Metal Layer Id 2 is Metal2 
[05/08 11:26:54     15s] Metal Layer Id 3 is Metal3 
[05/08 11:26:54     15s] Metal Layer Id 4 is Metal4 
[05/08 11:26:54     15s] Metal Layer Id 5 is Metal5 
[05/08 11:26:54     15s] Metal Layer Id 6 is Metal6 
[05/08 11:26:54     15s] Metal Layer Id 7 is Metal7 
[05/08 11:26:54     15s] Metal Layer Id 8 is Metal8 
[05/08 11:26:54     15s] Metal Layer Id 9 is Metal9 
[05/08 11:26:54     15s] Metal Layer Id 10 is Metal10 
[05/08 11:26:54     15s] Metal Layer Id 11 is Metal11 
[05/08 11:26:54     15s] Via Layer Id 33 is Cont 
[05/08 11:26:54     15s] Via Layer Id 34 is Via1 
[05/08 11:26:54     15s] Via Layer Id 35 is Via2 
[05/08 11:26:54     15s] Via Layer Id 36 is Via3 
[05/08 11:26:54     15s] Via Layer Id 37 is Via4 
[05/08 11:26:54     15s] Via Layer Id 38 is Via5 
[05/08 11:26:54     15s] Via Layer Id 39 is Via6 
[05/08 11:26:54     15s] Via Layer Id 40 is Via7 
[05/08 11:26:54     15s] Via Layer Id 41 is Via8 
[05/08 11:26:54     15s] Via Layer Id 42 is Via9 
[05/08 11:26:54     15s] Via Layer Id 43 is Via10 
[05/08 11:26:54     15s] Via Layer Id 44 is Bondpad 
[05/08 11:26:54     15s] 
[05/08 11:26:54     15s] Trim Metal Layers:
[05/08 11:26:54     15s] Generating auto layer map file.
[05/08 11:26:54     15s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[05/08 11:26:54     15s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[05/08 11:26:54     15s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[05/08 11:26:54     15s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[05/08 11:26:54     15s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[05/08 11:26:54     15s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[05/08 11:26:54     15s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[05/08 11:26:54     15s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[05/08 11:26:54     15s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[05/08 11:26:54     15s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[05/08 11:26:54     15s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[05/08 11:26:54     15s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[05/08 11:26:54     15s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[05/08 11:26:54     15s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[05/08 11:26:54     15s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[05/08 11:26:54     15s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[05/08 11:26:54     15s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[05/08 11:26:54     15s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[05/08 11:26:54     15s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[05/08 11:26:54     15s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[05/08 11:26:54     15s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[05/08 11:26:54     15s] Metal Layer Id 1 mapped to 6 
[05/08 11:26:54     15s] Via Layer Id 1 mapped to 7 
[05/08 11:26:54     15s] Metal Layer Id 2 mapped to 8 
[05/08 11:26:54     15s] Via Layer Id 2 mapped to 9 
[05/08 11:26:54     15s] Metal Layer Id 3 mapped to 10 
[05/08 11:26:54     15s] Via Layer Id 3 mapped to 11 
[05/08 11:26:54     15s] Metal Layer Id 4 mapped to 12 
[05/08 11:26:54     15s] Via Layer Id 4 mapped to 13 
[05/08 11:26:54     15s] Metal Layer Id 5 mapped to 14 
[05/08 11:26:54     15s] Via Layer Id 5 mapped to 15 
[05/08 11:26:54     15s] Metal Layer Id 6 mapped to 16 
[05/08 11:26:54     15s] Via Layer Id 6 mapped to 17 
[05/08 11:26:54     15s] Metal Layer Id 7 mapped to 18 
[05/08 11:26:54     15s] Via Layer Id 7 mapped to 19 
[05/08 11:26:54     15s] Metal Layer Id 8 mapped to 20 
[05/08 11:26:54     15s] Via Layer Id 8 mapped to 21 
[05/08 11:26:54     15s] Metal Layer Id 9 mapped to 22 
[05/08 11:26:54     15s] Via Layer Id 9 mapped to 23 
[05/08 11:26:54     15s] Metal Layer Id 10 mapped to 24 
[05/08 11:26:54     15s] Via Layer Id 10 mapped to 25 
[05/08 11:26:54     15s] Metal Layer Id 11 mapped to 27 
[05/08 11:26:56     16s] Completed (cpu: 0:00:02.6 real: 0:00:03.0)
[05/08 11:26:56     16s] Set Shrink Factor to 1.00000
[05/08 11:26:56     16s] Summary of Active RC-Corners : 
[05/08 11:26:56     16s]  
[05/08 11:26:56     16s]  Analysis View: AV_0100_wc_rc125_hold
[05/08 11:26:56     16s]     RC-Corner Name        : rc125
[05/08 11:26:56     16s]     RC-Corner Index       : 0
[05/08 11:26:56     16s]     RC-Corner Temperature : 125 Celsius
[05/08 11:26:56     16s]     RC-Corner Cap Table   : ''
[05/08 11:26:56     16s]     RC-Corner PreRoute Res Factor         : 1
[05/08 11:26:56     16s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 11:26:56     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 11:26:56     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 11:26:56     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 11:26:56     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 11:26:56     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 11:26:56     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 11:26:56     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 11:26:56     16s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/08 11:26:56     16s]     RC-Corner Technology file: '../Library/qrc/qrcTechFile'
[05/08 11:26:56     16s] 
[05/08 11:26:56     16s] Trim Metal Layers:
[05/08 11:26:56     16s] LayerId::1 widthSet size::1
[05/08 11:26:56     16s] LayerId::2 widthSet size::1
[05/08 11:26:56     16s] LayerId::3 widthSet size::1
[05/08 11:26:56     16s] LayerId::4 widthSet size::1
[05/08 11:26:56     16s] LayerId::5 widthSet size::1
[05/08 11:26:56     16s] LayerId::6 widthSet size::1
[05/08 11:26:56     16s] LayerId::7 widthSet size::1
[05/08 11:26:56     16s] LayerId::8 widthSet size::1
[05/08 11:26:56     16s] LayerId::9 widthSet size::1
[05/08 11:26:56     16s] LayerId::10 widthSet size::1
[05/08 11:26:56     16s] LayerId::11 widthSet size::1
[05/08 11:26:56     16s] Updating RC grid for preRoute extraction ...
[05/08 11:26:56     16s] eee: pegSigSF::1.070000
[05/08 11:26:56     16s] Initializing multi-corner resistance tables ...
[05/08 11:26:56     16s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] {RT rc125 0 4 4 0}
[05/08 11:26:56     16s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.327600 newSi=0.000000 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 11:26:56     16s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/08 11:26:56     16s] <CMD> update_delay_corner -name AV_0100_bc_rc0_hold_dc \
    -rc_corner rc0
[05/08 11:26:56     16s] Extraction setup Started 
[05/08 11:26:56     16s] 
[05/08 11:26:56     16s] Trim Metal Layers:
[05/08 11:26:56     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/08 11:26:56     16s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/08 11:26:56     16s] __QRC_SADV_USE_LE__ is set 0
[05/08 11:26:56     16s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[05/08 11:26:56     16s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[05/08 11:26:56     16s] Restore PreRoute Pattern Extraction data successful.
[05/08 11:26:56     16s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[05/08 11:26:56     16s] Set Shrink Factor to 1.00000
[05/08 11:26:56     16s] Summary of Active RC-Corners : 
[05/08 11:26:56     16s]  
[05/08 11:26:56     16s]  Analysis View: AV_0100_wc_rc125_hold
[05/08 11:26:56     16s]     RC-Corner Name        : rc125
[05/08 11:26:56     16s]     RC-Corner Index       : 0
[05/08 11:26:56     16s]     RC-Corner Temperature : 125 Celsius
[05/08 11:26:56     16s]     RC-Corner Cap Table   : ''
[05/08 11:26:56     16s]     RC-Corner PreRoute Res Factor         : 1
[05/08 11:26:56     16s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 11:26:56     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 11:26:56     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 11:26:56     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 11:26:56     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 11:26:56     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 11:26:56     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 11:26:56     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 11:26:56     16s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/08 11:26:56     16s]     RC-Corner Technology file: '../Library/qrc/qrcTechFile'
[05/08 11:26:56     16s] 
[05/08 11:26:56     16s] Trim Metal Layers:
[05/08 11:26:56     16s] LayerId::1 widthSet size::1
[05/08 11:26:56     16s] LayerId::2 widthSet size::1
[05/08 11:26:56     16s] LayerId::3 widthSet size::1
[05/08 11:26:56     16s] LayerId::4 widthSet size::1
[05/08 11:26:56     16s] LayerId::5 widthSet size::1
[05/08 11:26:56     16s] LayerId::6 widthSet size::1
[05/08 11:26:56     16s] LayerId::7 widthSet size::1
[05/08 11:26:56     16s] LayerId::8 widthSet size::1
[05/08 11:26:56     16s] LayerId::9 widthSet size::1
[05/08 11:26:56     16s] LayerId::10 widthSet size::1
[05/08 11:26:56     16s] LayerId::11 widthSet size::1
[05/08 11:26:56     16s] Updating RC grid for preRoute extraction ...
[05/08 11:26:56     16s] eee: pegSigSF::1.070000
[05/08 11:26:56     16s] Initializing multi-corner resistance tables ...
[05/08 11:26:56     16s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:56     16s] {RT rc125 0 4 4 0}
[05/08 11:26:56     16s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.327600 newSi=0.000000 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 11:26:56     16s] <CMD> set_analysis_view -setup {AV_0100_wc_rc125_setup} -hold {AV_0100_bc_rc0_hold}
[05/08 11:26:56     16s] Extraction setup Started 
[05/08 11:26:56     16s] 
[05/08 11:26:56     16s] Trim Metal Layers:
[05/08 11:26:56     16s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/08 11:26:56     16s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/08 11:26:56     16s] __QRC_SADV_USE_LE__ is set 0
[05/08 11:26:57     17s] Metal Layer Id 1 is Metal1 
[05/08 11:26:57     17s] Metal Layer Id 2 is Metal2 
[05/08 11:26:57     17s] Metal Layer Id 3 is Metal3 
[05/08 11:26:57     17s] Metal Layer Id 4 is Metal4 
[05/08 11:26:57     17s] Metal Layer Id 5 is Metal5 
[05/08 11:26:57     17s] Metal Layer Id 6 is Metal6 
[05/08 11:26:57     17s] Metal Layer Id 7 is Metal7 
[05/08 11:26:57     17s] Metal Layer Id 8 is Metal8 
[05/08 11:26:57     17s] Metal Layer Id 9 is Metal9 
[05/08 11:26:57     17s] Metal Layer Id 10 is Metal10 
[05/08 11:26:57     17s] Metal Layer Id 11 is Metal11 
[05/08 11:26:57     17s] Via Layer Id 33 is Cont 
[05/08 11:26:57     17s] Via Layer Id 34 is Via1 
[05/08 11:26:57     17s] Via Layer Id 35 is Via2 
[05/08 11:26:57     17s] Via Layer Id 36 is Via3 
[05/08 11:26:57     17s] Via Layer Id 37 is Via4 
[05/08 11:26:57     17s] Via Layer Id 38 is Via5 
[05/08 11:26:57     17s] Via Layer Id 39 is Via6 
[05/08 11:26:57     17s] Via Layer Id 40 is Via7 
[05/08 11:26:57     17s] Via Layer Id 41 is Via8 
[05/08 11:26:57     17s] Via Layer Id 42 is Via9 
[05/08 11:26:57     17s] Via Layer Id 43 is Via10 
[05/08 11:26:57     17s] Via Layer Id 44 is Bondpad 
[05/08 11:26:57     17s] 
[05/08 11:26:57     17s] Trim Metal Layers:
[05/08 11:26:57     17s] Generating auto layer map file.
[05/08 11:26:57     17s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[05/08 11:26:57     17s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[05/08 11:26:57     17s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[05/08 11:26:57     17s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[05/08 11:26:57     17s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[05/08 11:26:57     17s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[05/08 11:26:57     17s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[05/08 11:26:57     17s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[05/08 11:26:57     17s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[05/08 11:26:57     17s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[05/08 11:26:57     17s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[05/08 11:26:57     17s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[05/08 11:26:57     17s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[05/08 11:26:57     17s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[05/08 11:26:57     17s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[05/08 11:26:57     17s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[05/08 11:26:57     17s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[05/08 11:26:57     17s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[05/08 11:26:57     17s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[05/08 11:26:57     17s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[05/08 11:26:57     17s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[05/08 11:26:57     17s] Metal Layer Id 1 mapped to 6 
[05/08 11:26:57     17s] Via Layer Id 1 mapped to 7 
[05/08 11:26:57     17s] Metal Layer Id 2 mapped to 8 
[05/08 11:26:57     17s] Via Layer Id 2 mapped to 9 
[05/08 11:26:57     17s] Metal Layer Id 3 mapped to 10 
[05/08 11:26:57     17s] Via Layer Id 3 mapped to 11 
[05/08 11:26:57     17s] Metal Layer Id 4 mapped to 12 
[05/08 11:26:57     17s] Via Layer Id 4 mapped to 13 
[05/08 11:26:57     17s] Metal Layer Id 5 mapped to 14 
[05/08 11:26:57     17s] Via Layer Id 5 mapped to 15 
[05/08 11:26:57     17s] Metal Layer Id 6 mapped to 16 
[05/08 11:26:57     17s] Via Layer Id 6 mapped to 17 
[05/08 11:26:57     17s] Metal Layer Id 7 mapped to 18 
[05/08 11:26:57     17s] Via Layer Id 7 mapped to 19 
[05/08 11:26:57     17s] Metal Layer Id 8 mapped to 20 
[05/08 11:26:57     17s] Via Layer Id 8 mapped to 21 
[05/08 11:26:57     17s] Metal Layer Id 9 mapped to 22 
[05/08 11:26:57     17s] Via Layer Id 9 mapped to 23 
[05/08 11:26:57     17s] Metal Layer Id 10 mapped to 24 
[05/08 11:26:57     17s] Via Layer Id 10 mapped to 25 
[05/08 11:26:57     17s] Metal Layer Id 11 mapped to 27 
[05/08 11:26:57     17s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[05/08 11:26:57     17s] eee: Reading patterns meta data.
[05/08 11:26:57     17s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[05/08 11:26:57     17s] Restore PreRoute Pattern Extraction data failed.
[05/08 11:26:57     17s] Importing multi-corner technology file(s) for preRoute extraction...
[05/08 11:26:57     17s] ../Library/qrc/qrcTechFile
[05/08 11:26:57     17s] Metal Layer Id 1 is Metal1 
[05/08 11:26:57     17s] Metal Layer Id 2 is Metal2 
[05/08 11:26:57     17s] Metal Layer Id 3 is Metal3 
[05/08 11:26:57     17s] Metal Layer Id 4 is Metal4 
[05/08 11:26:57     17s] Metal Layer Id 5 is Metal5 
[05/08 11:26:57     17s] Metal Layer Id 6 is Metal6 
[05/08 11:26:57     17s] Metal Layer Id 7 is Metal7 
[05/08 11:26:57     17s] Metal Layer Id 8 is Metal8 
[05/08 11:26:57     17s] Metal Layer Id 9 is Metal9 
[05/08 11:26:57     17s] Metal Layer Id 10 is Metal10 
[05/08 11:26:57     17s] Metal Layer Id 11 is Metal11 
[05/08 11:26:57     17s] Via Layer Id 33 is Cont 
[05/08 11:26:57     17s] Via Layer Id 34 is Via1 
[05/08 11:26:57     17s] Via Layer Id 35 is Via2 
[05/08 11:26:57     17s] Via Layer Id 36 is Via3 
[05/08 11:26:57     17s] Via Layer Id 37 is Via4 
[05/08 11:26:57     17s] Via Layer Id 38 is Via5 
[05/08 11:26:57     17s] Via Layer Id 39 is Via6 
[05/08 11:26:57     17s] Via Layer Id 40 is Via7 
[05/08 11:26:57     17s] Via Layer Id 41 is Via8 
[05/08 11:26:57     17s] Via Layer Id 42 is Via9 
[05/08 11:26:57     17s] Via Layer Id 43 is Via10 
[05/08 11:26:57     17s] Via Layer Id 44 is Bondpad 
[05/08 11:26:57     17s] 
[05/08 11:26:57     17s] Trim Metal Layers:
[05/08 11:26:57     17s] Generating auto layer map file.
[05/08 11:26:57     17s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[05/08 11:26:57     17s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[05/08 11:26:57     17s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[05/08 11:26:57     17s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[05/08 11:26:57     17s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[05/08 11:26:57     17s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[05/08 11:26:57     17s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[05/08 11:26:57     17s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[05/08 11:26:57     17s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[05/08 11:26:57     17s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[05/08 11:26:57     17s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[05/08 11:26:57     17s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[05/08 11:26:57     17s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[05/08 11:26:57     17s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[05/08 11:26:57     17s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[05/08 11:26:57     17s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[05/08 11:26:57     17s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[05/08 11:26:57     17s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[05/08 11:26:57     17s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[05/08 11:26:57     17s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[05/08 11:26:57     17s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[05/08 11:26:57     17s] Metal Layer Id 1 mapped to 6 
[05/08 11:26:57     17s] Via Layer Id 1 mapped to 7 
[05/08 11:26:57     17s] Metal Layer Id 2 mapped to 8 
[05/08 11:26:57     17s] Via Layer Id 2 mapped to 9 
[05/08 11:26:57     17s] Metal Layer Id 3 mapped to 10 
[05/08 11:26:57     17s] Via Layer Id 3 mapped to 11 
[05/08 11:26:57     17s] Metal Layer Id 4 mapped to 12 
[05/08 11:26:57     17s] Via Layer Id 4 mapped to 13 
[05/08 11:26:57     17s] Metal Layer Id 5 mapped to 14 
[05/08 11:26:57     17s] Via Layer Id 5 mapped to 15 
[05/08 11:26:57     17s] Metal Layer Id 6 mapped to 16 
[05/08 11:26:57     17s] Via Layer Id 6 mapped to 17 
[05/08 11:26:57     17s] Metal Layer Id 7 mapped to 18 
[05/08 11:26:57     17s] Via Layer Id 7 mapped to 19 
[05/08 11:26:57     17s] Metal Layer Id 8 mapped to 20 
[05/08 11:26:57     17s] Via Layer Id 8 mapped to 21 
[05/08 11:26:57     17s] Metal Layer Id 9 mapped to 22 
[05/08 11:26:57     17s] Via Layer Id 9 mapped to 23 
[05/08 11:26:57     17s] Metal Layer Id 10 mapped to 24 
[05/08 11:26:57     17s] Via Layer Id 10 mapped to 25 
[05/08 11:26:57     17s] Metal Layer Id 11 mapped to 27 
[05/08 11:26:57     17s] Completed (cpu: 0:00:01.0 real: 0:00:01.0)
[05/08 11:26:57     17s] Set Shrink Factor to 1.00000
[05/08 11:26:57     17s] Summary of Active RC-Corners : 
[05/08 11:26:57     17s]  
[05/08 11:26:57     17s]  Analysis View: AV_0100_wc_rc125_setup
[05/08 11:26:57     17s]     RC-Corner Name        : rc125
[05/08 11:26:57     17s]     RC-Corner Index       : 0
[05/08 11:26:57     17s]     RC-Corner Temperature : 125 Celsius
[05/08 11:26:57     17s]     RC-Corner Cap Table   : ''
[05/08 11:26:57     17s]     RC-Corner PreRoute Res Factor         : 1
[05/08 11:26:57     17s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 11:26:57     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 11:26:57     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 11:26:57     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 11:26:57     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 11:26:57     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 11:26:57     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 11:26:57     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 11:26:57     17s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/08 11:26:57     17s]     RC-Corner Technology file: '../Library/qrc/qrcTechFile'
[05/08 11:26:57     17s]  
[05/08 11:26:57     17s]  Analysis View: AV_0100_bc_rc0_hold
[05/08 11:26:57     17s]     RC-Corner Name        : rc0
[05/08 11:26:57     17s]     RC-Corner Index       : 1
[05/08 11:26:57     17s]     RC-Corner Temperature : 0 Celsius
[05/08 11:26:57     17s]     RC-Corner Cap Table   : ''
[05/08 11:26:57     17s]     RC-Corner PreRoute Res Factor         : 1
[05/08 11:26:57     17s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 11:26:57     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 11:26:57     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 11:26:57     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 11:26:57     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 11:26:57     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 11:26:57     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 11:26:57     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 11:26:57     17s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/08 11:26:57     17s]     RC-Corner Technology file: '../Library/qrc/qrcTechFile'
[05/08 11:26:57     17s] Technology file '../Library/qrc/qrcTechFile' associated with first view 'AV_0100_wc_rc125_setup' will be used as the primary corner for the multi-corner extraction.
[05/08 11:26:57     17s] 
[05/08 11:26:57     17s] Trim Metal Layers:
[05/08 11:26:57     17s] LayerId::1 widthSet size::1
[05/08 11:26:57     17s] LayerId::2 widthSet size::1
[05/08 11:26:57     17s] LayerId::3 widthSet size::1
[05/08 11:26:57     17s] LayerId::4 widthSet size::1
[05/08 11:26:57     17s] LayerId::5 widthSet size::1
[05/08 11:26:57     17s] LayerId::6 widthSet size::1
[05/08 11:26:57     17s] LayerId::7 widthSet size::1
[05/08 11:26:57     17s] LayerId::8 widthSet size::1
[05/08 11:26:57     17s] LayerId::9 widthSet size::1
[05/08 11:26:57     17s] LayerId::10 widthSet size::1
[05/08 11:26:57     17s] LayerId::11 widthSet size::1
[05/08 11:26:57     17s] Updating RC grid for preRoute extraction ...
[05/08 11:26:57     17s] eee: pegSigSF::1.070000
[05/08 11:26:57     17s] Initializing multi-corner resistance tables ...
[05/08 11:26:57     17s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 11:26:57     17s] {RT rc125 0 4 4 0}
[05/08 11:26:57     17s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.327600 newSi=0.000000 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/08 11:26:57     17s] *Info: initialize multi-corner CTS.
[05/08 11:26:57     17s] Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[05/08 11:26:58     18s] Read 489 cells in library 'fast_vdd1v0' 
[05/08 11:26:58     18s] Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
[05/08 11:26:58     18s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
[05/08 11:26:58     18s] Read 480 cells in library 'fast_vdd1v0' 
[05/08 11:26:58     18s] Ending "SetAnalysisView" (total cpu=0:00:00.6, real=0:00:01.0, peak res=1560.1M, current mem=1157.5M)
[05/08 11:26:58     18s] Reading timing constraints file '../DesignDataIn/sdc/alu.sdc' ...
[05/08 11:26:58     18s] Current (total cpu=0:00:18.7, real=0:00:24.0, peak res=1560.1M, current mem=1437.3M)
[05/08 11:26:58     18s] INFO (CTE): Constraints read successfully.
[05/08 11:26:58     18s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1448.7M, current mem=1448.7M)
[05/08 11:26:58     18s] Current (total cpu=0:00:18.7, real=0:00:24.0, peak res=1560.1M, current mem=1448.7M)
[05/08 11:26:58     18s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/08 11:26:58     18s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/08 11:26:58     18s] 
[05/08 11:26:58     18s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 11:26:58     18s] Summary for sequential cells identification: 
[05/08 11:26:58     18s]   Identified SBFF number: 208
[05/08 11:26:58     18s]   Identified MBFF number: 0
[05/08 11:26:58     18s]   Identified SB Latch number: 0
[05/08 11:26:58     18s]   Identified MB Latch number: 0
[05/08 11:26:58     18s]   Not identified SBFF number: 32
[05/08 11:26:58     18s]   Not identified MBFF number: 0
[05/08 11:26:58     18s]   Not identified SB Latch number: 0
[05/08 11:26:58     18s]   Not identified MB Latch number: 0
[05/08 11:26:58     18s]   Number of sequential cells which are not FFs: 64
[05/08 11:26:58     18s] Total number of combinational cells: 636
[05/08 11:26:58     18s] Total number of sequential cells: 304
[05/08 11:26:58     18s] Total number of tristate cells: 20
[05/08 11:26:58     18s] Total number of level shifter cells: 0
[05/08 11:26:58     18s] Total number of power gating cells: 0
[05/08 11:26:58     18s] Total number of isolation cells: 0
[05/08 11:26:58     18s] Total number of power switch cells: 0
[05/08 11:26:58     18s] Total number of pulse generator cells: 0
[05/08 11:26:58     18s] Total number of always on buffers: 0
[05/08 11:26:58     18s] Total number of retention cells: 0
[05/08 11:26:58     18s] Total number of physical cells: 9
[05/08 11:26:58     18s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[05/08 11:26:58     18s] Total number of usable buffers: 32
[05/08 11:26:58     18s] List of unusable buffers:
[05/08 11:26:58     18s] Total number of unusable buffers: 0
[05/08 11:26:58     18s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[05/08 11:26:58     18s] Total number of usable inverters: 38
[05/08 11:26:58     18s] List of unusable inverters:
[05/08 11:26:58     18s] Total number of unusable inverters: 0
[05/08 11:26:58     18s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[05/08 11:26:58     18s] Total number of identified usable delay cells: 16
[05/08 11:26:58     18s] List of identified unusable delay cells:
[05/08 11:26:58     18s] Total number of identified unusable delay cells: 0
[05/08 11:26:58     18s] 
[05/08 11:26:58     18s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/08 11:26:58     18s] 
[05/08 11:26:58     18s] TimeStamp Deleting Cell Server Begin ...
[05/08 11:26:58     18s] 
[05/08 11:26:58     18s] TimeStamp Deleting Cell Server End ...
[05/08 11:26:58     18s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1449.2M, current mem=1449.2M)
[05/08 11:26:58     18s] 
[05/08 11:26:58     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 11:26:58     18s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 11:26:58     18s] Summary for sequential cells identification: 
[05/08 11:26:58     18s]   Identified SBFF number: 208
[05/08 11:26:58     18s]   Identified MBFF number: 0
[05/08 11:26:58     18s]   Identified SB Latch number: 0
[05/08 11:26:58     18s]   Identified MB Latch number: 0
[05/08 11:26:58     18s]   Not identified SBFF number: 32
[05/08 11:26:58     18s]   Not identified MBFF number: 0
[05/08 11:26:58     18s]   Not identified SB Latch number: 0
[05/08 11:26:58     18s]   Not identified MB Latch number: 0
[05/08 11:26:58     18s]   Number of sequential cells which are not FFs: 64
[05/08 11:26:58     18s]  Visiting view : AV_0100_wc_rc125_setup
[05/08 11:26:58     18s]    : PowerDomain = none : Weighted F : unweighted  = 25.50 (1.000) with rcCorner = 0
[05/08 11:26:58     18s]    : PowerDomain = none : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[05/08 11:26:58     18s]  Visiting view : AV_0100_bc_rc0_hold
[05/08 11:26:58     18s]    : PowerDomain = none : Weighted F : unweighted  = 10.40 (1.000) with rcCorner = 1
[05/08 11:26:58     18s]    : PowerDomain = none : Weighted F : unweighted  = 4.60 (1.000) with rcCorner = -1
[05/08 11:26:58     18s] TLC MultiMap info (StdDelay):
[05/08 11:26:58     18s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 4.6ps
[05/08 11:26:58     18s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 10.4ps
[05/08 11:26:58     18s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[05/08 11:26:58     18s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[05/08 11:26:58     18s]  Setting StdDelay to: 25.5ps
[05/08 11:26:58     18s] 
[05/08 11:26:58     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 11:26:58     18s] 
[05/08 11:26:58     18s] TimeStamp Deleting Cell Server Begin ...
[05/08 11:26:58     18s] 
[05/08 11:26:58     18s] TimeStamp Deleting Cell Server End ...
[05/08 11:26:58     18s] <CMD> set_timing_derate -early 0.925 -late 1.0 -delay_corner AV_0100_wc_rc125_setup_dc
[05/08 11:26:58     18s] <CMD> set_timing_derate -early 1.0 -late 1.12 -delay_corner AV_0100_bc_rc0_hold_dc
[05/08 11:26:58     18s] <CMD> update_library_set -name gpdk045_wc_lib -si [ list ../Library/cdb/slow.cdb ]
[05/08 11:26:58     18s] <CMD> update_library_set -name gpdk045_bc_lib -si [ list ../Library/cdb/fast.cdb ]
[05/08 11:26:58     18s] <CMD> read_power_intent -cpf ../DesignDataIn/cpf/sparc_exu_alu.cpf
[05/08 11:26:58     18s] Loading CPF file ../DesignDataIn/cpf/sparc_exu_alu.cpf ...
[05/08 11:26:58     18s] INFO: processed 24 CPF commands in 108 lines from file ../DesignDataIn/cpf/sparc_exu_alu.cpf, with 0 errors
[05/08 11:26:58     18s] Checking CPF file ...
[05/08 11:26:58     18s] <CMD> commit_power_intent
[05/08 11:26:58     18s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.08 real=0:00:00.00
[05/08 11:26:58     18s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:58     18s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:58     18s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:58     18s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:58     18s] Current (total cpu=0:00:18.9, real=0:00:24.0, peak res=1560.1M, current mem=1439.9M)
[05/08 11:26:58     18s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1450.9M, current mem=1450.9M)
[05/08 11:26:58     18s] Current (total cpu=0:00:19.0, real=0:00:24.0, peak res=1560.1M, current mem=1450.9M)
[05/08 11:26:58     18s] Current (total cpu=0:00:19.0, real=0:00:24.0, peak res=1560.1M, current mem=1450.9M)
[05/08 11:26:58     18s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1452.8M, current mem=1452.8M)
[05/08 11:26:58     18s] Current (total cpu=0:00:19.0, real=0:00:24.0, peak res=1560.1M, current mem=1452.8M)
[05/08 11:26:58     19s] Current (total cpu=0:00:19.0, real=0:00:24.0, peak res=1560.1M, current mem=1452.8M)
[05/08 11:26:58     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.6M, current mem=1454.6M)
[05/08 11:26:58     19s] Current (total cpu=0:00:19.0, real=0:00:24.0, peak res=1560.1M, current mem=1454.6M)
[05/08 11:26:58     19s] CPF_RUNTIME: cpfToMmmc: cpu=0:00:00.15 real=0:00:00.00
[05/08 11:26:58     19s] CPF_RUNTIME: make_secondary_pgconn: cpu=0:00:00.01 real=0:00:00.00
[05/08 11:26:58     19s] Total 0 new pin(s) connected to net 'VDD'
[05/08 11:26:58     19s] Total 0 new pin(s) connected to net 'VSS'
[05/08 11:26:58     19s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.01 real=0:00:00.00
[05/08 11:26:59     19s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.03 real=0:00:01.00
[05/08 11:26:59     19s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:59     19s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:59     19s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:59     19s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:59     19s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:59     19s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:59     19s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:59     19s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:59     19s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:59     19s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/08 11:26:59     19s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[05/08 11:26:59     19s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[05/08 11:26:59     19s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[05/08 11:26:59     19s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[05/08 11:26:59     19s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[05/08 11:26:59     19s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[05/08 11:26:59     19s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[05/08 11:26:59     19s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[05/08 11:26:59     19s] Summary for sequential cells identification: 
[05/08 11:26:59     19s]   Identified SBFF number: 208
[05/08 11:26:59     19s]   Identified MBFF number: 0
[05/08 11:26:59     19s]   Identified SB Latch number: 0
[05/08 11:26:59     19s]   Identified MB Latch number: 0
[05/08 11:26:59     19s]   Not identified SBFF number: 32
[05/08 11:26:59     19s]   Not identified MBFF number: 0
[05/08 11:26:59     19s]   Not identified SB Latch number: 0
[05/08 11:26:59     19s]   Not identified MB Latch number: 0
[05/08 11:26:59     19s]   Number of sequential cells which are not FFs: 64
[05/08 11:26:59     19s] Total number of combinational cells: 636
[05/08 11:26:59     19s] Total number of sequential cells: 304
[05/08 11:26:59     19s] Total number of tristate cells: 20
[05/08 11:26:59     19s] Total number of level shifter cells: 0
[05/08 11:26:59     19s] Total number of power gating cells: 0
[05/08 11:26:59     19s] Total number of isolation cells: 0
[05/08 11:26:59     19s] Total number of power switch cells: 0
[05/08 11:26:59     19s] Total number of pulse generator cells: 0
[05/08 11:26:59     19s] Total number of always on buffers: 0
[05/08 11:26:59     19s] Total number of retention cells: 0
[05/08 11:26:59     19s] Total number of physical cells: 9
[05/08 11:26:59     19s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[05/08 11:26:59     19s] Total number of usable buffers: 32
[05/08 11:26:59     19s] List of unusable buffers:
[05/08 11:26:59     19s] Total number of unusable buffers: 0
[05/08 11:26:59     19s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[05/08 11:26:59     19s] Total number of usable inverters: 38
[05/08 11:26:59     19s] List of unusable inverters:
[05/08 11:26:59     19s] Total number of unusable inverters: 0
[05/08 11:26:59     19s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[05/08 11:26:59     19s] Total number of identified usable delay cells: 16
[05/08 11:26:59     19s] List of identified unusable delay cells:
[05/08 11:26:59     19s] Total number of identified unusable delay cells: 0
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] TimeStamp Deleting Cell Server Begin ...
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] TimeStamp Deleting Cell Server End ...
[05/08 11:26:59     19s] No isolation cell in libraries.
[05/08 11:26:59     19s] No level shifter cell in libraries.
[05/08 11:26:59     19s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 11:26:59     19s] Type 'man IMPFP-3961' for more detail.
[05/08 11:26:59     19s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 11:26:59     19s] Type 'man IMPFP-3961' for more detail.
[05/08 11:26:59     19s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 11:26:59     19s] Type 'man IMPFP-3961' for more detail.
[05/08 11:26:59     19s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 11:26:59     19s] Type 'man IMPFP-3961' for more detail.
[05/08 11:26:59     19s] <CMD> setPinConstraint -side {top bottom} -layer M2
[05/08 11:26:59     19s] **WARN: (IMPPTN-3837):	setPinConstraint command usage without specifying top-cell name will be obsolete in next major release. Command will enforce top-cell name using -cell option.
[05/08 11:26:59     19s] Constraint is applied to top level cell sparc_exu_alu.
[05/08 11:26:59     19s] <CMD> setPinConstraint -side {right left} -layer M3
[05/08 11:26:59     19s] **WARN: (IMPPTN-3837):	setPinConstraint command usage without specifying top-cell name will be obsolete in next major release. Command will enforce top-cell name using -cell option.
[05/08 11:26:59     19s] Constraint is applied to top level cell sparc_exu_alu.
[05/08 11:26:59     19s] <CMD> floorPlan -site CoreSite -s 230 204 30.0 30.0 30.0 30.0
[05/08 11:26:59     19s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 30.020000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/08 11:26:59     19s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 30.020000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/08 11:26:59     19s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 11:26:59     19s] Type 'man IMPFP-3961' for more detail.
[05/08 11:26:59     19s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/08 11:26:59     19s] Type 'man IMPFP-3961' for more detail.
[05/08 11:26:59     19s] Start create_tracks
[05/08 11:26:59     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/08 11:26:59     19s] <CMD> loadIoFile ../DesignDataIn/misc/sparc_exu_alu.save.io
[05/08 11:26:59     19s] Reading IO assignment file "../DesignDataIn/misc/sparc_exu_alu.save.io" ...
[05/08 11:26:59     19s] <CMD> addRing -around default_power_domain -nets {VDD VSS} -layer {bottom M5 top M5 right M6 left M6} -width 12 -spacing 2 -offset 1
[05/08 11:26:59     19s] #% Begin addRing (date=05/08 11:26:59, mem=1462.2M)
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] viaInitial starts at Thu May  8 11:26:59 2025
viaInitial ends at Thu May  8 11:26:59 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Ring generation is complete.
[05/08 11:26:59     19s] vias are now being generated.
[05/08 11:26:59     19s] addRing created 8 wires.
[05/08 11:26:59     19s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] |  Layer |     Created    |     Deleted    |
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] | Metal5 |        4       |       NA       |
[05/08 11:26:59     19s] |  Via5  |        8       |        0       |
[05/08 11:26:59     19s] | Metal6 |        4       |       NA       |
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] #% End addRing (date=05/08 11:26:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1465.6M, current mem=1465.6M)
[05/08 11:26:59     19s] <CMD> addStripe -set_to_set_distance 12 -spacing 12 -xleft_offset 5.05 -direction vertical -layer M6 -width 2.3 -nets VSS
[05/08 11:26:59     19s] #% Begin addStripe (date=05/08 11:26:59, mem=1465.6M)
[05/08 11:26:59     19s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] Initialize fgc environment(mem: 1534.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Starting stripe generation ...
[05/08 11:26:59     19s] Non-Default Mode Option Settings :
[05/08 11:26:59     19s]   NONE
[05/08 11:26:59     19s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Stripe generation is complete.
[05/08 11:26:59     19s] vias are now being generated.
[05/08 11:26:59     19s] addStripe created 19 wires.
[05/08 11:26:59     19s] ViaGen created 38 vias, deleted 0 via to avoid violation.
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] |  Layer |     Created    |     Deleted    |
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] |  Via5  |       38       |        0       |
[05/08 11:26:59     19s] | Metal6 |       19       |       NA       |
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] #% End addStripe (date=05/08 11:26:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1466.8M, current mem=1466.8M)
[05/08 11:26:59     19s] <CMD> addStripe -set_to_set_distance 10.26 -spacing 10.26 -ybottom_offset 3.980 -direction horizontal -layer M5 -width 2.3 -nets VSS -area_blockage {49.35 164.08 239.05 212.08}
[05/08 11:26:59     19s] #% Begin addStripe (date=05/08 11:26:59, mem=1466.8M)
[05/08 11:26:59     19s] **WARN: (IMPPP-4022):	Option "-ybottom_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] Initialize fgc environment(mem: 1534.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Starting stripe generation ...
[05/08 11:26:59     19s] Non-Default Mode Option Settings :
[05/08 11:26:59     19s]   NONE
[05/08 11:26:59     19s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Stripe generation is complete.
[05/08 11:26:59     19s] vias are now being generated.
[05/08 11:26:59     19s] addStripe created 25 wires.
[05/08 11:26:59     19s] ViaGen created 345 vias, deleted 0 via to avoid violation.
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] |  Layer |     Created    |     Deleted    |
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] | Metal5 |       25       |       NA       |
[05/08 11:26:59     19s] |  Via5  |       345      |        0       |
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] #% End addStripe (date=05/08 11:26:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1466.8M, current mem=1466.8M)
[05/08 11:26:59     19s] <CMD> addStripe -extend_to design_boundary -set_to_set_distance 96 -spacing 96 -xleft_offset 69.7 -direction vertical -layer M4 -width 5 -area_blockage {0 105.02  290.0 264.1 } -nets VDD1
[05/08 11:26:59     19s] #% Begin addStripe (date=05/08 11:26:59, mem=1466.8M)
[05/08 11:26:59     19s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] Initialize fgc environment(mem: 1534.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Starting stripe generation ...
[05/08 11:26:59     19s] Non-Default Mode Option Settings :
[05/08 11:26:59     19s]   NONE
[05/08 11:26:59     19s] Stripe generation is complete.
[05/08 11:26:59     19s] vias are now being generated.
[05/08 11:26:59     19s] addStripe created 2 wires.
[05/08 11:26:59     19s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] |  Layer |     Created    |     Deleted    |
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] | Metal4 |        2       |       NA       |
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] #% End addStripe (date=05/08 11:26:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1466.8M, current mem=1466.8M)
[05/08 11:26:59     19s] <CMD> addStripe -nets VDD -direction vertical -layer M6 -xleft_offset 11.05 -width 2.3 -spacing 12 -set_to_set_distance 12
[05/08 11:26:59     19s] #% Begin addStripe (date=05/08 11:26:59, mem=1466.8M)
[05/08 11:26:59     19s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] Initialize fgc environment(mem: 1534.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Starting stripe generation ...
[05/08 11:26:59     19s] Non-Default Mode Option Settings :
[05/08 11:26:59     19s]   NONE
[05/08 11:26:59     19s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.7M)
[05/08 11:26:59     19s] Stripe generation is complete.
[05/08 11:26:59     19s] vias are now being generated.
[05/08 11:26:59     19s] addStripe created 19 wires.
[05/08 11:26:59     19s] ViaGen created 38 vias, deleted 0 via to avoid violation.
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] |  Layer |     Created    |     Deleted    |
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] |  Via5  |       38       |        0       |
[05/08 11:26:59     19s] | Metal6 |       19       |       NA       |
[05/08 11:26:59     19s] +--------+----------------+----------------+
[05/08 11:26:59     19s] #% End addStripe (date=05/08 11:26:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1466.8M, current mem=1466.8M)
[05/08 11:26:59     19s] <CMD> setSrouteMode -corePinJoinLimit 6
[05/08 11:26:59     19s] <CMD> sroute -connect corePin -nets VSS -allowJogging 0 -corePinMaxViaWidth 60
[05/08 11:26:59     19s] #% Begin sroute (date=05/08 11:26:59, mem=1467.0M)
[05/08 11:26:59     19s] **WARN: (IMPSR-4053):	Option -corePinMaxViaWidth is obsolete and has been replaced by -corePinMaxViaScale. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -corePinMaxViaScale.
[05/08 11:26:59     19s] *** Begin SPECIAL ROUTE on Thu May  8 11:26:59 2025 ***
[05/08 11:26:59     19s] SPECIAL ROUTE ran on directory: /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/02_FLOORPLAN
[05/08 11:26:59     19s] SPECIAL ROUTE ran on machine: pc-klas2-9.esat.kuleuven.be (Linux 5.14.0-503.40.1.el9_5.x86_64 x86_64 1.04Ghz)
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] Begin option processing ...
[05/08 11:26:59     19s] srouteConnectPowerBump set to false
[05/08 11:26:59     19s] routeSelectNet set to "VSS"
[05/08 11:26:59     19s] routeSpecial set to true
[05/08 11:26:59     19s] srouteConnectBlockPin set to false
[05/08 11:26:59     19s] srouteConnectConverterPin set to false
[05/08 11:26:59     19s] srouteConnectPadPin set to false
[05/08 11:26:59     19s] srouteConnectStripe set to false
[05/08 11:26:59     19s] srouteCorePinMaxViaWidth set to 60
[05/08 11:26:59     19s] srouteFollowCorePinEnd set to 3
[05/08 11:26:59     19s] srouteFollowPadPin set to false
[05/08 11:26:59     19s] srouteFollowpinJoinLimit set to 12000
[05/08 11:26:59     19s] sroutePadPinAllPorts set to true
[05/08 11:26:59     19s] sroutePreserveExistingRoutes set to true
[05/08 11:26:59     19s] srouteRoutePowerBarPortOnBothDir set to true
[05/08 11:26:59     19s] srouteStraightConnections set to "straightWithChanges"
[05/08 11:26:59     19s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2812.00 megs.
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] Reading DB technology information...
[05/08 11:26:59     19s] Finished reading DB technology information.
[05/08 11:26:59     19s] Reading floorplan and netlist information...
[05/08 11:26:59     19s] Finished reading floorplan and netlist information.
[05/08 11:26:59     19s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/08 11:26:59     19s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/08 11:26:59     19s] Read in 2 nondefault rules, 0 used
[05/08 11:26:59     19s] Read in 1559 macros, 62 used
[05/08 11:26:59     19s] Read in 62 components
[05/08 11:26:59     19s]   62 core components: 62 unplaced, 0 placed, 0 fixed
[05/08 11:26:59     19s] Read in 534 physical pins
[05/08 11:26:59     19s]   534 physical pins: 0 unplaced, 0 placed, 534 fixed
[05/08 11:26:59     19s] Read in 514 nets
[05/08 11:26:59     19s] Read in 3 special nets, 3 routed
[05/08 11:26:59     19s] Read in 658 terminals
[05/08 11:26:59     19s] 1 net selected.
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] Begin power routing ...
[05/08 11:26:59     19s] CPU time for VSS FollowPin 0 seconds
[05/08 11:26:59     19s]   Number of Core ports routed: 120
[05/08 11:26:59     19s]   Number of Followpin connections: 60
[05/08 11:26:59     19s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2815.00 megs.
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s] 
[05/08 11:26:59     19s]  Begin updating DB with routing results ...
[05/08 11:26:59     19s]  Updating DB with 534 io pins ...
[05/08 11:26:59     19s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/08 11:27:00     19s] Pin and blockage extraction finished
[05/08 11:27:00     19s] 
[05/08 11:27:00     19s] sroute created 180 wires.
[05/08 11:27:00     19s] ViaGen created 5955 vias, deleted 0 via to avoid violation.
[05/08 11:27:00     19s] +--------+----------------+----------------+
[05/08 11:27:00     19s] |  Layer |     Created    |     Deleted    |
[05/08 11:27:00     19s] +--------+----------------+----------------+
[05/08 11:27:00     19s] | Metal1 |       180      |       NA       |
[05/08 11:27:00     19s] |  Via1  |      1260      |        0       |
[05/08 11:27:00     19s] |  Via2  |      1260      |        0       |
[05/08 11:27:00     19s] |  Via3  |      1260      |        0       |
[05/08 11:27:00     19s] |  Via4  |      1260      |        0       |
[05/08 11:27:00     19s] |  Via5  |       915      |        0       |
[05/08 11:27:00     19s] +--------+----------------+----------------+
[05/08 11:27:00     19s] #% End sroute (date=05/08 11:27:00, total cpu=0:00:00.6, real=0:00:01.0, peak res=1485.0M, current mem=1485.0M)
[05/08 11:27:00     19s] <CMD> sroute -connect corePin -nets VDD -powerDomains TOP -allowJogging 0 -corePinMaxViaWidth 60
[05/08 11:27:00     19s] #% Begin sroute (date=05/08 11:27:00, mem=1485.0M)
[05/08 11:27:00     19s] **WARN: (IMPSR-4053):	Option -corePinMaxViaWidth is obsolete and has been replaced by -corePinMaxViaScale. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -corePinMaxViaScale.
[05/08 11:27:00     19s] *** Begin SPECIAL ROUTE on Thu May  8 11:27:00 2025 ***
[05/08 11:27:00     19s] SPECIAL ROUTE ran on directory: /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/02_FLOORPLAN
[05/08 11:27:00     19s] SPECIAL ROUTE ran on machine: pc-klas2-9.esat.kuleuven.be (Linux 5.14.0-503.40.1.el9_5.x86_64 x86_64 1.37Ghz)
[05/08 11:27:00     19s] 
[05/08 11:27:00     19s] Begin option processing ...
[05/08 11:27:00     19s] srouteConnectPowerBump set to false
[05/08 11:27:00     19s] routeSelectNet set to "VDD"
[05/08 11:27:00     19s] routeSpecial set to true
[05/08 11:27:00     19s] srouteConnectBlockPin set to false
[05/08 11:27:00     19s] srouteConnectConverterPin set to false
[05/08 11:27:00     19s] srouteConnectPadPin set to false
[05/08 11:27:00     19s] srouteConnectStripe set to false
[05/08 11:27:00     19s] srouteCorePinMaxViaWidth set to 60
[05/08 11:27:00     19s] srouteFollowCorePinEnd set to 3
[05/08 11:27:00     19s] srouteFollowPadPin set to false
[05/08 11:27:00     19s] srouteFollowpinJoinLimit set to 12000
[05/08 11:27:00     19s] sroutePadPinAllPorts set to true
[05/08 11:27:00     19s] sroutePowerDomain set to "TOP"
[05/08 11:27:00     19s] sroutePreserveExistingRoutes set to true
[05/08 11:27:00     19s] srouteRoutePowerBarPortOnBothDir set to true
[05/08 11:27:00     19s] srouteStraightConnections set to "straightWithChanges"
[05/08 11:27:00     19s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2815.00 megs.
[05/08 11:27:00     19s] 
[05/08 11:27:00     19s] Reading DB technology information...
[05/08 11:27:00     20s] Finished reading DB technology information.
[05/08 11:27:00     20s] Reading floorplan and netlist information...
[05/08 11:27:00     20s] Finished reading floorplan and netlist information.
[05/08 11:27:00     20s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/08 11:27:00     20s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/08 11:27:00     20s] Read in 2 nondefault rules, 0 used
[05/08 11:27:00     20s] Read in 1559 macros, 62 used
[05/08 11:27:00     20s] Read in 62 components
[05/08 11:27:00     20s]   62 core components: 62 unplaced, 0 placed, 0 fixed
[05/08 11:27:00     20s] Read in 534 physical pins
[05/08 11:27:00     20s]   534 physical pins: 0 unplaced, 0 placed, 534 fixed
[05/08 11:27:00     20s] Read in 514 nets
[05/08 11:27:00     20s] Read in 3 special nets, 3 routed
[05/08 11:27:00     20s] Read in 658 terminals
[05/08 11:27:00     20s] 1 net selected.
[05/08 11:27:00     20s] 
[05/08 11:27:00     20s] Begin power routing ...
[05/08 11:27:00     20s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via3 at (197.51, 105.27) (198.89, 105.32).
[05/08 11:27:00     20s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via3 at (101.51, 105.27) (102.89, 105.32).
[05/08 11:27:00     20s] CPU time for VDD FollowPin 0 seconds
[05/08 11:27:00     20s]   Number of Core ports routed: 120
[05/08 11:27:00     20s]   Number of Followpin connections: 60
[05/08 11:27:00     20s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2817.00 megs.
[05/08 11:27:00     20s] 
[05/08 11:27:00     20s] 
[05/08 11:27:00     20s] 
[05/08 11:27:00     20s]  Begin updating DB with routing results ...
[05/08 11:27:00     20s]  Updating DB with 534 io pins ...
[05/08 11:27:00     20s]  Updating DB with 0 via definition ...
[05/08 11:27:00     20s] sroute created 184 wires.
[05/08 11:27:00     20s] ViaGen created 6070 vias, deleted 0 via to avoid violation.
[05/08 11:27:00     20s] +--------+----------------+----------------+
[05/08 11:27:00     20s] |  Layer |     Created    |     Deleted    |
[05/08 11:27:00     20s] +--------+----------------+----------------+
[05/08 11:27:00     20s] | Metal1 |       180      |       NA       |
[05/08 11:27:00     20s] |  Via1  |      1214      |        0       |
[05/08 11:27:00     20s] |  Via2  |      1214      |        0       |
[05/08 11:27:00     20s] | Metal3 |        2       |       NA       |
[05/08 11:27:00     20s] |  Via3  |      1214      |        0       |
[05/08 11:27:00     20s] |  Via4  |      1214      |        0       |
[05/08 11:27:00     20s] |  Via5  |      1214      |        0       |
[05/08 11:27:00     20s] | Metal6 |        2       |       NA       |
[05/08 11:27:00     20s] +--------+----------------+----------------+
[05/08 11:27:00     20s] #% End sroute (date=05/08 11:27:00, total cpu=0:00:00.6, real=0:00:00.0, peak res=1485.0M, current mem=1484.8M)
[05/08 11:27:00     20s] <CMD> sroute -connect { secondaryPowerPin } -layerChangeRange { M1 M6 } -blockPinTarget { nearestTarget } -secondaryPinRailVerticalStripeGrid { M6 0 0 } -checkAlignedSecondaryPin 1 -powerDomains { KERNEL_PSO } -allowJogging 0 -crossoverViaBottomLayer M1 -secondaryPinRailLayer M6 -allowLayerChange 1 -secondaryPinNet { VDD } -targetViaTopLayer M6 -crossoverViaTopLayer M6 -targetViaBottomLayer M1 -nets { VDD } -viaConnectToShape stripe
[05/08 11:27:00     20s] #% Begin sroute (date=05/08 11:27:00, mem=1484.8M)
[05/08 11:27:00     20s] **WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[05/08 11:27:00     20s] **WARN: (IMPSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/08 11:27:00     20s] **WARN: (IMPSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/08 11:27:00     20s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/08 11:27:00     20s] **WARN: (IMPSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/08 11:27:00     20s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[05/08 11:27:00     20s] *** Begin SPECIAL ROUTE on Thu May  8 11:27:00 2025 ***
[05/08 11:27:00     20s] SPECIAL ROUTE ran on directory: /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/02_FLOORPLAN
[05/08 11:27:00     20s] SPECIAL ROUTE ran on machine: pc-klas2-9.esat.kuleuven.be (Linux 5.14.0-503.40.1.el9_5.x86_64 x86_64 799Mhz)
[05/08 11:27:00     20s] 
[05/08 11:27:00     20s] Begin option processing ...
[05/08 11:27:00     20s] srouteConnectPowerBump set to false
[05/08 11:27:00     20s] routeSelectNet set to "VDD"
[05/08 11:27:00     20s] routeSpecial set to true
[05/08 11:27:00     20s] srouteBottomLayerLimit set to 1
[05/08 11:27:00     20s] srouteBottomTargetLayerLimit set to 1
[05/08 11:27:00     20s] srouteConnectBlockPin set to false
[05/08 11:27:00     20s] srouteConnectCorePin set to false
[05/08 11:27:00     20s] srouteConnectPadPin set to false
[05/08 11:27:00     20s] srouteConnectStripe set to false
[05/08 11:27:00     20s] srouteCrossoverViaBottomLayer set to 1
[05/08 11:27:00     20s] srouteCrossoverViaTopLayer set to 6
[05/08 11:27:00     20s] srouteFollowCorePinEnd set to 3
[05/08 11:27:00     20s] srouteFollowPadPin set to false
[05/08 11:27:00     20s] srouteFollowpinJoinLimit set to 12000
[05/08 11:27:00     20s] srouteLevelShifterMaxGap set to 1
[05/08 11:27:00     20s] srouteLevelShifterReinforcementLayer set to 6
[05/08 11:27:00     20s] srouteLevelShifterReinforcementPitch set to 0
[05/08 11:27:00     20s] srouteLevelShifterReinforcementWidth set to 0
[05/08 11:27:00     20s] srouteLevelShifterSecondaryRailLayer set to 6
[05/08 11:27:00     20s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[05/08 11:27:00     20s] sroutePadPinAllPorts set to true
[05/08 11:27:00     20s] sroutePowerDomain set to "KERNEL_PSO"
[05/08 11:27:00     20s] sroutePreserveExistingRoutes set to true
[05/08 11:27:00     20s] srouteRoutePowerBarPortOnBothDir set to true
[05/08 11:27:00     20s] srouteStopBlockPin set to "nearestTarget"
[05/08 11:27:00     20s] srouteStraightConnections set to "straightWithChanges"
[05/08 11:27:00     20s] srouteTopLayerLimit set to 6
[05/08 11:27:00     20s] srouteTopTargetLayerLimit set to 6
[05/08 11:27:00     20s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2817.00 megs.
[05/08 11:27:00     20s] 
[05/08 11:27:00     20s] Reading DB technology information...
[05/08 11:27:00     20s] Finished reading DB technology information.
[05/08 11:27:00     20s] Reading floorplan and netlist information...
[05/08 11:27:00     20s] Finished reading floorplan and netlist information.
[05/08 11:27:00     20s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/08 11:27:01     20s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/08 11:27:01     20s] Read in 2 nondefault rules, 0 used
[05/08 11:27:01     20s] Read in 1559 macros, 62 used
[05/08 11:27:01     20s] Read in 62 components
[05/08 11:27:01     20s]   62 core components: 62 unplaced, 0 placed, 0 fixed
[05/08 11:27:01     20s] Read in 534 physical pins
[05/08 11:27:01     20s]   534 physical pins: 0 unplaced, 0 placed, 534 fixed
[05/08 11:27:01     20s] Read in 514 nets
[05/08 11:27:01     20s] Read in 3 special nets, 3 routed
[05/08 11:27:01     20s] Read in 658 terminals
[05/08 11:27:01     20s] 1 net selected.
[05/08 11:27:01     20s] 
[05/08 11:27:01     20s] Begin power routing ...
[05/08 11:27:01     20s] **WARN: (IMPSR-1003):	Unknown power domain name KERNEL_PSO.
[05/08 11:27:01     20s]   Number of Core ports routed: 0
[05/08 11:27:01     20s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2817.00 megs.
[05/08 11:27:01     20s] 
[05/08 11:27:01     20s] 
[05/08 11:27:01     20s] 
[05/08 11:27:01     20s]  Begin updating DB with routing results ...
[05/08 11:27:01     20s]  Updating DB with 534 io pins ...
[05/08 11:27:01     20s]  Updating DB with 0 via definition ...
[05/08 11:27:01     20s] sroute created 0 wire.
[05/08 11:27:01     20s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/08 11:27:01     20s] #% End sroute (date=05/08 11:27:01, total cpu=0:00:00.5, real=0:00:01.0, peak res=1484.8M, current mem=1482.3M)
[05/08 11:27:01     20s] <CMD> timeDesign -prePlace -outDir timingReports -prefix floorplan
[05/08 11:27:01     20s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:21.0/0:00:24.0 (0.9), mem = 1537.6M
[05/08 11:27:01     20s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/08 11:27:01     20s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/08 11:27:01     20s] Set Using Default Delay Limit as 101.
[05/08 11:27:01     20s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/08 11:27:01     20s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/08 11:27:01     20s] Set Default Net Delay as 0 ps.
[05/08 11:27:01     20s] Set Default Net Load as 0 pF. 
[05/08 11:27:01     20s] Set Default Input Pin Transition as 1 ps.
[05/08 11:27:01     21s] Effort level <high> specified for reg2reg path_group
[05/08 11:27:01     21s] Effort level <high> specified for reg2cgate path_group
[05/08 11:27:01     21s] All LLGs are deleted
[05/08 11:27:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:01     21s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1557.4M, EPOCH TIME: 1746696421.490546
[05/08 11:27:01     21s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1557.4M, EPOCH TIME: 1746696421.493132
[05/08 11:27:01     21s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1557.4M, EPOCH TIME: 1746696421.499079
[05/08 11:27:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:01     21s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1557.4M, EPOCH TIME: 1746696421.503762
[05/08 11:27:01     21s] Max number of tech site patterns supported in site array is 256.
[05/08 11:27:01     21s] Core basic site is CoreSite
[05/08 11:27:01     21s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1557.4M, EPOCH TIME: 1746696421.552911
[05/08 11:27:01     21s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f2c97c13988.
[05/08 11:27:01     21s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/08 11:27:01     21s] After signature check, allow fast init is false, keep pre-filter is false.
[05/08 11:27:01     21s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/08 11:27:01     21s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.005, MEM:1685.4M, EPOCH TIME: 1746696421.558185
[05/08 11:27:01     21s] Use non-trimmed site array because memory saving is not enough.
[05/08 11:27:01     21s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[05/08 11:27:01     21s] SiteArray: use 761,856 bytes
[05/08 11:27:01     21s] SiteArray: current memory after site array memory allocation 1686.1M
[05/08 11:27:01     21s] SiteArray: FP blocked sites are writable
[05/08 11:27:01     21s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1686.1M, EPOCH TIME: 1746696421.560464
[05/08 11:27:01     21s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.009, REAL:0.009, MEM:1686.1M, EPOCH TIME: 1746696421.569706
[05/08 11:27:01     21s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[05/08 11:27:01     21s] Atter site array init, number of instance map data is 0.
[05/08 11:27:01     21s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.052, REAL:0.068, MEM:1686.1M, EPOCH TIME: 1746696421.572220
[05/08 11:27:01     21s] 
[05/08 11:27:01     21s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 11:27:01     21s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.056, REAL:0.080, MEM:1686.1M, EPOCH TIME: 1746696421.579300
[05/08 11:27:01     21s] All LLGs are deleted
[05/08 11:27:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:01     21s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1686.1M, EPOCH TIME: 1746696421.588305
[05/08 11:27:01     21s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1686.1M, EPOCH TIME: 1746696421.588403
[05/08 11:27:01     21s] Starting delay calculation for Setup views
[05/08 11:27:01     21s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/08 11:27:02     21s] AAE DB initialization (MEM=1686.12 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/08 11:27:02     21s] #################################################################################
[05/08 11:27:02     21s] # Design Stage: PreRoute
[05/08 11:27:02     21s] # Design Name: sparc_exu_alu
[05/08 11:27:02     21s] # Design Mode: 45nm
[05/08 11:27:02     21s] # Analysis Mode: MMMC OCV 
[05/08 11:27:02     21s] # Parasitics Mode: No SPEF/RCDB 
[05/08 11:27:02     21s] # Signoff Settings: SI Off 
[05/08 11:27:02     21s] #################################################################################
[05/08 11:27:02     21s] Calculate early delays in OCV mode...
[05/08 11:27:02     21s] Calculate late delays in OCV mode...
[05/08 11:27:02     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 1793.9M, InitMEM = 1792.9M)
[05/08 11:27:02     21s] Start delay calculation (fullDC) (1 T). (MEM=1793.88)
[05/08 11:27:02     21s] AAE_INFO: Cdb files are: 
[05/08 11:27:02     21s]  	../Library/cdb/slow.cdb
[05/08 11:27:02     21s] 	../Library/cdb/fast.cdb
[05/08 11:27:02     21s]  
[05/08 11:27:02     21s] Start AAE Lib Loading. (MEM=1793.88)
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[05/08 11:27:02     21s] Type 'man IMPESI-3311' for more detail.
[05/08 11:27:02     21s] **WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
[05/08 11:27:02     21s] To increase the message display limit, refer to the product command reference manual.
[05/08 11:27:02     22s] End AAE Lib Loading. (MEM=1901.59 CPU=0:00:00.5 Real=0:00:00.0)
[05/08 11:27:02     22s] End AAE Lib Interpolated Model. (MEM=1901.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'DFFQXLLVT' does not have characterized noise model(s) for 'slow_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'DFFQXLLVT' does not have characterized noise model(s) for 'fast_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'ADDFXLLVT' does not have characterized noise model(s) for 'slow_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'ADDFXLLVT' does not have characterized noise model(s) for 'fast_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'AO22XLLVT' does not have characterized noise model(s) for 'slow_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'AO22XLLVT' does not have characterized noise model(s) for 'fast_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'XOR2XLLVT' does not have characterized noise model(s) for 'slow_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'XOR2XLLVT' does not have characterized noise model(s) for 'fast_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'OAI21XLLVT' does not have characterized noise model(s) for 'slow_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'OAI21XLLVT' does not have characterized noise model(s) for 'fast_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'AOI21XLLVT' does not have characterized noise model(s) for 'slow_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'AOI21XLLVT' does not have characterized noise model(s) for 'fast_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'OAI21X1LVT' does not have characterized noise model(s) for 'slow_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'OAI21X1LVT' does not have characterized noise model(s) for 'fast_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'OAI31X1LVT' does not have characterized noise model(s) for 'slow_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'OAI31X1LVT' does not have characterized noise model(s) for 'fast_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'OAI2BB1X1LVT' does not have characterized noise model(s) for 'slow_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'OAI2BB1X1LVT' does not have characterized noise model(s) for 'fast_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'AOI21X1LVT' does not have characterized noise model(s) for 'slow_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (IMPESI-3086):	The cell 'AOI21X1LVT' does not have characterized noise model(s) for 'fast_vdd1v0' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 11:27:02     22s] Type 'man IMPESI-3086' for more detail.
[05/08 11:27:02     22s] **WARN: (EMS-27):	Message (IMPESI-3086) has exceeded the current message display limit of 20.
[05/08 11:27:02     22s] To increase the message display limit, refer to the product command reference manual.
[05/08 11:27:02     22s] Total number of fetched objects 2160
[05/08 11:27:02     22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 11:27:02     22s] End delay calculation. (MEM=1963.44 CPU=0:00:00.1 REAL=0:00:00.0)
[05/08 11:27:02     22s] End delay calculation (fullDC). (MEM=1963.44 CPU=0:00:00.7 REAL=0:00:00.0)
[05/08 11:27:02     22s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1963.4M) ***
[05/08 11:27:02     22s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:22.5 mem=1963.4M)
[05/08 11:27:03     22s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.051  | -0.051  |   N/A   | -0.041  |
|           TNS (ns):| -0.051  | -0.051  |   N/A   | -0.041  |
|    Violating Paths:|    1    |    1    |   N/A   |    1    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 11:27:03     22s] All LLGs are deleted
[05/08 11:27:03     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.4M, EPOCH TIME: 1746696423.283862
[05/08 11:27:03     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1946.4M, EPOCH TIME: 1746696423.284000
[05/08 11:27:03     22s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1946.4M, EPOCH TIME: 1746696423.284335
[05/08 11:27:03     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1946.4M, EPOCH TIME: 1746696423.286533
[05/08 11:27:03     22s] Max number of tech site patterns supported in site array is 256.
[05/08 11:27:03     22s] Core basic site is CoreSite
[05/08 11:27:03     22s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1946.4M, EPOCH TIME: 1746696423.319969
[05/08 11:27:03     22s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 11:27:03     22s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 11:27:03     22s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1946.4M, EPOCH TIME: 1746696423.320863
[05/08 11:27:03     22s] Fast DP-INIT is on for default
[05/08 11:27:03     22s] Atter site array init, number of instance map data is 0.
[05/08 11:27:03     22s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1946.4M, EPOCH TIME: 1746696423.322021
[05/08 11:27:03     22s] 
[05/08 11:27:03     22s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 11:27:03     22s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.038, MEM:1946.4M, EPOCH TIME: 1746696423.322611
[05/08 11:27:03     22s] All LLGs are deleted
[05/08 11:27:03     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.4M, EPOCH TIME: 1746696423.323766
[05/08 11:27:03     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1946.4M, EPOCH TIME: 1746696423.323844
[05/08 11:27:03     22s] Density: 8.573%
------------------------------------------------------------------

[05/08 11:27:03     22s] All LLGs are deleted
[05/08 11:27:03     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.4M, EPOCH TIME: 1746696423.328830
[05/08 11:27:03     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1946.4M, EPOCH TIME: 1746696423.328932
[05/08 11:27:03     22s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1946.4M, EPOCH TIME: 1746696423.329263
[05/08 11:27:03     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1946.4M, EPOCH TIME: 1746696423.331424
[05/08 11:27:03     22s] Max number of tech site patterns supported in site array is 256.
[05/08 11:27:03     22s] Core basic site is CoreSite
[05/08 11:27:03     22s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1946.4M, EPOCH TIME: 1746696423.364648
[05/08 11:27:03     22s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 11:27:03     22s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 11:27:03     22s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1946.4M, EPOCH TIME: 1746696423.365468
[05/08 11:27:03     22s] Fast DP-INIT is on for default
[05/08 11:27:03     22s] Atter site array init, number of instance map data is 0.
[05/08 11:27:03     22s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1946.4M, EPOCH TIME: 1746696423.366872
[05/08 11:27:03     22s] 
[05/08 11:27:03     22s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 11:27:03     22s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.038, MEM:1946.4M, EPOCH TIME: 1746696423.367453
[05/08 11:27:03     22s] All LLGs are deleted
[05/08 11:27:03     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.4M, EPOCH TIME: 1746696423.368604
[05/08 11:27:03     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1946.4M, EPOCH TIME: 1746696423.368678
[05/08 11:27:03     22s] Set Using Default Delay Limit as 1000.
[05/08 11:27:03     22s] Resetting back High Fanout Nets as non-ideal
[05/08 11:27:03     22s] Set Default Net Delay as 1000 ps.
[05/08 11:27:03     22s] Set Default Input Pin Transition as 0.1 ps.
[05/08 11:27:03     22s] Set Default Net Load as 0.5 pF. 
[05/08 11:27:03     22s] Reported timing to dir timingReports
[05/08 11:27:03     22s] Total CPU time: 1.91 sec
[05/08 11:27:03     22s] Total Real time: 2.0 sec
[05/08 11:27:03     22s] Total Memory Usage: 1903.710938 Mbytes
[05/08 11:27:03     22s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.9/0:00:02.3 (0.8), totSession cpu/real = 0:00:22.9/0:00:26.2 (0.9), mem = 1903.7M
[05/08 11:27:03     22s] 
[05/08 11:27:03     22s] =============================================================================================
[05/08 11:27:03     22s]  Final TAT Report : timeDesign #1                                               21.17-s075_1
[05/08 11:27:03     22s] =============================================================================================
[05/08 11:27:03     22s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 11:27:03     22s] ---------------------------------------------------------------------------------------------
[05/08 11:27:03     22s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 11:27:03     22s] [ OptSummaryReport       ]      1   0:00:00.4  (  17.9 % )     0:00:02.1 /  0:00:01.8    0.8
[05/08 11:27:03     22s] [ TimingUpdate           ]      1   0:00:00.5  (  22.6 % )     0:00:01.4 /  0:00:01.2    0.9
[05/08 11:27:03     22s] [ FullDelayCalc          ]      1   0:00:00.9  (  37.2 % )     0:00:00.9 /  0:00:00.8    0.9
[05/08 11:27:03     22s] [ TimingReport           ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.0    0.4
[05/08 11:27:03     22s] [ GenerateReports        ]      1   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    0.8
[05/08 11:27:03     22s] [ MISC                   ]          0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.1    0.7
[05/08 11:27:03     22s] ---------------------------------------------------------------------------------------------
[05/08 11:27:03     22s]  timeDesign #1 TOTAL                0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:01.9    0.8
[05/08 11:27:03     22s] ---------------------------------------------------------------------------------------------
[05/08 11:27:03     22s] 
[05/08 11:27:03     22s] <CMD> report_timing -format {instance pin cell net  load slew delay arrival}
[05/08 11:27:03     22s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/08 11:27:03     22s] #################################################################################
[05/08 11:27:03     22s] # Design Stage: PreRoute
[05/08 11:27:03     22s] # Design Name: sparc_exu_alu
[05/08 11:27:03     22s] # Design Mode: 45nm
[05/08 11:27:03     22s] # Analysis Mode: MMMC OCV 
[05/08 11:27:03     22s] # Parasitics Mode: No SPEF/RCDB 
[05/08 11:27:03     22s] # Signoff Settings: SI Off 
[05/08 11:27:03     22s] #################################################################################
[05/08 11:27:03     23s] Calculate early delays in OCV mode...
[05/08 11:27:03     23s] Calculate late delays in OCV mode...
[05/08 11:27:03     23s] Topological Sorting (REAL = 0:00:00.0, MEM = 1930.7M, InitMEM = 1930.7M)
[05/08 11:27:03     23s] Start delay calculation (fullDC) (1 T). (MEM=1930.73)
[05/08 11:27:03     23s] End AAE Lib Interpolated Model. (MEM=1930.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 11:27:03     23s] Total number of fetched objects 2160
[05/08 11:27:03     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 11:27:03     23s] End delay calculation. (MEM=1979.43 CPU=0:00:00.1 REAL=0:00:00.0)
[05/08 11:27:03     23s] End delay calculation (fullDC). (MEM=1979.43 CPU=0:00:00.1 REAL=0:00:00.0)
[05/08 11:27:03     23s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1979.4M) ***
[05/08 11:27:03     23s] <CMD> timeDesign -prePlace -expandedViews -numPaths 10 -outDir timingReports -prefix floorplan
[05/08 11:27:03     23s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[05/08 11:27:03     23s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:23.2/0:00:26.6 (0.9), mem = 1987.4M
[05/08 11:27:03     23s] **WARN: (IMPOPT-7319):	setDelayCalMode ignoreNetLoad true detected, reverting to false for non PrePlace flow
[05/08 11:27:03     23s] Set Using Default Delay Limit as 101.
[05/08 11:27:03     23s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/08 11:27:03     23s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/08 11:27:03     23s] Set Default Net Delay as 0 ps.
[05/08 11:27:03     23s] Set Default Net Load as 0 pF. 
[05/08 11:27:03     23s] Effort level <high> specified for reg2reg path_group
[05/08 11:27:03     23s] Effort level <high> specified for reg2cgate path_group
[05/08 11:27:03     23s] All LLGs are deleted
[05/08 11:27:03     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1923.0M, EPOCH TIME: 1746696423.861809
[05/08 11:27:03     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1923.0M, EPOCH TIME: 1746696423.861941
[05/08 11:27:03     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1923.0M, EPOCH TIME: 1746696423.862264
[05/08 11:27:03     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1923.0M, EPOCH TIME: 1746696423.864480
[05/08 11:27:03     23s] Max number of tech site patterns supported in site array is 256.
[05/08 11:27:03     23s] Core basic site is CoreSite
[05/08 11:27:03     23s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1923.0M, EPOCH TIME: 1746696423.897872
[05/08 11:27:03     23s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 11:27:03     23s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 11:27:03     23s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1923.0M, EPOCH TIME: 1746696423.898918
[05/08 11:27:03     23s] Fast DP-INIT is on for default
[05/08 11:27:03     23s] Atter site array init, number of instance map data is 0.
[05/08 11:27:03     23s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.035, REAL:0.036, MEM:1923.0M, EPOCH TIME: 1746696423.900249
[05/08 11:27:03     23s] 
[05/08 11:27:03     23s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 11:27:03     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.039, MEM:1923.0M, EPOCH TIME: 1746696423.900867
[05/08 11:27:03     23s] All LLGs are deleted
[05/08 11:27:03     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:03     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1923.0M, EPOCH TIME: 1746696423.902119
[05/08 11:27:03     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1923.0M, EPOCH TIME: 1746696423.902193
[05/08 11:27:03     23s] Starting delay calculation for Setup views
[05/08 11:27:03     23s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/08 11:27:03     23s] #################################################################################
[05/08 11:27:03     23s] # Design Stage: PreRoute
[05/08 11:27:03     23s] # Design Name: sparc_exu_alu
[05/08 11:27:03     23s] # Design Mode: 45nm
[05/08 11:27:03     23s] # Analysis Mode: MMMC OCV 
[05/08 11:27:03     23s] # Parasitics Mode: No SPEF/RCDB 
[05/08 11:27:03     23s] # Signoff Settings: SI Off 
[05/08 11:27:03     23s] #################################################################################
[05/08 11:27:03     23s] Calculate early delays in OCV mode...
[05/08 11:27:03     23s] Calculate late delays in OCV mode...
[05/08 11:27:03     23s] Topological Sorting (REAL = 0:00:00.0, MEM = 1940.7M, InitMEM = 1940.7M)
[05/08 11:27:03     23s] Start delay calculation (fullDC) (1 T). (MEM=1940.72)
[05/08 11:27:03     23s] End AAE Lib Interpolated Model. (MEM=1940.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 11:27:04     23s] Total number of fetched objects 2160
[05/08 11:27:04     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 11:27:04     23s] End delay calculation. (MEM=1988.41 CPU=0:00:00.1 REAL=0:00:00.0)
[05/08 11:27:04     23s] End delay calculation (fullDC). (MEM=1988.41 CPU=0:00:00.1 REAL=0:00:01.0)
[05/08 11:27:04     23s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1988.4M) ***
[05/08 11:27:04     23s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:23.6 mem=1996.4M)
[05/08 11:27:04     23s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.051  | -0.051  |   N/A   | -0.041  |
|           TNS (ns):| -0.051  | -0.051  |   N/A   | -0.041  |
|    Violating Paths:|    1    |    1    |   N/A   |    1    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_wc_rc125_setup
|                    | -0.051  | -0.051  |   N/A   | -0.041  |
|                    | -0.051  | -0.051  |   N/A   | -0.041  |
|                    |    1    |    1    |   N/A   |    1    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 11:27:04     23s] All LLGs are deleted
[05/08 11:27:04     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.4M, EPOCH TIME: 1746696424.315422
[05/08 11:27:04     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.4M, EPOCH TIME: 1746696424.315561
[05/08 11:27:04     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1956.4M, EPOCH TIME: 1746696424.315886
[05/08 11:27:04     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1956.4M, EPOCH TIME: 1746696424.318077
[05/08 11:27:04     23s] Max number of tech site patterns supported in site array is 256.
[05/08 11:27:04     23s] Core basic site is CoreSite
[05/08 11:27:04     23s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1956.4M, EPOCH TIME: 1746696424.351858
[05/08 11:27:04     23s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 11:27:04     23s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 11:27:04     23s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1956.4M, EPOCH TIME: 1746696424.352779
[05/08 11:27:04     23s] Fast DP-INIT is on for default
[05/08 11:27:04     23s] Atter site array init, number of instance map data is 0.
[05/08 11:27:04     23s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.046, REAL:0.036, MEM:1956.4M, EPOCH TIME: 1746696424.353872
[05/08 11:27:04     23s] 
[05/08 11:27:04     23s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 11:27:04     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.049, REAL:0.039, MEM:1956.4M, EPOCH TIME: 1746696424.354415
[05/08 11:27:04     23s] All LLGs are deleted
[05/08 11:27:04     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.4M, EPOCH TIME: 1746696424.355512
[05/08 11:27:04     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.4M, EPOCH TIME: 1746696424.355586
[05/08 11:27:04     23s] Density: 8.573%
------------------------------------------------------------------

[05/08 11:27:04     23s] All LLGs are deleted
[05/08 11:27:04     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.4M, EPOCH TIME: 1746696424.360125
[05/08 11:27:04     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.4M, EPOCH TIME: 1746696424.360231
[05/08 11:27:04     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1956.4M, EPOCH TIME: 1746696424.360570
[05/08 11:27:04     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1956.4M, EPOCH TIME: 1746696424.362729
[05/08 11:27:04     23s] Max number of tech site patterns supported in site array is 256.
[05/08 11:27:04     23s] Core basic site is CoreSite
[05/08 11:27:04     23s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1956.4M, EPOCH TIME: 1746696424.395935
[05/08 11:27:04     23s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 11:27:04     23s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 11:27:04     23s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1956.4M, EPOCH TIME: 1746696424.396857
[05/08 11:27:04     23s] Fast DP-INIT is on for default
[05/08 11:27:04     23s] Atter site array init, number of instance map data is 0.
[05/08 11:27:04     23s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1956.4M, EPOCH TIME: 1746696424.398200
[05/08 11:27:04     23s] 
[05/08 11:27:04     23s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 11:27:04     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.038, MEM:1956.4M, EPOCH TIME: 1746696424.398787
[05/08 11:27:04     23s] All LLGs are deleted
[05/08 11:27:04     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.4M, EPOCH TIME: 1746696424.399996
[05/08 11:27:04     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.4M, EPOCH TIME: 1746696424.400075
[05/08 11:27:04     23s] Set Using Default Delay Limit as 1000.
[05/08 11:27:04     23s] Resetting back High Fanout Nets as non-ideal
[05/08 11:27:04     23s] Set Default Net Delay as 1000 ps.
[05/08 11:27:04     23s] Set Default Net Load as 0.5 pF. 
[05/08 11:27:04     23s] Reported timing to dir timingReports
[05/08 11:27:04     23s] Total CPU time: 0.67 sec
[05/08 11:27:04     23s] Total Real time: 1.0 sec
[05/08 11:27:04     23s] Total Memory Usage: 1917.6875 Mbytes
[05/08 11:27:04     23s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:23.9/0:00:27.3 (0.9), mem = 1917.7M
[05/08 11:27:04     23s] 
[05/08 11:27:04     23s] =============================================================================================
[05/08 11:27:04     23s]  Final TAT Report : timeDesign #2                                               21.17-s075_1
[05/08 11:27:04     23s] =============================================================================================
[05/08 11:27:04     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 11:27:04     23s] ---------------------------------------------------------------------------------------------
[05/08 11:27:04     23s] [ OptSummaryReport       ]      1   0:00:00.1  (  20.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 11:27:04     23s] [ TimingUpdate           ]      1   0:00:00.1  (  16.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 11:27:04     23s] [ FullDelayCalc          ]      1   0:00:00.1  (  19.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 11:27:04     23s] [ TimingReport           ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.6
[05/08 11:27:04     23s] [ GenerateReports        ]      1   0:00:00.1  (  19.8 % )     0:00:00.1 /  0:00:00.1    0.8
[05/08 11:27:04     23s] [ MISC                   ]          0:00:00.1  (  21.5 % )     0:00:00.1 /  0:00:00.1    0.8
[05/08 11:27:04     23s] ---------------------------------------------------------------------------------------------
[05/08 11:27:04     23s]  timeDesign #2 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/08 11:27:04     23s] ---------------------------------------------------------------------------------------------
[05/08 11:27:04     23s] 
[05/08 11:27:04     23s] <CMD> timeDesign -prePlace -hold -expandedViews -numPaths 10 -outDir timingReports -prefix floorplan
[05/08 11:27:04     23s] *** timeDesign #3 [begin] : totSession cpu/real = 0:00:23.9/0:00:27.3 (0.9), mem = 1917.7M
[05/08 11:27:04     23s] Set Using Default Delay Limit as 101.
[05/08 11:27:04     23s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/08 11:27:04     23s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/08 11:27:04     23s] Set Default Net Delay as 0 ps.
[05/08 11:27:04     23s] Set Default Net Load as 0 pF. 
[05/08 11:27:04     23s] Effort level <high> specified for reg2reg path_group
[05/08 11:27:04     23s] Effort level <high> specified for reg2cgate path_group
[05/08 11:27:04     23s] All LLGs are deleted
[05/08 11:27:04     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1925.7M, EPOCH TIME: 1746696424.539307
[05/08 11:27:04     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1925.7M, EPOCH TIME: 1746696424.539437
[05/08 11:27:04     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1925.7M, EPOCH TIME: 1746696424.539760
[05/08 11:27:04     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1925.7M, EPOCH TIME: 1746696424.541981
[05/08 11:27:04     23s] Max number of tech site patterns supported in site array is 256.
[05/08 11:27:04     23s] Core basic site is CoreSite
[05/08 11:27:04     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1925.7M, EPOCH TIME: 1746696424.575149
[05/08 11:27:04     24s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 11:27:04     24s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 11:27:04     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1925.7M, EPOCH TIME: 1746696424.576052
[05/08 11:27:04     24s] Fast DP-INIT is on for default
[05/08 11:27:04     24s] Atter site array init, number of instance map data is 0.
[05/08 11:27:04     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1925.7M, EPOCH TIME: 1746696424.577394
[05/08 11:27:04     24s] 
[05/08 11:27:04     24s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 11:27:04     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.038, MEM:1925.7M, EPOCH TIME: 1746696424.577934
[05/08 11:27:04     24s] All LLGs are deleted
[05/08 11:27:04     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1925.7M, EPOCH TIME: 1746696424.579040
[05/08 11:27:04     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1925.7M, EPOCH TIME: 1746696424.579113
[05/08 11:27:04     24s] OPTC: user 20.0
[05/08 11:27:04     24s] Starting delay calculation for Hold views
[05/08 11:27:04     24s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/08 11:27:04     24s] #################################################################################
[05/08 11:27:04     24s] # Design Stage: PreRoute
[05/08 11:27:04     24s] # Design Name: sparc_exu_alu
[05/08 11:27:04     24s] # Design Mode: 45nm
[05/08 11:27:04     24s] # Analysis Mode: MMMC OCV 
[05/08 11:27:04     24s] # Parasitics Mode: No SPEF/RCDB 
[05/08 11:27:04     24s] # Signoff Settings: SI Off 
[05/08 11:27:04     24s] #################################################################################
[05/08 11:27:04     24s] Calculate late delays in OCV mode...
[05/08 11:27:04     24s] Calculate early delays in OCV mode...
[05/08 11:27:04     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 1943.4M, InitMEM = 1943.4M)
[05/08 11:27:04     24s] Start delay calculation (fullDC) (1 T). (MEM=1943.44)
[05/08 11:27:04     24s] End AAE Lib Interpolated Model. (MEM=1943.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 11:27:04     24s] Total number of fetched objects 2160
[05/08 11:27:04     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 11:27:04     24s] End delay calculation. (MEM=1991.13 CPU=0:00:00.1 REAL=0:00:00.0)
[05/08 11:27:04     24s] End delay calculation (fullDC). (MEM=1991.13 CPU=0:00:00.1 REAL=0:00:00.0)
[05/08 11:27:04     24s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1991.1M) ***
[05/08 11:27:04     24s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:24.3 mem=1999.1M)
[05/08 11:27:04     24s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AV_0100_bc_rc0_hold 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |   N/A   |  0.067  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_bc_rc0_hold |  0.052  |  0.052  |   N/A   |  0.067  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 11:27:04     24s] All LLGs are deleted
[05/08 11:27:04     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.1M, EPOCH TIME: 1746696424.897786
[05/08 11:27:04     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.1M, EPOCH TIME: 1746696424.897925
[05/08 11:27:04     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1956.1M, EPOCH TIME: 1746696424.898252
[05/08 11:27:04     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1956.1M, EPOCH TIME: 1746696424.900449
[05/08 11:27:04     24s] Max number of tech site patterns supported in site array is 256.
[05/08 11:27:04     24s] Core basic site is CoreSite
[05/08 11:27:04     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1956.1M, EPOCH TIME: 1746696424.933809
[05/08 11:27:04     24s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 11:27:04     24s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 11:27:04     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1956.1M, EPOCH TIME: 1746696424.934685
[05/08 11:27:04     24s] Fast DP-INIT is on for default
[05/08 11:27:04     24s] Atter site array init, number of instance map data is 0.
[05/08 11:27:04     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1956.1M, EPOCH TIME: 1746696424.935862
[05/08 11:27:04     24s] 
[05/08 11:27:04     24s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 11:27:04     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.038, MEM:1956.1M, EPOCH TIME: 1746696424.936429
[05/08 11:27:04     24s] All LLGs are deleted
[05/08 11:27:04     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.1M, EPOCH TIME: 1746696424.937591
[05/08 11:27:04     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.1M, EPOCH TIME: 1746696424.937665
[05/08 11:27:04     24s] Density: 8.573%
------------------------------------------------------------------

[05/08 11:27:04     24s] All LLGs are deleted
[05/08 11:27:04     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.1M, EPOCH TIME: 1746696424.942043
[05/08 11:27:04     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.1M, EPOCH TIME: 1746696424.942142
[05/08 11:27:04     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1956.1M, EPOCH TIME: 1746696424.942475
[05/08 11:27:04     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1956.1M, EPOCH TIME: 1746696424.944642
[05/08 11:27:04     24s] Max number of tech site patterns supported in site array is 256.
[05/08 11:27:04     24s] Core basic site is CoreSite
[05/08 11:27:04     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1956.1M, EPOCH TIME: 1746696424.977836
[05/08 11:27:04     24s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 11:27:04     24s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 11:27:04     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1956.1M, EPOCH TIME: 1746696424.978648
[05/08 11:27:04     24s] Fast DP-INIT is on for default
[05/08 11:27:04     24s] Atter site array init, number of instance map data is 0.
[05/08 11:27:04     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1956.1M, EPOCH TIME: 1746696424.979873
[05/08 11:27:04     24s] 
[05/08 11:27:04     24s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 11:27:04     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.038, MEM:1956.1M, EPOCH TIME: 1746696424.980403
[05/08 11:27:04     24s] All LLGs are deleted
[05/08 11:27:04     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:04     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.1M, EPOCH TIME: 1746696424.981497
[05/08 11:27:04     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.1M, EPOCH TIME: 1746696424.981568
[05/08 11:27:05     24s] Set Using Default Delay Limit as 1000.
[05/08 11:27:05     24s] Resetting back High Fanout Nets as non-ideal
[05/08 11:27:05     24s] Set Default Net Delay as 1000 ps.
[05/08 11:27:05     24s] Set Default Net Load as 0.5 pF. 
[05/08 11:27:05     24s] Reported timing to dir timingReports
[05/08 11:27:05     24s] Total CPU time: 0.57 sec
[05/08 11:27:05     24s] Total Real time: 1.0 sec
[05/08 11:27:05     24s] Total Memory Usage: 1919.40625 Mbytes
[05/08 11:27:05     24s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:24.5/0:00:27.9 (0.9), mem = 1919.4M
[05/08 11:27:05     24s] 
[05/08 11:27:05     24s] =============================================================================================
[05/08 11:27:05     24s]  Final TAT Report : timeDesign #3                                               21.17-s075_1
[05/08 11:27:05     24s] =============================================================================================
[05/08 11:27:05     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 11:27:05     24s] ---------------------------------------------------------------------------------------------
[05/08 11:27:05     24s] [ OptSummaryReport       ]      1   0:00:00.1  (  23.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/08 11:27:05     24s] [ TimingUpdate           ]      1   0:00:00.1  (  19.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 11:27:05     24s] [ FullDelayCalc          ]      1   0:00:00.1  (  23.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 11:27:05     24s] [ TimingReport           ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.2
[05/08 11:27:05     24s] [ GenerateReports        ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/08 11:27:05     24s] [ MISC                   ]          0:00:00.1  (  23.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 11:27:05     24s] ---------------------------------------------------------------------------------------------
[05/08 11:27:05     24s]  timeDesign #3 TOTAL                0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/08 11:27:05     24s] ---------------------------------------------------------------------------------------------
[05/08 11:27:05     24s] 
[05/08 11:27:05     24s] <CMD> reportGateCount -stdCellOnly -outfile ./reports/stdGateCount.rpt
[05/08 11:27:05     24s] Gate area 1.0260 um^2
[05/08 11:27:05     24s] [0] sparc_exu_alu Gates=3910 Cells=1820 Area=4012.3 um^2
[05/08 11:27:05     24s] **WARN: (IMPAFPU-9006):	Command 'analyzeFloorplan' is obsolete. Please use commands 'placeDesign + earlyGlobalRoute + create_ps_per_micron_model + timeDesign -proto + load_timing_debug_report -proto' to analyze congestion and timing for the floorplan.
[05/08 11:27:05     24s] <CMD> get_proto_model -type_match {flex_module flex_instgroup blackbox} -committed -name -tcl
[05/08 11:27:05     24s] <CMD> getNanoRouteMode -user -routeTopRoutingLayer
[05/08 11:27:05     24s] <CMD> getNanoRouteMode -quiet -routeTopRoutingLayer
[05/08 11:27:05     24s] <CMD> unplaceAllInsts
[05/08 11:27:05     24s] <CMD> editDelete -type signal
[05/08 11:27:05     24s] Start to collect the design information.
[05/08 11:27:05     24s] Build netlist information for Cell sparc_exu_alu.
[05/08 11:27:05     24s] Finished collecting the design information.
[05/08 11:27:05     24s] Processing tracks to init pin-track alignment.
[05/08 11:27:05     24s] z: 2, totalTracks: 1
[05/08 11:27:05     24s] z: 4, totalTracks: 1
[05/08 11:27:05     24s] z: 6, totalTracks: 1
[05/08 11:27:05     24s] z: 8, totalTracks: 1
[05/08 11:27:05     24s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/08 11:27:05     24s] All LLGs are deleted
[05/08 11:27:05     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:05     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:05     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1919.4M, EPOCH TIME: 1746696425.078425
[05/08 11:27:05     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1919.4M, EPOCH TIME: 1746696425.078583
[05/08 11:27:05     24s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[05/08 11:27:05     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1919.4M, EPOCH TIME: 1746696425.079008
[05/08 11:27:05     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:05     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:05     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1919.4M, EPOCH TIME: 1746696425.081188
[05/08 11:27:05     24s] Max number of tech site patterns supported in site array is 256.
[05/08 11:27:05     24s] Core basic site is CoreSite
[05/08 11:27:05     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1919.4M, EPOCH TIME: 1746696425.114554
[05/08 11:27:05     24s] After signature check, allow fast init is true, keep pre-filter is true.
[05/08 11:27:05     24s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/08 11:27:05     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1919.4M, EPOCH TIME: 1746696425.115527
[05/08 11:27:05     24s] Fast DP-INIT is on for default
[05/08 11:27:05     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 11:27:05     24s] Atter site array init, number of instance map data is 0.
[05/08 11:27:05     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.036, REAL:0.036, MEM:1919.4M, EPOCH TIME: 1746696425.117506
[05/08 11:27:05     24s] 
[05/08 11:27:05     24s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[05/08 11:27:05     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.039, REAL:0.039, MEM:1919.4M, EPOCH TIME: 1746696425.118082
[05/08 11:27:05     24s] Average module density = 0.086.
[05/08 11:27:05     24s] Density for the design = 0.086.
[05/08 11:27:05     24s]        = stdcell_area 11732 sites (4012 um^2) / alloc_area 136850 sites (46803 um^2).
[05/08 11:27:05     24s] Pin Density = 0.05263.
[05/08 11:27:05     24s]             = total # of pins 7202 / total area 136850.
[05/08 11:27:05     24s] All LLGs are deleted
[05/08 11:27:05     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:05     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/08 11:27:05     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1919.4M, EPOCH TIME: 1746696425.125074
[05/08 11:27:05     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1919.4M, EPOCH TIME: 1746696425.125159
[05/08 11:27:05     24s] ************************* Analyze Floorplan **************************
[05/08 11:27:05     24s]     Die Area(um^2)            : 76589.00
[05/08 11:27:05     24s]     Core Area(um^2)           : 46933.80
[05/08 11:27:05     24s]     Chip Density (Counting Std Cells and MACROs and IOs): 5.239%
[05/08 11:27:05     24s]     Core Density (Counting Std Cells and MACROs): 8.549%
[05/08 11:27:05     24s]     Average utilization       : 8.573%
[05/08 11:27:05     24s]     Number of instance(s)     : 1820
[05/08 11:27:05     24s]     Number of Macro(s)        : 0
[05/08 11:27:05     24s]     Number of IO Pin(s)       : 532
[05/08 11:27:05     24s]     Number of Power Domain(s) : 2
[05/08 11:27:05     24s] ************************* Estimation Results *************************
[05/08 11:27:05     24s] **********************************************************************
[05/08 11:27:05     24s]  *** Starting Verify Geometry (MEM: 1919.4) ***
[05/08 11:27:05     24s] 
[05/08 11:27:05     24s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[05/08 11:27:05     24s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 11:27:05     24s]   VERIFY GEOMETRY ...... Initializing
[05/08 11:27:05     24s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 11:27:05     24s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 11:27:05     24s]                   ...... bin size: 1920
[05/08 11:27:05     24s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[05/08 11:27:06     25s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/08 11:27:06     25s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/08 11:27:06     25s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/08 11:27:06     25s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/08 11:27:06     25s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/08 11:27:06     25s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[05/08 11:27:06     26s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/08 11:27:06     26s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/08 11:27:06     26s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/08 11:27:06     26s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/08 11:27:06     26s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[05/08 11:27:06     26s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[05/08 11:27:07     27s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/08 11:27:07     27s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/08 11:27:07     27s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/08 11:27:07     27s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/08 11:27:07     27s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[05/08 11:27:07     27s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[05/08 11:27:08     27s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/08 11:27:08     27s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/08 11:27:08     27s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/08 11:27:08     27s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/08 11:27:08     27s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[05/08 11:27:08     27s] VG: elapsed time: 3.00
[05/08 11:27:08     27s] Begin Summary ...
[05/08 11:27:08     27s]   Cells       : 0
[05/08 11:27:08     27s]   SameNet     : 0
[05/08 11:27:08     27s]   Wiring      : 0
[05/08 11:27:08     27s]   Antenna     : 0
[05/08 11:27:08     27s]   Short       : 0
[05/08 11:27:08     27s]   Overlap     : 0
[05/08 11:27:08     27s] End Summary
[05/08 11:27:08     27s] 
[05/08 11:27:08     27s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 11:27:08     27s] 
[05/08 11:27:08     27s] **********End: VERIFY GEOMETRY**********
[05/08 11:27:08     27s]  *** verify geometry (CPU: 0:00:03.4  MEM: 767.6M)
[05/08 11:27:08     27s] 
[05/08 11:27:08     27s] <CMD> clearDrc
[05/08 11:27:08     27s] <CMD> all_constraint_modes 
[05/08 11:27:08     27s] <CMD> get_constraint_mode  $mode -sdc_files 
[05/08 11:27:08     27s] <CMD> update_constraint_mode -name 0100_mode -sdc "../DesignDataIn/sdc/alu.sdc"
[05/08 11:27:08     28s] Reading timing constraints file '../DesignDataIn/sdc/alu.sdc' ...
[05/08 11:27:08     28s] Current (total cpu=0:00:28.1, real=0:00:34.0, peak res=2201.6M, current mem=1654.4M)
[05/08 11:27:08     28s] INFO (CTE): Constraints read successfully.
[05/08 11:27:08     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.7M, current mem=1665.7M)
[05/08 11:27:08     28s] Current (total cpu=0:00:28.1, real=0:00:34.0, peak res=2201.6M, current mem=1665.7M)
[05/08 11:27:08     28s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/08 11:27:08     28s] Current (total cpu=0:00:28.1, real=0:00:34.0, peak res=2201.6M, current mem=1665.7M)
[05/08 11:27:08     28s] INFO (CTE): Constraints read successfully.
[05/08 11:27:08     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1667.5M, current mem=1667.5M)
[05/08 11:27:08     28s] Current (total cpu=0:00:28.2, real=0:00:34.0, peak res=2201.6M, current mem=1667.5M)
[05/08 11:27:08     28s] Current (total cpu=0:00:28.2, real=0:00:34.0, peak res=2201.6M, current mem=1667.5M)
[05/08 11:27:08     28s] INFO (CTE): Constraints read successfully.
[05/08 11:27:08     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1669.3M, current mem=1669.3M)
[05/08 11:27:08     28s] Current (total cpu=0:00:28.2, real=0:00:34.0, peak res=2201.6M, current mem=1669.3M)
[05/08 11:27:08     28s] <CMD> saveDesign ../DesignDataOut/floorplan.enc
[05/08 11:27:08     28s] #% Begin save design ... (date=05/08 11:27:08, mem=1672.6M)
[05/08 11:27:08     28s] % Begin Save ccopt configuration ... (date=05/08 11:27:08, mem=1672.6M)
[05/08 11:27:08     28s] % End Save ccopt configuration ... (date=05/08 11:27:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1674.2M, current mem=1674.2M)
[05/08 11:27:08     28s] % Begin Save netlist data ... (date=05/08 11:27:08, mem=1674.3M)
[05/08 11:27:08     28s] Writing Binary DB to ../DesignDataOut/floorplan.enc.dat.tmp/sparc_exu_alu.v.bin in single-threaded mode...
[05/08 11:27:08     28s] % End Save netlist data ... (date=05/08 11:27:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1674.6M, current mem=1674.6M)
[05/08 11:27:08     28s] Saving symbol-table file ...
[05/08 11:27:09     28s] Saving congestion map file ../DesignDataOut/floorplan.enc.dat.tmp/sparc_exu_alu.route.congmap.gz ...
[05/08 11:27:09     28s] % Begin Save AAE data ... (date=05/08 11:27:09, mem=1674.7M)
[05/08 11:27:09     28s] Saving AAE Data ...
[05/08 11:27:09     28s] % End Save AAE data ... (date=05/08 11:27:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1674.9M, current mem=1674.9M)
[05/08 11:27:09     28s] Saving preference file ../DesignDataOut/floorplan.enc.dat.tmp/gui.pref.tcl ...
[05/08 11:27:09     28s] Saving mode setting ...
[05/08 11:27:09     28s] Saving global file ...
[05/08 11:27:09     28s] % Begin Save floorplan data ... (date=05/08 11:27:09, mem=1678.3M)
[05/08 11:27:09     28s] Saving floorplan file ...
[05/08 11:27:09     28s] % End Save floorplan data ... (date=05/08 11:27:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1678.3M, current mem=1678.3M)
[05/08 11:27:09     28s] Saving PG file ../DesignDataOut/floorplan.enc.dat.tmp/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Thu May  8 11:27:09 2025)
[05/08 11:27:09     28s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1919.6M) ***
[05/08 11:27:09     28s] Saving Drc markers ...
[05/08 11:27:09     28s] ... No Drc file written since there is no markers found.
[05/08 11:27:09     28s] % Begin Save placement data ... (date=05/08 11:27:09, mem=1678.6M)
[05/08 11:27:09     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 11:27:09     28s] Save Adaptive View Pruning View Names to Binary file
[05/08 11:27:09     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1922.6M) ***
[05/08 11:27:09     28s] % End Save placement data ... (date=05/08 11:27:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1678.7M, current mem=1678.7M)
[05/08 11:27:09     28s] % Begin Save routing data ... (date=05/08 11:27:09, mem=1678.7M)
[05/08 11:27:09     28s] Saving route file ...
[05/08 11:27:09     28s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1919.6M) ***
[05/08 11:27:09     28s] % End Save routing data ... (date=05/08 11:27:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1679.0M, current mem=1679.0M)
[05/08 11:27:09     28s] Saving property file ../DesignDataOut/floorplan.enc.dat.tmp/sparc_exu_alu.prop
[05/08 11:27:09     28s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1922.6M) ***
[05/08 11:27:09     28s] Saving preRoute extracted patterns in file '../DesignDataOut/floorplan.enc.dat.tmp/sparc_exu_alu.techData.gz' ...
[05/08 11:27:10     28s] Saving preRoute extraction data in directory '../DesignDataOut/floorplan.enc.dat.tmp/extraction/' ...
[05/08 11:27:10     28s] Checksum of RCGrid density data::132
[05/08 11:27:10     28s] Saving CPF database ...
[05/08 11:27:10     28s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/08 11:27:10     28s] % Begin Save power constraints data ... (date=05/08 11:27:10, mem=1683.4M)
[05/08 11:27:10     28s] % End Save power constraints data ... (date=05/08 11:27:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1683.7M, current mem=1683.7M)
[05/08 11:27:10     28s] Generated self-contained design floorplan.enc.dat.tmp
[05/08 11:27:10     28s] #% End save design ... (date=05/08 11:27:10, total cpu=0:00:00.5, real=0:00:02.0, peak res=1683.7M, current mem=1677.5M)
[05/08 11:27:10     28s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 11:27:10     28s] 
[05/08 11:27:10     28s] <CMD> saveDesign ../DesignDataIn/dbs/floorplan.enc
[05/08 11:27:10     28s] #% Begin save design ... (date=05/08 11:27:10, mem=1677.5M)
[05/08 11:27:10     28s] % Begin Save ccopt configuration ... (date=05/08 11:27:10, mem=1677.5M)
[05/08 11:27:10     28s] % End Save ccopt configuration ... (date=05/08 11:27:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1677.5M, current mem=1677.5M)
[05/08 11:27:10     28s] % Begin Save netlist data ... (date=05/08 11:27:10, mem=1677.5M)
[05/08 11:27:10     28s] Writing Binary DB to ../DesignDataIn/dbs/floorplan.enc.dat.tmp/sparc_exu_alu.v.bin in single-threaded mode...
[05/08 11:27:10     28s] % End Save netlist data ... (date=05/08 11:27:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1677.5M, current mem=1677.5M)
[05/08 11:27:10     28s] Saving symbol-table file ...
[05/08 11:27:11     28s] Saving congestion map file ../DesignDataIn/dbs/floorplan.enc.dat.tmp/sparc_exu_alu.route.congmap.gz ...
[05/08 11:27:11     28s] % Begin Save AAE data ... (date=05/08 11:27:11, mem=1677.5M)
[05/08 11:27:11     28s] Saving AAE Data ...
[05/08 11:27:11     28s] % End Save AAE data ... (date=05/08 11:27:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1677.5M, current mem=1677.5M)
[05/08 11:27:11     28s] Saving preference file ../DesignDataIn/dbs/floorplan.enc.dat.tmp/gui.pref.tcl ...
[05/08 11:27:11     28s] Saving mode setting ...
[05/08 11:27:11     28s] Saving global file ...
[05/08 11:27:11     28s] % Begin Save floorplan data ... (date=05/08 11:27:11, mem=1677.6M)
[05/08 11:27:11     28s] Saving floorplan file ...
[05/08 11:27:11     28s] % End Save floorplan data ... (date=05/08 11:27:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1677.6M, current mem=1677.6M)
[05/08 11:27:11     28s] Saving PG file ../DesignDataIn/dbs/floorplan.enc.dat.tmp/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Thu May  8 11:27:11 2025)
[05/08 11:27:11     28s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1980.4M) ***
[05/08 11:27:11     28s] Saving Drc markers ...
[05/08 11:27:11     28s] ... No Drc file written since there is no markers found.
[05/08 11:27:11     28s] % Begin Save placement data ... (date=05/08 11:27:11, mem=1677.6M)
[05/08 11:27:11     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 11:27:11     28s] Save Adaptive View Pruning View Names to Binary file
[05/08 11:27:11     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1983.4M) ***
[05/08 11:27:11     28s] % End Save placement data ... (date=05/08 11:27:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1677.6M, current mem=1677.6M)
[05/08 11:27:11     28s] % Begin Save routing data ... (date=05/08 11:27:11, mem=1677.6M)
[05/08 11:27:11     28s] Saving route file ...
[05/08 11:27:11     28s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1980.4M) ***
[05/08 11:27:11     28s] % End Save routing data ... (date=05/08 11:27:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1677.6M, current mem=1677.6M)
[05/08 11:27:11     28s] Saving property file ../DesignDataIn/dbs/floorplan.enc.dat.tmp/sparc_exu_alu.prop
[05/08 11:27:11     28s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1983.4M) ***
[05/08 11:27:11     28s] Saving preRoute extracted patterns in file '../DesignDataIn/dbs/floorplan.enc.dat.tmp/sparc_exu_alu.techData.gz' ...
[05/08 11:27:11     28s] Saving preRoute extraction data in directory '../DesignDataIn/dbs/floorplan.enc.dat.tmp/extraction/' ...
[05/08 11:27:11     28s] Checksum of RCGrid density data::132
[05/08 11:27:11     28s] Saving CPF database ...
[05/08 11:27:11     28s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/08 11:27:11     29s] % Begin Save power constraints data ... (date=05/08 11:27:11, mem=1677.6M)
[05/08 11:27:11     29s] % End Save power constraints data ... (date=05/08 11:27:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1677.6M, current mem=1677.6M)
[05/08 11:27:12     29s] Generated self-contained design floorplan.enc.dat.tmp
[05/08 11:27:12     29s] #% End save design ... (date=05/08 11:27:12, total cpu=0:00:00.4, real=0:00:02.0, peak res=1678.1M, current mem=1678.1M)
[05/08 11:27:12     29s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 11:27:12     29s] 
[05/08 11:27:39     31s] <CMD> win
[05/08 11:27:42     32s] <CMD> fit
[05/08 11:27:56     33s] <CMD> uiSetTool ruler
[05/08 11:28:11     37s] <CMD> pan 54.15600 -15.76250
[05/08 11:28:12     38s] <CMD> pan -9.65550 36.29450
[05/08 11:28:16     39s] <CMD> pan -88.16050 -0.64900
[05/08 11:28:31     43s] <CMD> pan 82.28350 112.28000
[05/08 11:28:33     43s] <CMD> zoomBox 103.14750 111.00950 337.60950 320.90300
[05/08 11:28:33     43s] <CMD> zoomBox 135.08650 134.30400 334.37900 312.71350
[05/08 11:28:34     44s] <CMD> zoomBox 230.51300 207.34650 318.94150 286.50900
[05/08 11:28:34     44s] <CMD> zoomBox 280.36350 248.20700 308.71300 273.58600
[05/08 11:28:35     44s] <CMD> zoomBox 249.83550 216.46850 325.00550 283.76150
[05/08 11:28:44     46s] <CMD> pan -3.50100 -67.01400
[05/08 11:28:44     46s] <CMD> zoomBox 167.69650 102.63400 367.00800 281.06050
[05/08 11:28:45     46s] <CMD> zoomBox 148.17600 89.98450 382.66050 299.89800
[05/08 11:28:46     47s] <CMD> pan -64.91550 -63.65200
[05/08 11:28:48     48s] <CMD> pan -126.19100 26.13750
[05/08 11:28:55     49s] <CMD> pan 29.72750 154.75550
[05/08 11:28:56     50s] <CMD> pan 104.35000 122.90450
[05/08 11:30:01     57s] <CMD> zoomBox 74.49900 88.39600 350.36300 335.35300
[05/08 11:30:01     57s] <CMD> zoomBox -74.53450 10.09100 453.93450 483.18350
[05/08 11:30:02     57s] <CMD> zoomBox 103.77100 67.80350 379.63550 314.76100
[05/08 11:30:02     58s] <CMD> zoomBox 131.92850 76.15450 366.41350 286.06850
[05/08 11:30:03     58s] <CMD> zoomBox 223.28800 128.16100 311.72450 207.33050
[05/08 11:30:03     58s] <CMD> zoomBox 244.96400 141.89050 299.27500 190.51050
[05/08 11:30:05     58s] <CMD> zoomBox 262.66300 152.79200 291.01400 178.17200
[05/08 11:30:08     59s] <CMD> uiSetTool ruler
[05/08 11:30:11     60s] <CMD> uiSetTool select
[05/08 11:30:12     60s] <CMD> selectWire 275.0000 3.0200 287.0000 260.5100 6 VSS
[05/08 11:30:13     60s] <CMD> zoomBox 231.89200 132.49900 307.06550 199.79550
[05/08 11:30:14     60s] <CMD> zoomBox 127.39400 63.45200 361.89050 273.37650
[05/08 11:30:16     60s] <CMD> deselectAll
[05/08 11:30:17     61s] <CMD> pan -97.07500 -96.40150
[05/08 11:30:17     61s] <CMD> zoomBox 30.31850 -6.05300 306.19700 240.91700
[05/08 11:30:24     62s] <CMD> pan -57.10300 -89.90550
[05/08 11:30:24     62s] <CMD> zoomBox 36.98900 9.48500 180.99950 138.40500
[05/08 11:30:24     62s] <CMD> zoomBox 47.38450 20.77500 169.79350 130.35700
[05/08 11:30:25     62s] <CMD> zoomBox -49.38250 -82.65100 275.18100 207.90250
[05/08 11:30:26     63s] <CMD> zoomBox 39.91750 -4.63650 183.92800 124.28350
[05/08 11:30:28     63s] <CMD> zoomBox -96.38900 -96.07200 285.45050 245.75600
[05/08 11:30:29     63s] <CMD> zoomBox -143.37450 -109.40900 305.84850 292.74150
[05/08 11:30:30     63s] <CMD> pan 117.39050 61.86050
[05/08 11:30:31     64s] <CMD> pan -41.84250 -65.40950
[05/08 11:34:16     84s] <CMD> zoomBox -18.13900 -61.23200 363.70050 280.59600
[05/08 11:34:16     84s] <CMD> zoomBox 26.83650 -34.85400 351.40050 255.70000
[05/08 11:34:16     85s] <CMD> zoomBox 65.06600 -12.37000 340.94550 234.60100
[05/08 11:34:16     85s] <CMD> zoomBox 97.56100 6.74100 332.05900 216.66700
[05/08 11:34:16     85s] <CMD> zoomBox 123.77100 23.03150 323.09450 201.46850
[05/08 11:34:17     85s] <CMD> zoomBox 136.26400 35.17650 305.68900 186.84800
[05/08 11:34:17     85s] <CMD> zoomBox 155.12350 53.37150 277.53350 162.95450
[05/08 11:34:17     85s] <CMD> zoomBox 162.43950 60.33150 266.48800 153.47700
[05/08 11:34:17     85s] <CMD> zoomBox 173.83500 70.89400 249.01000 138.19150
[05/08 11:34:18     85s] <CMD> zoomBox 182.57850 78.39600 236.89250 127.01850
[05/08 11:34:19     85s] <CMD> zoomBox 185.95100 81.38900 232.11800 122.71850
[05/08 11:34:24     86s] <CMD> zoomBox 177.12550 75.09100 241.02500 132.29450
[05/08 11:34:26     87s] <CMD> pan 2.06650 -68.05950
[05/08 11:34:28     87s] <CMD> pan -0.82650 -42.84650
[05/08 11:34:29     87s] <CMD> pan 1.57050 -13.33550
[05/08 11:34:30     88s] <CMD> pan -4.71200 12.95150
[05/08 11:34:30     88s] <CMD> zoomBox 168.71800 190.43700 243.89350 257.73500
[05/08 11:34:30     88s] <CMD> zoomBox 161.06400 187.55400 249.50550 266.72800
[05/08 11:34:31     88s] <CMD> zoomBox 97.08700 163.35500 296.41250 341.79400
[05/08 11:34:52     90s] <CMD> zoomBox 214.03550 209.94900 277.93600 267.15350
[05/08 11:34:52     90s] <CMD> zoomBox 233.05900 217.68000 272.30250 252.81150
[05/08 11:34:53     90s] <CMD> zoomBox 191.29000 201.20500 279.73900 280.38550
[05/08 11:34:54     91s] <CMD> pan 43.02300 -4.96000
[05/08 11:34:55     91s] <CMD> pan -20.82500 -81.16600
[05/08 11:34:55     91s] <CMD> pan 9.15400 -101.19000
[05/08 11:34:56     91s] <CMD> zoomBox 211.09200 108.36050 315.14950 201.51400
[05/08 11:34:56     91s] <CMD> zoomBox 196.17350 104.67850 318.59400 214.27100
[05/08 11:34:56     91s] <CMD> zoomBox 242.37500 119.60750 306.27950 176.81550
[05/08 11:34:57     92s] <CMD> zoomBox 272.73600 131.04650 296.83800 152.62300
[05/08 11:34:57     92s] <CMD> zoomBox 281.19650 134.20350 293.77850 145.46700
[05/08 11:34:59     92s] <CMD> pan -2.84850 -148.06700
[05/08 11:35:00     92s] <CMD> zoomBox 265.84600 126.46350 299.20900 156.33050
[05/08 11:35:00     92s] <CMD> zoomBox 274.82950 136.89100 289.63350 150.14350
[05/08 11:35:01     92s] <CMD> zoomBox 266.92000 127.20400 300.28550 157.07300
[05/08 11:35:15     94s] <CMD> setLayerPreference node_net -isVisible 0
[05/08 11:35:15     94s] <CMD> setLayerPreference node_net -isVisible 1
[05/08 11:35:20     95s] <CMD> setLayerPreference node_net -isVisible 0
[05/08 11:35:21     95s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:35:21     95s] <CMD> zoomBox 223.30400 91.55950 327.38500 184.73400
[05/08 11:35:22     95s] <CMD> zoomBox 171.64350 46.31200 371.03100 224.80650
[05/08 11:35:22     95s] <CMD> zoomBox 46.53050 -69.30250 495.90300 332.98200
[05/08 11:35:24     95s] <CMD> pan -245.90550 -127.45950
[05/08 11:35:24     96s] <CMD> zoomBox -30.12500 75.75950 169.26450 254.25550
[05/08 11:35:25     96s] <CMD> zoomBox 12.58600 129.66850 135.03650 239.28800
[05/08 11:35:26     96s] <CMD> pan -2.85150 135.93300
[05/08 11:35:39     98s] <CMD> pan 12.83150 126.58700
[05/08 11:35:39     98s] <CMD> zoomBox -100.96700 62.00850 175.00600 309.06300
[05/08 11:35:40     98s] <CMD> zoomBox -140.59600 40.65000 184.07850 331.30300
[05/08 11:35:40     99s] <CMD> pan 129.78600 107.32300
[05/08 11:35:42     99s] <CMD> pan -15.54050 -1.04200
[05/08 11:35:47    100s] <CMD> zoomBox 13.15550 70.49300 157.21550 199.45750
[05/08 11:35:53    100s] <CMD> setLayerPreference Metal11 -isVisible 0
[05/08 11:35:54    100s] <CMD> setLayerPreference Metal11 -isVisible 1
[05/08 11:35:56    101s] <CMD> setLayerPreference node_layer -isVisible 0
[05/08 11:35:56    101s] <CMD> setLayerPreference node_layer -isVisible 1
[05/08 11:36:05    102s] <CMD> setLayerPreference node_net -isVisible 1
[05/08 11:36:09    102s] <CMD> setLayerPreference node_net -isVisible 0
[05/08 11:36:29    104s] <CMD> zoomBox -73.69400 -69.22800 308.27900 272.71950
[05/08 11:36:32    104s] <CMD> pan 15.31850 7.92500
[05/08 11:36:33    105s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:36:34    105s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:36:34    105s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:36:35    105s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:36:35    105s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:36:36    105s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:36:37    105s] <CMD> setLayerPreference power -isVisible 1
[05/08 11:36:37    105s] <CMD> setLayerPreference power -isVisible 0
[05/08 11:36:38    105s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:36:39    105s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:36:40    105s] <CMD> setLayerPreference pgGround -isVisible 1
[05/08 11:36:40    105s] <CMD> setLayerPreference pgGround -isVisible 0
[05/08 11:36:41    105s] <CMD> setLayerPreference clock -isVisible 1
[05/08 11:36:41    106s] <CMD> setLayerPreference clock -isVisible 0
[05/08 11:36:42    106s] <CMD> setLayerPreference node_net -isVisible 1
[05/08 11:36:43    106s] <CMD> setLayerPreference node_net -isVisible 0
[05/08 11:36:45    106s] <CMD> setLayerPreference node_net -isVisible 1
[05/08 11:36:46    106s] <CMD> setLayerPreference node_net -isVisible 0
[05/08 11:36:52    107s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:36:52    107s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:36:53    107s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:36:53    107s] <CMD> setLayerPreference power -isVisible 1
[05/08 11:36:54    107s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:36:55    107s] <CMD> setLayerPreference power -isVisible 0
[05/08 11:36:56    107s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:36:57    107s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:36:59    107s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:37:00    108s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:37:00    108s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:37:01    108s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:37:01    108s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:37:03    108s] <CMD> setLayerPreference clock -isVisible 1
[05/08 11:37:04    108s] <CMD> setLayerPreference pgGround -isVisible 1
[05/08 11:37:05    108s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:37:05    108s] <CMD> setLayerPreference power -isVisible 1
[05/08 11:37:11    109s] <CMD> setLayerPreference node_power -isVisible 1
[05/08 11:37:13    109s] <CMD> setLayerPreference node_power -isSelectable 1
[05/08 11:37:16    109s] <CMD> setLayerPreference node_floorplan -isVisible 1
[05/08 11:37:17    109s] <CMD> setLayerPreference node_floorplan -isVisible 0
[05/08 11:37:17    109s] <CMD> setLayerPreference node_floorplan -isVisible 1
[05/08 11:37:18    110s] <CMD> setLayerPreference node_row -isVisible 1
[05/08 11:37:18    110s] <CMD> setLayerPreference node_row -isVisible 0
[05/08 11:37:19    110s] <CMD> setLayerPreference node_row -isVisible 1
[05/08 11:37:20    110s] <CMD> setLayerPreference node_blockage -isVisible 1
[05/08 11:37:21    110s] <CMD> setLayerPreference node_cell -isVisible 1
[05/08 11:37:22    110s] <CMD> setLayerPreference node_cell -isSelectable 1
[05/08 11:37:26    111s] <CMD> setLayerPreference node_misc -isVisible 1
[05/08 11:37:27    111s] <CMD> setLayerPreference node_gird -isVisible 1
[05/08 11:37:28    111s] <CMD> setLayerPreference node_gird -isVisible 0
[05/08 11:37:29    111s] <CMD> setLayerPreference node_track -isVisible 1
[05/08 11:37:29    111s] <CMD> setLayerPreference node_track -isVisible 0
[05/08 11:37:30    111s] <CMD> setLayerPreference node_overlay -isVisible 1
[05/08 11:37:30    111s] 
[05/08 11:37:30    111s] 
[05/08 11:37:30    111s] 
[05/08 11:37:30    111s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[05/08 11:37:30    111s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[05/08 11:37:30    111s] <CMD> fit
[05/08 11:37:32    111s] <CMD> setLayerPreference node_overlay -isVisible 0
[05/08 11:37:33    112s] <CMD> setLayerPreference node_overlay -isVisible 1
[05/08 11:37:34    112s] <CMD> fit
[05/08 11:37:34    112s] <CMD> setLayerPreference node_overlay -isVisible 0
[05/08 11:37:35    112s] <CMD> zoomBox -82.96200 -71.67550 366.19400 330.41500
[05/08 11:37:36    112s] <CMD> setLayerPreference node_overlay -isVisible 1
[05/08 11:37:36    112s] <CMD> fit
[05/08 11:37:38    112s] <CMD> setLayerPreference node_overlay -isVisible 0
[05/08 11:37:38    112s] <CMD> setLayerPreference node_overlay -isVisible 1
[05/08 11:37:38    112s] <CMD> fit
[05/08 11:37:39    112s] <CMD> setLayerPreference node_overlay -isVisible 0
[05/08 11:37:41    113s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:37:42    113s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:37:43    113s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:37:43    113s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:37:45    113s] <CMD> setLayerPreference node_net -isVisible 0
[05/08 11:37:46    113s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:37:48    114s] <CMD> zoomBox -58.00400 -37.43100 323.77850 304.34600
[05/08 11:37:49    114s] <CMD> zoomBox -104.89550 -65.06000 344.26050 337.03050
[05/08 11:37:49    114s] <CMD> zoomBox -58.00450 -37.43150 323.77850 304.34600
[05/08 11:37:51    114s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:37:54    114s] <CMD> setLayerPreference node_net -isVisible 1
[05/08 11:37:55    114s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:37:56    114s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:37:56    115s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:37:57    115s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:37:58    115s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:37:58    115s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:37:59    115s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:37:59    115s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:38:00    115s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:38:00    115s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:38:01    115s] <CMD> zoomBox -21.25900 -31.65300 303.25700 258.85800
[05/08 11:38:01    115s] <CMD> zoomBox 12.36800 -27.68600 288.20650 219.24850
[05/08 11:38:02    115s] <CMD> zoomBox 119.16550 -16.76850 241.55700 92.79800
[05/08 11:38:03    116s] <CMD> zoomBox 164.99400 -10.29500 219.30000 38.32050
[05/08 11:38:03    116s] <CMD> zoomBox 174.80000 -8.01400 214.03600 27.11050
[05/08 11:38:04    116s] <CMD> zoomBox 189.17250 -3.97000 206.58200 11.61500
[05/08 11:38:07    116s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:38:08    116s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:38:09    116s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:38:09    116s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:38:10    117s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:38:10    117s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:38:25    118s] <CMD> zoomBox 182.34550 -11.68300 215.69700 18.17350
[05/08 11:38:25    118s] <CMD> zoomBox 179.49050 -14.62200 218.72750 20.50350
[05/08 11:38:25    118s] <CMD> zoomBox 176.13150 -18.07950 222.29250 23.24450
[05/08 11:38:26    118s] <CMD> zoomBox 170.92550 -22.18950 225.23250 26.42700
[05/08 11:38:26    118s] <CMD> zoomBox 165.04850 -27.11150 228.93950 30.08450
[05/08 11:38:27    119s] <CMD> pan -13.05950 -178.85300
[05/08 11:38:29    119s] <CMD> zoomBox 112.06450 -60.94000 256.06050 67.96700
[05/08 11:38:29    119s] <CMD> zoomBox 9.53450 -157.39800 334.06650 133.12750
[05/08 11:38:31    120s] <CMD> pan -3.77850 -106.47600
[05/08 11:38:39    121s] <CMD> setLayerPreference node_route -isVisible 0
[05/08 11:38:40    121s] <CMD> setLayerPreference node_route -isVisible 1
[05/08 11:39:29    125s] <CMD> zoomBox 45.88700 -68.04850 280.36100 141.85600
[05/08 11:39:29    125s] <CMD> zoomBox 78.50100 -45.65850 247.90900 105.99800
[05/08 11:39:30    126s] <CMD> pan 29.14750 -111.66800
[05/08 11:39:31    126s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:39:32    126s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:39:33    126s] <CMD> zoomBox 81.42650 -47.09000 280.73050 131.32950
[05/08 11:39:33    126s] <CMD> zoomBox 50.66850 -63.51550 285.14400 146.39000
[05/08 11:39:34    127s] <CMD> pan 77.34950 -35.92450
[05/08 11:39:35    127s] <CMD> pan -19.41300 -60.49400
[05/08 11:39:36    127s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:39:36    127s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:39:38    128s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:39:38    128s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:39:39    128s] <CMD> pan -62.79000 -167.26700
[05/08 11:39:40    128s] <CMD> pan -2.12350 -112.66700
[05/08 11:39:41    128s] <CMD> zoomBox 144.68500 -26.54600 233.11700 52.61950
[05/08 11:39:41    128s] <CMD> zoomBox 167.90800 -17.00550 222.21700 31.61250
[05/08 11:39:42    129s] <CMD> zoomBox 185.50050 -6.57050 209.59800 15.00200
[05/08 11:39:43    129s] <CMD> selectPhyPin 195.7000 0.0000 200.7000 5.0000 4 VDD1
[05/08 11:40:08    131s] <CMD> zoomBox 162.40050 -29.32650 226.29500 27.87250
[05/08 11:40:09    131s] <CMD> zoomBox 157.64500 -35.89050 232.81500 31.40250
[05/08 11:40:10    132s] <CMD> pan -9.04400 -172.91950
[05/08 11:40:12    132s] <CMD> zoomBox 138.68200 -20.74900 227.11750 58.41950
[05/08 11:40:12    132s] <CMD> zoomBox 127.19450 -27.20950 231.23600 65.93000
[05/08 11:40:12    132s] <CMD> zoomBox 78.90400 -55.17850 248.31900 96.48400
[05/08 11:40:12    132s] <CMD> zoomBox 30.88350 -83.04150 265.36800 126.87200
[05/08 11:40:14    132s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:40:14    132s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:40:15    133s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:40:16    133s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:40:16    133s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:40:17    133s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:40:18    133s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:40:19    133s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:40:20    133s] <CMD> zoomBox -25.57700 -147.71950 356.24250 194.09050
[05/08 11:40:21    134s] <CMD> pan -72.60950 -51.01450
[05/08 11:40:43    136s] <CMD> zoomBox 91.37900 24.85950 235.38250 153.77350
[05/08 11:40:43    136s] <CMD> zoomBox 144.54700 53.53250 219.71800 120.82650
[05/08 11:40:43    136s] <CMD> zoomBox 153.21150 58.22950 217.10700 115.42950
[05/08 11:40:44    136s] <CMD> zoomBox 174.48700 70.31400 207.84100 100.17300
[05/08 11:40:45    136s] <CMD> zoomBox 184.20450 78.72600 199.00500 91.97550
[05/08 11:40:46    136s] <CMD> zoomBox 188.29800 82.69850 194.86550 88.57800
[05/08 11:40:48    137s] <CMD> zoomBox 187.03150 81.46850 196.12150 89.60600
[05/08 11:40:48    137s] <CMD> zoomBox 184.16450 78.68250 198.96650 91.93350
[05/08 11:41:02    138s] <CMD> zoomBox 182.65400 77.82100 200.06800 93.41000
[05/08 11:41:02    138s] <CMD> zoomBox 176.32700 74.21200 204.68200 99.59600
[05/08 11:41:02    138s] <CMD> zoomBox 173.43300 72.56150 206.79200 102.42500
[05/08 11:41:02    138s] <CMD> zoomBox 166.02350 68.33450 212.19550 109.66850
[05/08 11:41:03    138s] <CMD> zoomBox 142.01200 54.16800 230.46350 133.35100
[05/08 11:41:04    138s] <CMD> zoomBox 110.44850 35.54600 254.47750 164.48250
[05/08 11:41:07    139s] <CMD> zoomBox -62.91050 -66.73150 386.37100 335.47150
[05/08 11:41:09    139s] <CMD> zoomBox 26.79200 -13.35800 351.39800 277.23350
[05/08 11:41:18    140s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:41:19    140s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:41:20    140s] <CMD> setLayerPreference pgGround -isVisible 0
[05/08 11:41:21    140s] <CMD> setLayerPreference pgGround -isVisible 1
[05/08 11:41:21    140s] <CMD> setLayerPreference pgGround -isVisible 0
[05/08 11:41:22    140s] <CMD> setLayerPreference pgGround -isVisible 1
[05/08 11:41:23    141s] <CMD> setLayerPreference pgGround -isVisible 0
[05/08 11:41:24    141s] <CMD> setLayerPreference pgGround -isVisible 1
[05/08 11:41:25    141s] <CMD> setLayerPreference pgGround -isVisible 0
[05/08 11:41:26    141s] <CMD> setLayerPreference pgGround -isVisible 1
[05/08 11:41:26    141s] <CMD> setLayerPreference pgGround -isVisible 0
[05/08 11:41:27    141s] <CMD> setLayerPreference pgGround -isVisible 1
[05/08 11:41:28    141s] <CMD> setLayerPreference pgGround -isVisible 0
[05/08 11:41:29    141s] <CMD> setLayerPreference pgGround -isVisible 1
[05/08 11:41:29    141s] <CMD> setLayerPreference pgGround -isVisible 0
[05/08 11:41:30    141s] <CMD> setLayerPreference pgGround -isVisible 1
[05/08 11:41:31    142s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:41:32    142s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:41:33    142s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:41:34    142s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:41:35    142s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:41:36    142s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:41:37    142s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:41:37    142s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:41:38    142s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:41:39    143s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:41:40    143s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:41:41    143s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:41:45    144s] <CMD> deselectAll
[05/08 11:41:45    144s] <CMD> selectVia 261.0000 234.5100 273.0000 246.5100 6 VDD
[05/08 11:41:46    144s] <CMD> zoomBox 142.40900 106.47350 311.85550 258.16450
[05/08 11:41:46    144s] <CMD> zoomBox 212.76950 179.27350 287.95450 246.58000
[05/08 11:41:47    144s] <CMD> zoomBox 221.18750 187.98300 285.09500 245.19400
[05/08 11:41:47    144s] <CMD> zoomBox 239.94600 206.74100 279.19350 241.87600
[05/08 11:41:49    144s] <CMD> deselectAll
[05/08 11:41:49    144s] <CMD> selectWire 261.0000 17.0200 273.0000 246.5100 6 VDD
[05/08 11:41:56    145s] <CMD> deselectAll
[05/08 11:41:56    145s] <CMD> selectWire 261.0000 17.0200 273.0000 246.5100 6 VDD
[05/08 11:41:57    145s] <CMD> deselectAll
[05/08 11:41:57    145s] <CMD> selectWire 261.0000 17.0200 273.0000 246.5100 6 VDD
[05/08 11:42:00    146s] <CMD> deselectAll
[05/08 11:42:00    146s] <CMD> selectVia 261.0000 234.5100 273.0000 246.5100 6 VDD
[05/08 11:42:50    151s] <CMD> zoomBox 226.56800 199.17450 280.89000 247.80450
[05/08 11:42:50    151s] <CMD> zoomBox 218.06050 194.36300 281.96900 251.57450
[05/08 11:42:51    151s] <CMD> zoomBox 208.05200 188.70200 283.23850 256.01000
[05/08 11:42:51    151s] <CMD> zoomBox 196.27700 182.04200 284.73200 261.22800
[05/08 11:42:53    151s] <CMD> deselectAll
[05/08 11:42:53    151s] <CMD> selectVia 261.0000 234.5100 273.0000 246.5100 6 VDD
[05/08 11:42:55    151s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:42:56    151s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:42:57    151s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:42:57    152s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:42:58    152s] <CMD> deselectAll
[05/08 11:42:58    152s] <CMD> selectVia 257.0500 234.5100 259.3500 246.5100 6 VDD
[05/08 11:43:17    154s] **WARN: (IMPSYT-3056):	The type of selected object is wrong, VDD(257.0500,234.5100,259.3500,246.5100)6 is used
[05/08 11:43:40    157s] <CMD> zoomBox 235.96200 216.61200 269.32400 246.47800
[05/08 11:43:40    157s] <CMD> zoomBox 244.93850 224.90100 265.42700 243.24250
[05/08 11:43:41    157s] <CMD> zoomBox 252.88550 232.22900 261.97650 240.36750
[05/08 11:43:42    157s] <CMD> zoomBox 255.12250 234.18350 260.70550 239.18150
[05/08 11:43:51    158s] <CMD> zoomBox 254.47750 233.64550 261.04600 239.52550
[05/08 11:43:51    158s] <CMD> zoomBox 253.71900 233.01250 261.44650 239.93050
[05/08 11:43:52    158s] <CMD> zoomBox 252.82600 232.26800 261.91750 240.40700
[05/08 11:43:52    158s] <CMD> zoomBox 250.52250 230.35900 263.10700 241.62500
[05/08 11:43:57    159s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:43:58    159s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:44:00    159s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:44:00    159s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:44:01    159s] <CMD> zoomBox 236.86850 220.33000 270.23650 250.20150
[05/08 11:44:24    162s] <CMD> deselectAll
[05/08 11:44:24    162s] <CMD> selectWire 17.0000 234.5100 273.0000 246.5100 5 VDD
[05/08 11:44:25    162s] <CMD> zoomBox 213.59750 194.78550 288.80000 262.10800
[05/08 11:44:55    165s] <CMD> zoomBox 163.17150 164.52300 332.66050 316.25200
[05/08 11:44:57    165s] <CMD> pan -46.48350 -34.82650
[05/08 11:44:58    166s] <CMD> zoomBox 40.35400 28.56250 365.04250 319.22800
[05/08 11:44:58    166s] <CMD> zoomBox -34.56400 -45.10400 414.83200 357.20150
[05/08 11:44:59    166s] <CMD> zoomBox 0.57950 -14.05900 382.56600 327.90050
[05/08 11:45:00    166s] <CMD> pan -77.58300 -94.69300
[05/08 11:45:01    166s] <CMD> zoomBox -119.64650 -135.44850 329.74900 266.85650
[05/08 11:45:02    167s] <CMD> pan 28.48700 8.03400
[05/08 11:45:16    168s] <CMD> setLayerPreference io -isVisible 0
[05/08 11:45:17    168s] <CMD> setLayerPreference io -isVisible 1
[05/08 11:45:17    168s] <CMD> setLayerPreference io -isVisible 0
[05/08 11:45:18    168s] <CMD> setLayerPreference io -isVisible 1
[05/08 11:45:23    169s] <CMD> setLayerPreference node_layer -isVisible 0
[05/08 11:45:27    169s] <CMD> setLayerPreference io -isVisible 0
[05/08 11:45:27    169s] <CMD> setLayerPreference io -isVisible 1
[05/08 11:45:28    170s] <CMD> setLayerPreference io -isVisible 0
[05/08 11:45:29    170s] <CMD> setLayerPreference io -isVisible 1
[05/08 11:45:31    170s] <CMD> setLayerPreference areaIo -isVisible 0
[05/08 11:45:31    170s] <CMD> setLayerPreference areaIo -isVisible 1
[05/08 11:45:38    171s] <CMD> setLayerPreference node_layer -isVisible 1
[05/08 11:45:39    171s] <CMD> zoomBox 0.14400 -46.74250 276.12950 200.32350
[05/08 11:45:39    171s] <CMD> zoomBox 22.15500 -33.19300 256.74250 176.81300
[05/08 11:45:41    171s] <CMD> zoomBox 65.52950 -17.82300 235.02000 133.90700
[05/08 11:45:42    171s] <CMD> zoomBox 80.29700 -14.17250 224.36400 114.79800
[05/08 11:45:47    172s] <CMD> zoomBox 158.49950 12.86550 212.83500 61.50750
[05/08 11:45:47    172s] <CMD> zoomBox 187.38900 24.22450 207.88250 42.57050
[05/08 11:45:48    173s] <CMD> zoomBox 198.29150 29.45100 206.02100 36.37050
[05/08 11:45:48    173s] <CMD> zoomBox 202.26400 31.45900 205.17950 34.06900
[05/08 11:45:51    173s] <CMD> pan 0.27550 -169.21350
[05/08 11:45:52    174s] <CMD> pan 0.10200 -168.44800
[05/08 11:45:53    174s] <CMD> zoomBox 202.32000 33.88050 205.75000 36.95100
[05/08 11:45:53    174s] <CMD> zoomBox 201.97750 33.62600 206.01300 37.23850
[05/08 11:45:53    174s] <CMD> zoomBox 201.12300 32.97450 206.70850 37.97450
[05/08 11:45:53    174s] <CMD> zoomBox 200.57850 32.57250 207.14950 38.45500
[05/08 11:45:53    174s] <CMD> zoomBox 203.06700 34.29950 205.17450 36.18600
[05/08 11:45:54    174s] <CMD> zoomBox 203.59300 34.71350 204.69400 35.69900
[05/08 11:45:54    174s] <CMD> zoomBox 203.95300 34.99800 204.36900 35.37050
[05/08 11:45:55    174s] <CMD> zoomBox 203.98600 35.02400 204.33950 35.34050
[05/08 11:45:55    174s] <CMD> zoomBox 204.08300 35.10050 204.24050 35.24150
[05/08 11:45:55    174s] <CMD> zoomBox 204.13550 35.14150 204.18650 35.18700
[05/08 11:45:56    174s] <CMD> zoomBox 204.15050 35.15300 204.17000 35.17050
[05/08 11:45:56    174s] <CMD> zoomBox 204.11550 35.12600 204.20300 35.20450
[05/08 11:45:57    174s] <CMD> zoomBox 203.95500 35.00850 204.33700 35.35050
[05/08 11:45:57    174s] <CMD> zoomBox 203.26600 34.51000 204.91550 35.98650
[05/08 11:45:57    175s] <CMD> zoomBox 200.28450 32.38050 207.40800 38.75750
[05/08 11:45:58    175s] <CMD> zoomBox 193.87600 27.81450 212.76500 44.72400
[05/08 11:45:58    175s] <CMD> zoomBox 166.45750 8.44400 235.78000 70.50250
[05/08 11:45:59    175s] <CMD> zoomBox 71.78850 -50.94450 288.03150 142.63900
[05/08 11:46:00    175s] <CMD> pan 48.11600 -38.80950
[05/08 11:46:04    176s] <CMD> zoomBox 101.24400 21.27900 355.64750 249.02450
[05/08 11:46:05    176s] <CMD> pan -37.84800 -131.63550
[05/08 11:46:15    177s] <CMD> setLayerPreference node_overlay -isVisible 1
[05/08 11:46:16    177s] <CMD> fit
[05/08 11:46:17    178s] <CMD> setLayerPreference node_overlay -isVisible 0
[05/08 11:46:18    178s] <CMD> setLayerPreference node_overlay -isVisible 1
[05/08 11:46:18    178s] <CMD> fit
[05/08 11:46:19    178s] <CMD> pan 59.19350 -26.17400
[05/08 11:46:20    178s] <CMD> deselectAll
[05/08 11:46:21    179s] <CMD> pan -50.79700 -59.33950
[05/08 11:46:22    179s] <CMD> setLayerPreference node_track -isVisible 1
[05/08 11:46:23    179s] <CMD> pan 83.54250 -25.33500
[05/08 11:46:24    180s] <CMD> zoomBox 133.35350 43.06050 302.75300 194.70900
[05/08 11:46:26    180s] <CMD> zoomBox 200.81750 97.12650 255.12400 145.74250
[05/08 11:46:27    180s] <CMD> zoomBox 218.99050 106.55550 243.08650 128.12650
[05/08 11:46:28    180s] <CMD> zoomBox 226.85900 110.90300 237.55100 120.47450
[05/08 11:46:29    180s] <CMD> zoomBox 219.37850 106.26950 243.47750 127.84300
[05/08 11:46:30    181s] <CMD> zoomBox 228.13500 113.39500 237.22400 121.53150
[05/08 11:46:30    181s] <CMD> zoomBox 231.30550 116.08300 234.73450 119.15250
[05/08 11:46:31    181s] <CMD> zoomBox 226.21150 111.86550 238.79750 123.13250
[05/08 11:46:32    181s] <CMD> zoomBox 197.06050 88.97700 260.99200 146.20950
[05/08 11:46:33    181s] <CMD> zoomBox 70.29650 -0.47050 346.32300 246.63200
[05/08 11:46:41    182s] <CMD> setLayerPreference node_power -isVisible 0
[05/08 11:46:42    182s] <CMD> setLayerPreference node_power -isVisible 1
[05/08 11:46:52    183s] <CMD> setLayerPreference allLayers -isVisible 0
[05/08 11:46:53    183s] <CMD> setLayerPreference allLayers -isVisible 1
[05/08 11:46:54    184s] <CMD> setLayerPreference allLayers -isVisible 0
[05/08 11:46:54    184s] <CMD> setLayerPreference allLayers -isVisible 1
[05/08 11:46:55    184s] <CMD> setLayerPreference allLayers -isSelectable 0
[05/08 11:46:55    184s] <CMD> setLayerPreference allLayers -isSelectable 1
[05/08 11:46:56    184s] <CMD> setLayerPreference allLayers -isSelectable 0
[05/08 11:46:56    184s] <CMD> setLayerPreference allLayers -isSelectable 1
[05/08 11:47:19    186s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:47:20    186s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:47:20    186s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:47:21    187s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:47:22    187s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:47:23    187s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:47:23    187s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:47:24    187s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:47:25    187s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:47:25    187s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:47:27    187s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:47:28    187s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:47:30    188s] <CMD> setLayerPreference pgPower -isVisible 0
[05/08 11:47:30    188s] <CMD> setLayerPreference pgPower -isVisible 1
[05/08 11:47:32    188s] <CMD> zoomBox 160.14500 21.75300 248.63350 100.96900
[05/08 11:47:32    188s] <CMD> zoomBox 179.95450 26.46900 226.14650 67.82050
[05/08 11:47:37    189s] <CMD> zoomBox 187.88700 30.91900 216.25450 56.31400
[05/08 11:47:38    189s] <CMD> selectWire 195.7000 0.0000 200.7000 105.0200 4 VDD1
[05/08 11:47:45    190s] <CMD> zoomBox 165.30000 10.58150 240.51650 77.91650
[05/08 11:47:46    190s] <CMD> zoomBox 118.20900 -31.26300 287.72900 120.49350
[05/08 11:47:53    192s] <CMD> pan -157.02000 -100.12900
[05/08 11:47:54    192s] <CMD> zoomBox -83.47100 1.28400 345.58600 221.61750
[05/08 11:47:54    192s] <CMD> zoomBox -135.73900 -19.29550 369.03400 239.92050
[05/08 11:47:55    192s] <CMD> zoomBox -271.78950 -79.68500 426.85850 279.09150
[05/08 11:47:55    192s] <CMD> zoomBox -198.31150 -46.85300 395.53900 258.10700
[05/08 11:47:57    193s] <CMD> pan -14.28400 183.59700
[05/08 11:48:05    194s] <CMD> zoomBox -70.44350 9.83650 358.61350 230.17000
[05/08 11:48:05    194s] <CMD> zoomBox -16.06950 21.25300 348.62900 208.53650
[05/08 11:48:05    194s] <CMD> zoomBox 26.56250 33.29250 336.55650 192.48350
[05/08 11:48:06    194s] <CMD> zoomBox 61.03850 44.36500 324.53350 179.67750
[05/08 11:48:06    194s] <CMD> zoomBox 89.24950 54.27550 313.22050 169.29150
[05/08 11:48:06    194s] <CMD> zoomBox 113.22850 62.72000 303.60450 160.48350
[05/08 11:48:07    195s] <CMD> zoomBox 190.46800 90.03950 274.93900 133.41800
[05/08 11:48:07    195s] <CMD> zoomBox 207.63450 96.10700 268.66550 127.44800
[05/08 11:48:08    195s] <CMD> pan 23.45100 -112.33450
[05/08 11:48:11    196s] <CMD> deselectAll
[05/08 11:48:11    196s] <CMD> selectVia 275.0000 116.0800 287.0000 118.3800 6 VSS
[05/08 11:48:14    196s] <CMD> zoomBox 265.09800 106.77450 288.11600 118.59500
[05/08 11:48:22    197s] <CMD> zoomBox 275.09700 109.95150 285.31150 115.19700
[05/08 11:48:23    197s] <CMD> zoomBox 278.49650 111.11000 283.83000 113.84900
[05/08 11:48:24    198s] <CMD> zoomBox 273.34750 109.32950 287.48900 116.59150
[05/08 11:48:24    198s] <CMD> zoomBox 263.16950 105.29900 295.04350 121.66700
[05/08 11:48:29    200s] <CMD> pan -11.07850 -157.88950
[05/08 11:48:33    200s] <CMD> pan -1.36100 -147.40500
[05/08 11:48:33    201s] <CMD> zoomBox 261.18650 109.32850 273.20900 115.50250
[05/08 11:48:34    201s] <CMD> zoomBox 258.82550 108.24250 275.46650 116.78800
[05/08 11:48:34    201s] <CMD> zoomBox 257.32650 107.54850 276.90400 117.60200
[05/08 11:48:35    201s] <CMD> zoomBox 262.17150 109.74600 272.39150 114.99450
[05/08 11:48:35    201s] <CMD> zoomBox 264.60800 110.84050 269.94350 113.58050
[05/08 11:48:36    201s] <CMD> zoomBox 266.29050 111.58600 268.30400 112.62000
[05/08 11:48:36    201s] <CMD> zoomBox 266.86200 111.83950 267.75700 112.29900
[05/08 11:48:36    201s] <CMD> zoomBox 265.63800 111.29700 268.92700 112.98600
[05/08 11:48:37    201s] <CMD> zoomBox 264.08900 110.60450 270.39100 113.84100
[05/08 11:48:37    201s] <CMD> zoomBox 263.51650 110.34850 270.93150 114.15650
[05/08 11:48:38    201s] <CMD> zoomBox 262.05100 109.70400 272.31550 114.97500
[05/08 11:48:38    202s] <CMD> zoomBox 261.11950 109.29400 273.19550 115.49550
[05/08 11:48:39    202s] <CMD> zoomBox 258.73750 108.26800 275.45150 116.85100
[05/08 11:48:40    202s] <CMD> pan -3.92000 -149.92700
[05/08 11:48:41    202s] <CMD> deselectAll
[05/08 11:48:44    203s] <CMD> setLayerPreference substrateNoise -isVisible 0
[05/08 11:48:44    203s] <CMD> setLayerPreference substrateNoise -isVisible 1
[05/08 11:48:48    203s] <CMD> selectWire 260.0000 113.7500 287.0000 113.8700 1 VSS
[05/08 11:49:06    206s] <CMD> pan 2.85450 -145.39400
[05/08 11:49:07    206s] <CMD> pan -0.70400 -148.24850
[05/08 11:49:09    207s] <CMD> zoomBox 260.22400 111.20550 268.95000 115.68650
[05/08 11:49:09    207s] <CMD> zoomBox 259.25950 110.45950 271.33750 116.66200
[05/08 11:49:10    207s] <CMD> pan -2.89050 -149.09800
[05/08 11:49:11    207s] <CMD> deselectAll
[05/08 11:49:11    207s] <CMD> selectWire 260.0000 112.0400 273.0000 112.1600 1 VDD
[05/08 11:49:30    209s] <CMD> deselectAll
[05/08 11:49:30    209s] <CMD> selectWire 257.0500 17.0200 259.3500 246.5100 6 VDD
[05/08 11:49:31    209s] <CMD> zoomBox 250.10750 105.52300 282.13300 121.96900
[05/08 11:49:32    210s] <CMD> pan -7.02900 -152.65350
[05/08 11:49:35    210s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:49:35    210s] <CMD> zoomBox 206.54050 84.62000 306.44200 135.92250
[05/08 11:49:36    210s] <CMD> zoomBox 174.04700 78.50100 336.72050 162.03850
[05/08 11:49:36    211s] <CMD> pan -22.89000 -151.98750
[05/08 11:49:37    211s] <CMD> pan -12.71650 -176.14850
[05/08 11:49:38    211s] <CMD> pan -19.56400 -166.07350
[05/08 11:49:40    212s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:49:41    212s] <CMD> zoomBox 143.05000 -21.60150 260.58150 38.75450
[05/08 11:49:42    212s] <CMD> zoomBox 152.14600 -19.02550 252.04750 32.27700
[05/08 11:49:42    212s] <CMD> zoomBox 170.96450 -12.70250 232.31650 18.80350
[05/08 11:49:42    212s] <CMD> zoomBox 175.32450 -11.03150 227.47450 15.74900
[05/08 11:49:42    212s] <CMD> zoomBox 187.05200 -5.99550 214.27550 7.98450
[05/08 11:49:43    212s] <CMD> zoomBox 182.54950 -8.65200 220.22900 10.69750
[05/08 11:49:43    212s] <CMD> zoomBox 179.66600 -10.35150 223.99550 12.41300
[05/08 11:49:44    213s] <CMD> zoomBox 171.89900 -14.69300 233.25500 16.81500
[05/08 11:49:47    213s] <CMD> setLayerPreference net -isVisible 0
[05/08 11:49:48    213s] <CMD> setLayerPreference net -isVisible 1
[05/08 11:49:57    214s] <CMD> setLayerPreference Metal4 -isVisible 0
[05/08 11:49:57    214s] <CMD> setLayerPreference Metal4 -isVisible 1
[05/08 11:50:05    215s] <CMD> setLayerPreference Metal10 -isVisible 0
[05/08 11:50:06    215s] <CMD> setLayerPreference Metal10 -isVisible 1
[05/08 11:50:07    215s] <CMD> setLayerPreference Metal10 -isVisible 0
[05/08 11:50:07    215s] <CMD> setLayerPreference Metal10 -isVisible 1
[05/08 11:50:11    216s] <CMD> zoomBox 187.27350 -4.88300 214.49900 9.09800
[05/08 11:50:12    216s] <CMD> deselectAll
[05/08 11:50:12    216s] <CMD> selectPhyPin 195.7000 0.0000 200.7000 5.0000 4 VDD1
[05/08 11:50:12    216s] <CMD> zoomBox 171.16000 -14.34550 232.52100 17.16500
[05/08 11:50:22    217s] <CMD> zoomBox 144.70050 -26.27550 244.61700 25.03450
[05/08 11:50:37    219s] <CMD> deselectAll
[05/08 11:50:41    220s] <CMD> pan -4.26600 -162.20400
[05/08 11:50:46    220s] <CMD> setLayerPreference Poly -isVisible 0
[05/08 11:50:46    221s] <CMD> setLayerPreference Poly -isVisible 1
[05/08 11:50:47    221s] <CMD> zoomBox 102.50450 -42.05050 265.20200 41.49950
[05/08 11:50:48    221s] <CMD> pan -4.79350 -89.86600
[05/08 11:50:48    221s] <CMD> zoomBox -63.43350 -58.99700 367.95450 162.53350
[05/08 11:50:49    222s] <CMD> pan -12.71100 65.65600
[05/08 11:50:50    222s] <CMD> zoomBox -121.51000 -14.02850 386.00600 246.59600
[05/08 11:50:50    222s] <CMD> pan -2.13650 132.20100
[05/08 11:50:51    222s] <CMD> zoomBox -175.18600 -8.64300 421.89150 297.97400
[05/08 11:50:52    223s] <CMD> pan -17.59250 139.97400
[05/08 11:50:53    223s] <CMD> setLayerPreference Poly -isVisible 0
[05/08 11:50:53    223s] <CMD> setLayerPreference Poly -isVisible 1
[05/08 11:50:54    223s] <CMD> setLayerPreference Poly -isVisible 0
[05/08 11:50:55    223s] <CMD> setLayerPreference Poly -isVisible 1
[05/08 11:50:56    223s] <CMD> setLayerPreference Cont -isVisible 0
[05/08 11:50:56    223s] <CMD> setLayerPreference Cont -isVisible 1
[05/08 11:50:57    223s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/08 11:50:58    223s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/08 11:50:59    224s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/08 11:51:00    224s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/08 11:51:02    224s] <CMD> zoomBox 125.37700 144.09800 316.78700 242.39250
[05/08 11:51:03    224s] <CMD> zoomBox 206.56600 190.71100 291.49600 234.32500
[05/08 11:51:07    225s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/08 11:51:07    225s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/08 11:51:08    225s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/08 11:51:09    225s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/08 11:51:10    225s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/08 11:51:11    225s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/08 11:52:26    232s] <CMD> zoomBox 163.30150 165.79800 326.00100 249.34900
[05/08 11:52:27    232s] <CMD> zoomBox 147.57300 156.18100 338.98450 254.47650
[05/08 11:52:27    232s] <CMD> zoomBox 92.52000 120.29700 404.20250 280.35500
[05/08 11:52:29    233s] <CMD> pan -65.03550 17.28100
[05/08 11:52:29    233s] <CMD> zoomBox -8.26900 92.13900 358.41650 280.44300
[05/08 11:52:29    233s] <CMD> zoomBox -50.33200 71.36050 381.06300 292.89450
[05/08 11:52:29    233s] <CMD> zoomBox -99.81800 46.91500 407.70550 307.54350
[05/08 11:52:30    233s] <CMD> pan -7.01900 123.23350
[05/08 11:52:31    234s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:52:32    234s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:52:33    234s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:52:34    234s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:52:35    234s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:52:36    234s] <CMD> zoomBox -160.58550 -4.05100 436.50100 302.57050
[05/08 11:52:36    234s] <CMD> zoomBox -225.27650 -35.85800 477.17850 324.87350
[05/08 11:52:36    235s] <CMD> zoomBox -305.33400 -72.97950 521.08350 351.41050
[05/08 11:52:38    235s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:52:38    235s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:52:40    235s] <CMD> zoomBox 102.80300 124.58300 367.73500 260.63350
[05/08 11:52:40    235s] <CMD> zoomBox 187.52700 171.11000 325.82300 242.12900
[05/08 11:52:40    235s] <CMD> zoomBox 210.88250 185.68200 310.80200 236.99350
[05/08 11:52:41    236s] <CMD> zoomBox 238.75900 204.96500 290.91800 231.75000
[05/08 11:52:42    236s] <CMD> zoomBox 247.12300 210.77850 284.80800 230.13100
[05/08 11:52:43    236s] <CMD> zoomBox 238.38350 204.99900 290.54400 231.78500
[05/08 11:52:43    236s] <CMD> pan 0.47050 -26.70350
[05/08 11:52:45    236s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:52:46    236s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:52:47    236s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:52:48    237s] <CMD> zoomBox 223.81850 205.76450 296.01400 242.83900
[05/08 11:52:48    237s] <CMD> zoomBox 203.00900 197.56100 302.93400 248.87550
[05/08 11:52:48    237s] <CMD> zoomBox 174.20700 186.13550 312.51150 257.15900
[05/08 11:52:52    237s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:52:53    237s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:52:54    237s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:52:56    238s] <CMD> zoomBox 188.36600 191.88650 305.92500 252.25650
[05/08 11:52:56    238s] <CMD> zoomBox 200.40100 196.77500 300.32650 248.08950
[05/08 11:52:56    238s] <CMD> zoomBox 210.63100 200.93000 295.56750 244.54750
[05/08 11:52:56    238s] <CMD> zoomBox 219.31050 204.46950 291.50700 241.54450
[05/08 11:52:56    238s] <CMD> zoomBox 226.68150 207.47800 288.04900 238.99200
[05/08 11:52:59    238s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:53:00    238s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:53:00    238s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:53:02    238s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:53:03    239s] <CMD> zoomBox 200.27200 195.19250 300.19900 246.50800
[05/08 11:53:04    239s] <CMD> zoomBox 137.28050 165.01850 328.71150 263.32400
[05/08 11:53:06    239s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:53:06    239s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:53:07    239s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:53:08    239s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:53:10    240s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:53:11    240s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:53:13    240s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:53:18    241s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:53:20    241s] <CMD> zoomBox 174.26800 178.64600 312.57750 249.67200
[05/08 11:53:21    241s] <CMD> zoomBox 188.41500 183.93550 305.97800 244.30750
[05/08 11:53:21    241s] <CMD> zoomBox 200.31250 188.45250 300.24150 239.76900
[05/08 11:53:21    241s] <CMD> zoomBox 210.26350 192.35550 295.20300 235.97450
[05/08 11:53:21    241s] <CMD> zoomBox 232.07800 200.79800 284.24350 227.58650
[05/08 11:53:24    242s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:53:25    242s] <CMD> zoomBox 250.29150 208.16000 273.43800 220.04650
[05/08 11:53:25    242s] <CMD> zoomBox 252.50600 209.09300 272.18150 219.19700
[05/08 11:53:26    242s] <CMD> zoomBox 254.38850 209.89350 271.11300 218.48200
[05/08 11:53:26    242s] <CMD> zoomBox 261.02200 212.81450 267.33050 216.05400
[05/08 11:53:27    242s] <CMD> zoomBox 262.88400 213.67750 266.17700 215.36850
[05/08 11:53:28    242s] <CMD> zoomBox 263.17200 213.82700 265.97150 215.26450
[05/08 11:53:30    243s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:53:31    243s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:53:32    243s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:53:33    243s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:53:38    243s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/08 11:53:46    244s] <CMD> selectVia 263.4000 214.6400 270.6000 214.7600 6 VDD
[05/08 11:54:02    246s] <CMD> setLayerPreference Via5 -isVisible 0
[05/08 11:54:05    247s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:54:05    247s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:54:08    247s] <CMD> deselectAll
[05/08 11:54:08    247s] <CMD> selectVia 263.4000 214.6400 270.6000 214.7600 5 VDD
[05/08 11:54:14    248s] <CMD> setLayerPreference Via1 -isVisible 0
[05/08 11:54:15    248s] <CMD> setLayerPreference Via1 -isVisible 1
[05/08 11:54:15    248s] <CMD> setLayerPreference Via1 -isVisible 0
[05/08 11:54:16    248s] <CMD> setLayerPreference Via1 -isVisible 1
[05/08 11:54:22    249s] <CMD> setLayerPreference Via4 -isVisible 0
[05/08 11:54:24    249s] <CMD> setLayerPreference Via4 -isVisible 1
[05/08 11:54:26    249s] <CMD> setLayerPreference Via4 -isVisible 0
[05/08 11:54:28    249s] <CMD> setLayerPreference Via3 -isVisible 0
[05/08 11:54:30    249s] <CMD> setLayerPreference Via2 -isVisible 0
[05/08 11:54:31    250s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:54:32    250s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:54:33    250s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:54:33    250s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:54:34    250s] <CMD> setLayerPreference Via1 -isVisible 0
[05/08 11:54:35    250s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:54:36    250s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:54:36    250s] <CMD> setLayerPreference Via1 -isVisible 1
[05/08 11:54:37    250s] <CMD> setLayerPreference Via1 -isVisible 0
[05/08 11:54:38    250s] <CMD> setLayerPreference Via1 -isVisible 1
[05/08 11:54:39    250s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:54:39    251s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:54:40    251s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:54:41    251s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:54:42    251s] <CMD> deselectAll
[05/08 11:54:42    251s] <CMD> selectVia 263.4000 214.6400 270.6000 214.7600 2 VDD
[05/08 11:54:43    251s] <CMD> deselectAll
[05/08 11:54:43    251s] <CMD> selectVia 263.4000 214.6400 270.6000 214.7600 2 VDD
[05/08 11:54:44    251s] <CMD> deselectAll
[05/08 11:54:44    251s] <CMD> selectVia 263.4000 214.6400 270.6000 214.7600 2 VDD
[05/08 11:54:49    252s] <CMD> setLayerPreference Via1 -isVisible 0
[05/08 11:54:49    252s] <CMD> deselectAll
[05/08 11:54:49    252s] <CMD> selectWire 261.0000 17.0200 273.0000 246.5100 6 VDD
[05/08 11:54:51    252s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/08 11:54:52    252s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/08 11:54:53    253s] <CMD> setLayerPreference Via1 -isVisible 1
[05/08 11:55:03    254s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/08 11:55:04    254s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/08 11:55:08    254s] <CMD> setLayerPreference Via2 -isVisible 1
[05/08 11:55:09    254s] <CMD> setLayerPreference Via2 -isVisible 0
[05/08 11:55:10    254s] <CMD> setLayerPreference Metal3 -isVisible 0
[05/08 11:55:10    254s] <CMD> setLayerPreference Metal3 -isVisible 1
[05/08 11:55:11    255s] <CMD> setLayerPreference Via2 -isVisible 1
[05/08 11:55:12    255s] <CMD> setLayerPreference Via2 -isVisible 0
[05/08 11:55:13    255s] <CMD> zoomBox 259.59600 212.44200 267.02000 216.25450
[05/08 11:55:13    255s] <CMD> zoomBox 258.58250 212.04950 267.31700 216.53500
[05/08 11:55:14    255s] <CMD> zoomBox 252.48800 209.67300 269.22200 218.26650
[05/08 11:55:16    255s] <CMD> zoomBox 243.23100 206.82750 270.48050 220.82100
[05/08 11:55:17    255s] <CMD> zoomBox 234.01650 203.99500 271.73300 223.36350
[05/08 11:55:18    256s] <CMD> setLayerPreference Via2 -isVisible 1
[05/08 11:55:19    256s] <CMD> setLayerPreference Via2 -isVisible 0
[05/08 11:55:20    256s] <CMD> setLayerPreference Via2 -isVisible 1
[05/08 11:55:21    256s] <CMD> setLayerPreference Via2 -isVisible 0
[05/08 11:55:22    256s] <CMD> setLayerPreference Via2 -isVisible 1
[05/08 11:55:25    256s] <CMD> setLayerPreference M2ContPin -isVisible 1
[05/08 11:55:25    256s] <CMD> setLayerPreference M2ContRB -isVisible 1
[05/08 11:55:25    256s] <CMD> setLayerPreference M2ContVio -isVisible 1
[05/08 11:55:25    256s] <CMD> setLayerPreference M2ContEOL -isVisible 1
[05/08 11:55:30    257s] <CMD> zoomBox 254.73300 210.48650 268.95800 217.79150
[05/08 11:55:31    257s] <CMD> zoomBox 260.77200 212.42450 268.19750 216.23750
[05/08 11:55:31    257s] <CMD> zoomBox 263.22200 213.26300 267.78250 215.60500
[05/08 11:55:32    257s] <CMD> setLayerPreference Via2 -isVisible 0
[05/08 11:55:33    257s] <CMD> setLayerPreference Via2 -isVisible 1
[05/08 11:55:33    257s] <CMD> setLayerPreference Metal3 -isVisible 0
[05/08 11:55:34    258s] <CMD> setLayerPreference Metal3 -isVisible 1
[05/08 11:55:35    258s] <CMD> setLayerPreference Via2 -isVisible 0
[05/08 11:55:36    258s] <CMD> deselectAll
[05/08 11:55:36    258s] <CMD> selectVia 263.4000 214.6400 270.6000 214.7600 2 VDD
[05/08 11:56:08    261s] <CMD> deselectAll
[05/08 11:56:08    261s] <CMD> selectWire 261.0000 17.0200 273.0000 246.5100 6 VDD
[05/08 11:56:11    262s] <CMD> setLayerPreference Via2 -isVisible 1
[05/08 11:56:17    262s] <CMD> deselectAll
[05/08 11:56:17    262s] <CMD> selectVia 263.4000 214.6400 270.6000 214.7600 3 VDD
[05/08 11:56:23    263s] <CMD> deselectAll
[05/08 11:56:23    263s] <CMD> selectVia 263.4000 214.6400 270.6000 214.7600 3 VDD
[05/08 11:56:30    264s] <CMD> zoomBox 262.47400 213.05750 267.83900 215.81250
[05/08 11:56:30    264s] <CMD> zoomBox 261.60900 212.81400 267.92100 216.05550
[05/08 11:56:30    264s] <CMD> zoomBox 260.59800 212.52650 268.02400 216.34000
[05/08 11:56:30    264s] <CMD> zoomBox 259.41300 212.18700 268.14950 216.67350
[05/08 11:56:30    264s] <CMD> zoomBox 256.38850 211.31300 268.48050 217.52250
[05/08 11:56:31    264s] <CMD> zoomBox 249.50800 209.13800 269.19800 219.24950
[05/08 11:56:32    265s] <CMD> pan 2.94800 -39.89650
[05/08 11:56:34    265s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/08 11:56:39    266s] <CMD> pan 7.96850 -44.07600
[05/08 11:56:42    266s] <CMD> setLayerPreference Via3 -isVisible 1
[05/08 11:56:44    267s] <CMD> setLayerPreference Via4 -isVisible 1
[05/08 11:56:46    267s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:56:47    267s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:56:48    267s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:56:49    267s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:56:50    267s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:56:51    267s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:56:56    268s] <CMD> setLayerPreference Metal4 -isVisible 0
[05/08 11:56:57    268s] <CMD> setLayerPreference Metal4 -isVisible 1
[05/08 11:56:57    268s] <CMD> setLayerPreference Metal4 -isVisible 0
[05/08 11:56:58    268s] <CMD> setLayerPreference Metal4 -isVisible 1
[05/08 11:57:00    268s] <CMD> setLayerPreference Via5 -isVisible 1
[05/08 11:57:01    268s] <CMD> setLayerPreference Metal6 -isVisible 0
[05/08 11:57:02    268s] <CMD> setLayerPreference Metal6 -isVisible 1
[05/08 11:57:03    268s] <CMD> setLayerPreference Metal6 -isVisible 0
[05/08 11:57:04    269s] <CMD> zoomBox 257.30700 207.68850 280.47200 219.58450
[05/08 11:57:04    269s] <CMD> zoomBox 249.32450 205.91750 281.38700 222.38250
[05/08 11:57:04    269s] <CMD> zoomBox 244.23800 204.79150 281.95850 224.16200
[05/08 11:57:08    269s] <CMD> setLayerPreference Metal6 -isVisible 1
[05/08 11:57:09    269s] <CMD> setLayerPreference Metal6 -isVisible 0
[05/08 11:57:09    269s] <CMD> setLayerPreference Metal6 -isVisible 1
[05/08 11:57:11    270s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:57:12    270s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:57:13    270s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:57:14    270s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:57:15    270s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:57:15    270s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:57:16    270s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:57:17    270s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:57:24    271s] <CMD> zoomBox 241.34800 202.16150 285.72500 224.95050
[05/08 11:57:24    271s] <CMD> zoomBox 237.83000 199.19000 290.03850 226.00050
[05/08 11:57:26    272s] <CMD> pan -5.46250 -33.93100
[05/08 11:57:39    273s] <CMD> deselectAll
[05/08 11:57:39    273s] <CMD> selectWire 3.0000 218.6800 287.0000 220.9800 5 VSS
[05/08 11:57:44    273s] <CMD> setLayerPreference Via4 -isVisible 0
[05/08 11:57:44    274s] <CMD> setLayerPreference Via4 -isVisible 1
[05/08 11:57:45    274s] <CMD> setLayerPreference Via4 -isVisible 0
[05/08 11:57:46    274s] <CMD> setLayerPreference Via4 -isVisible 1
[05/08 11:57:47    274s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:57:48    274s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:57:49    274s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:57:49    274s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:57:53    274s] <CMD> setLayerPreference Metal4 -isVisible 0
[05/08 11:57:53    275s] <CMD> setLayerPreference Metal4 -isVisible 1
[05/08 11:57:54    275s] <CMD> setLayerPreference Metal4 -isVisible 0
[05/08 11:57:54    275s] <CMD> setLayerPreference Metal4 -isVisible 1
[05/08 11:57:55    275s] <CMD> setLayerPreference Via4 -isVisible 0
[05/08 11:57:56    275s] <CMD> setLayerPreference Via4 -isVisible 1
[05/08 11:57:57    275s] <CMD> setLayerPreference Via4 -isVisible 0
[05/08 11:57:59    275s] <CMD> setLayerPreference Via4 -isVisible 1
[05/08 11:58:00    275s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:58:00    275s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:58:03    276s] <CMD> zoomBox 239.95550 205.55350 277.67650 224.92450
[05/08 11:58:03    276s] <CMD> zoomBox 242.91850 206.20000 274.98200 222.66550
[05/08 11:58:04    276s] <CMD> zoomBox 239.85300 205.46850 277.57450 224.83950
[05/08 11:58:04    276s] <CMD> zoomBox 232.00350 203.59550 284.21300 230.40650
[05/08 11:58:06    277s] <CMD> pan -2.44900 -29.03550
[05/08 11:58:07    277s] <CMD> pan -0.09400 -25.89600
[05/08 11:58:08    278s] <CMD> pan 0.59650 -27.21500
[05/08 11:58:11    278s] <CMD> zoomBox 237.99850 206.11350 275.72000 225.48450
[05/08 11:58:11    278s] <CMD> zoomBox 241.09800 207.62400 273.16150 224.08950
[05/08 11:58:12    278s] <CMD> zoomBox 243.74400 208.96900 270.99800 222.96450
[05/08 11:58:13    278s] <CMD> zoomBox 241.28600 207.28000 273.34950 223.74550
[05/08 11:58:13    278s] <CMD> zoomBox 238.39400 205.29300 276.11550 224.66400
[05/08 11:58:13    278s] <CMD> zoomBox 234.99150 202.95550 279.37000 225.74500
[05/08 11:58:25    280s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:58:25    280s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:58:26    280s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:58:27    280s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:58:27    280s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:58:28    280s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:58:29    281s] <CMD> deselectAll
[05/08 11:58:29    281s] <CMD> selectWire 3.0000 218.6800 287.0000 220.9800 5 VSS
[05/08 11:58:45    282s] <CMD> setLayerPreference Metal5 -isVisible 0
[05/08 11:58:45    282s] <CMD> setLayerPreference Metal5 -isVisible 1
[05/08 11:58:47    282s] <CMD> setLayerPreference Metal6 -isVisible 0
[05/08 11:58:48    282s] <CMD> setLayerPreference Metal6 -isVisible 1
[05/08 11:58:53    283s] <CMD> deselectAll
[05/08 11:58:56    284s] <CMD> setLayerPreference Metal6 -isVisible 0
[05/08 11:58:57    284s] <CMD> setLayerPreference Metal6 -isVisible 1
[05/08 11:58:58    284s] <CMD> setLayerPreference Metal6 -isVisible 0
[05/08 11:58:58    284s] <CMD> setLayerPreference Metal6 -isVisible 1
[05/08 11:58:59    284s] <CMD> setLayerPreference Metal6 -isVisible 0
[05/08 11:59:00    284s] <CMD> setLayerPreference Metal6 -isVisible 1
[05/08 11:59:02    284s] <CMD> setLayerPreference Metal7 -isVisible 0
[05/08 11:59:03    284s] <CMD> setLayerPreference Metal7 -isVisible 1
[05/08 11:59:04    285s] <CMD> zoomBox 127.28900 171.31100 318.89500 269.70650
[05/08 11:59:04    285s] <CMD> zoomBox -169.64500 84.13500 428.04750 391.06800
[05/08 11:59:04    285s] <CMD> zoomBox -48.36800 119.74050 383.46600 341.50000
[05/08 11:59:06    285s] <CMD> setLayerPreference Metal7 -isVisible 0
[05/08 11:59:07    285s] <CMD> setLayerPreference Metal7 -isVisible 1
[05/08 11:59:09    286s] <CMD> pan -28.56400 58.52700
[05/08 11:59:11    286s] <CMD> setLayerPreference Via6 -isVisible 0
[05/08 11:59:12    286s] <CMD> setLayerPreference Via6 -isVisible 1
[05/08 11:59:12    287s] <CMD> zoomBox -131.69250 -3.86350 376.34800 257.03050
[05/08 11:59:13    287s] <CMD> zoomBox -196.27850 -20.36050 401.41700 286.57400
[05/08 11:59:16    287s] <CMD> setLayerPreference Metal7 -isVisible 0
[05/08 11:59:17    287s] <CMD> setLayerPreference Metal7 -isVisible 1
[05/08 11:59:17    287s] <CMD> setLayerPreference Metal7 -isVisible 0
[05/08 11:59:18    287s] <CMD> setLayerPreference Metal7 -isVisible 1
[05/08 11:59:19    288s] <CMD> setLayerPreference Via6 -isVisible 0
[05/08 11:59:19    288s] <CMD> setLayerPreference Via6 -isVisible 1
[05/08 11:59:20    288s] <CMD> setLayerPreference Via6 -isVisible 0
[05/08 11:59:20    288s] <CMD> setLayerPreference Via6 -isVisible 1
[05/08 11:59:22    288s] <CMD> setLayerPreference Metal6 -isVisible 0
[05/08 11:59:22    288s] <CMD> setLayerPreference Metal6 -isVisible 1
[05/08 11:59:23    288s] <CMD> setLayerPreference Metal6 -isVisible 0
[05/08 11:59:24    288s] <CMD> setLayerPreference Metal6 -isVisible 1
[05/08 11:59:26    289s] <CMD> setLayerPreference Metal7 -isVisible 0
[05/08 11:59:27    289s] <CMD> setLayerPreference Metal7 -isVisible 1
[05/08 11:59:27    289s] <CMD> setLayerPreference Via7 -isVisible 0
[05/08 11:59:28    289s] <CMD> setLayerPreference Via7 -isVisible 1
[05/08 11:59:28    289s] <CMD> setLayerPreference Metal8 -isVisible 0
[05/08 11:59:28    289s] <CMD> setLayerPreference Metal8 -isVisible 1
[05/08 11:59:29    289s] <CMD> setLayerPreference Via8 -isVisible 0
[05/08 11:59:29    289s] <CMD> setLayerPreference Via8 -isVisible 1
[05/08 11:59:30    289s] <CMD> setLayerPreference Metal9 -isVisible 0
[05/08 11:59:30    289s] <CMD> setLayerPreference Metal9 -isVisible 1
[05/08 11:59:30    289s] <CMD> setLayerPreference Via9 -isVisible 0
[05/08 11:59:31    290s] <CMD> setLayerPreference Via9 -isVisible 1
[05/08 11:59:32    290s] <CMD> setLayerPreference Metal10 -isVisible 0
[05/08 11:59:32    290s] <CMD> setLayerPreference Via10 -isVisible 0
[05/08 11:59:32    290s] <CMD> setLayerPreference Metal11 -isVisible 0
[05/08 11:59:33    290s] <CMD> setLayerPreference Bondpad -isVisible 0
[05/08 11:59:33    290s] <CMD> setLayerPreference node_bump -isVisible 0
[05/08 11:59:55    292s] <CMD> zoomBox 52.71800 76.32650 278.14000 192.08750
[05/08 11:59:55    292s] <CMD> zoomBox 142.50400 111.55050 242.52550 162.91450
[05/08 11:59:56    292s] <CMD> zoomBox 169.40900 122.15200 230.83500 153.69600
[05/08 11:59:56    292s] <CMD> zoomBox 175.77500 124.68400 227.98700 151.49650
[05/08 11:59:57    293s] <CMD> zoomBox 191.05200 131.57250 218.30750 145.56900
[05/08 11:59:58    293s] <CMD> selectWire 30.0000 139.4000 260.0000 139.5200 1 VDD
[05/08 12:00:01    293s] <CMD> zoomBox 199.14400 135.58300 213.37250 142.89000
[05/08 12:00:12    295s] <CMD> zoomBox 192.45950 131.93950 219.71900 145.93800
[05/08 12:00:13    295s] <CMD> deselectAll
[05/08 12:00:14    295s] <CMD> selectWire 30.0000 141.1100 260.0000 141.2300 1 VSS
[05/08 12:00:16    295s] <CMD> zoomBox 199.43300 136.32650 213.66300 143.63400
[05/08 12:00:17    295s] <CMD> zoomBox 200.59450 137.04900 212.69000 143.26050
[05/08 12:00:18    296s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/08 12:00:19    296s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/08 12:00:20    296s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/08 12:00:22    296s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/08 12:00:22    296s] <CMD> zoomBox 202.42100 138.05900 211.16050 142.54700
[05/08 12:00:24    296s] <CMD> pan -0.25200 -62.75350
[05/08 12:00:34    298s] <CMD> pan -0.05250 -60.51500
[05/08 12:00:41    299s] <CMD> deselectAll
[05/08 12:00:41    299s] <CMD> selectWire 30.0000 144.5300 260.0000 144.6500 1 VSS
[05/08 12:00:45    299s] <CMD> zoomBox 204.92350 143.48350 208.22050 145.17650
[05/08 12:00:45    299s] <CMD> zoomBox 205.86700 144.09950 207.33050 144.85100
[05/08 12:00:46    299s] <CMD> zoomBox 206.24950 144.36600 206.90100 144.70050
[05/08 12:00:46    299s] <CMD> zoomBox 206.39950 144.46900 206.73950 144.64350
[05/08 12:00:47    300s] <CMD> deselectAll
[05/08 12:00:47    300s] <CMD> selectWire 30.0000 144.5300 260.0000 144.6500 1 VSS
[05/08 12:00:51    300s] <CMD> zoomBox 206.23100 144.36850 206.88250 144.70300
[05/08 12:00:51    300s] <CMD> zoomBox 206.16850 144.33200 206.93500 144.72550
[05/08 12:00:52    300s] <CMD> pan 0.01800 -62.07800
[05/08 12:00:53    300s] <CMD> zoomBox 206.00950 144.00300 207.07100 144.54800
[05/08 12:00:53    301s] <CMD> zoomBox 205.89700 143.95300 207.14550 144.59400
[05/08 12:00:53    301s] <CMD> zoomBox 205.76500 143.91750 207.23400 144.67200
[05/08 12:00:53    301s] <CMD> pan 0.04300 -62.37300
[05/08 12:00:54    301s] <CMD> zoomBox 205.46700 143.29050 207.50100 144.33500
[05/08 12:00:54    301s] <CMD> zoomBox 204.99050 143.20600 207.80600 144.65200
[05/08 12:00:54    301s] <CMD> pan 0.08950 -62.51050
[05/08 12:00:55    301s] <CMD> zoomBox 205.97650 142.70400 207.04000 143.25000
[05/08 12:00:55    301s] <CMD> zoomBox 206.17850 142.75400 206.83200 143.08950
[05/08 12:00:56    302s] <CMD> zoomBox 206.36050 142.81700 206.65050 142.96600
[05/08 12:00:57    302s] <CMD> deselectAll
[05/08 12:00:57    302s] <CMD> selectWire 30.0000 142.8200 260.0000 142.9400 1 VDD
[05/08 12:01:00    302s] <CMD> zoomBox 205.54400 142.47000 207.02400 143.23000
[05/08 12:01:00    302s] <CMD> zoomBox 204.90150 142.20350 207.31300 143.44200
[05/08 12:01:01    302s] <CMD> zoomBox 203.86450 141.76150 207.79100 143.77800
[05/08 12:01:01    303s] <CMD> pan 0.06600 -61.28100
[05/08 12:01:02    303s] <CMD> zoomBox 201.58200 141.76500 209.10750 145.62950
[05/08 12:01:03    303s] <CMD> zoomBox 203.55000 142.78300 207.47950 144.80100
[05/08 12:01:03    303s] <CMD> zoomBox 204.45800 143.14250 206.87250 144.38250
[05/08 12:01:04    303s] <CMD> zoomBox 205.06950 143.41150 206.33050 144.05900
[05/08 12:01:05    303s] <CMD> zoomBox 205.45700 143.58150 206.01700 143.86900
[05/08 12:01:05    303s] <CMD> zoomBox 205.50200 143.60200 205.97800 143.84650
[05/08 12:01:06    304s] <CMD> zoomBox 205.58900 143.64600 205.88200 143.79650
[05/08 12:01:09    304s] <CMD> pan -0.06250 -61.96500
[05/08 12:01:10    305s] <CMD> deselectAll
[05/08 12:01:10    305s] **ERROR: (IMPSYT-6000):	No Object Selected.
[05/08 12:01:11    305s] <CMD> zoomBox 205.03800 143.41600 206.11900 143.97100
[05/08 12:01:11    305s] <CMD> zoomBox 204.05750 143.22750 206.49650 144.48000
[05/08 12:01:12    305s] <CMD> zoomBox 202.43150 142.90900 207.10400 145.30850
[05/08 12:01:14    306s] <CMD> pan 0.32550 -60.10950
[05/08 12:01:14    306s] <CMD> zoomBox 202.15650 142.10000 207.65350 144.92300
[05/08 12:01:14    306s] <CMD> zoomBox 201.44950 141.83850 207.91750 145.16000
[05/08 12:01:14    306s] <CMD> zoomBox 200.60050 141.57500 208.21000 145.48250
[05/08 12:01:15    306s] <CMD> pan 0.41650 -59.52400
[05/08 12:01:16    306s] <CMD> zoomBox 196.94200 138.98500 211.52100 146.47200
[05/08 12:01:17    306s] <CMD> zoomBox 195.14650 138.28100 212.29950 147.08950
[05/08 12:01:17    307s] <CMD> zoomBox 202.17250 140.47050 209.78350 144.37900
[05/08 12:01:18    307s] <CMD> zoomBox 202.96900 140.72500 209.43900 144.04750
[05/08 12:01:20    307s] <CMD> pan 0.03900 -63.21650
[05/08 12:02:14    312s] <CMD> selectWire 203.0500 3.0200 205.3500 260.5100 6 VSS
[05/08 12:02:15    312s] <CMD> zoomBox 198.77650 137.55850 211.17100 143.92350
[05/08 12:02:16    312s] <CMD> panCenter 207.34750 142.38800
[05/08 12:02:17    313s] <CMD> zoomBox 195.77100 136.19150 215.95500 146.55650
[05/08 12:02:17    313s] <CMD> zoomBox 186.25250 131.57700 219.12050 148.45550
[05/08 12:02:25    314s] <CMD> zoomBox 175.75900 128.65850 221.25050 152.01950
[05/08 12:02:26    314s] <CMD> zoomBox 196.36700 134.95500 216.55300 145.32100
[05/08 12:02:26    314s] <CMD> zoomBox 200.98150 136.42700 215.56600 143.91650
[05/08 12:02:27    314s] <CMD> zoomBox 202.91550 137.10050 215.31200 143.46650
[05/08 12:02:27    314s] <CMD> pan 4.47250 -65.57650
[05/08 12:02:28    314s] <CMD> zoomBox 187.35250 129.96000 226.02500 149.81950
[05/08 12:02:28    314s] <CMD> zoomBox 175.55200 125.81900 229.07750 153.30600
[05/08 12:02:29    315s] <CMD> pan 22.49800 -48.18800
[05/08 12:02:29    315s] <CMD> zoomBox 145.06850 96.72200 312.03850 182.46600
[05/08 12:02:30    315s] <CMD> zoomBox -38.72900 6.87800 482.11500 274.34700
[05/08 12:02:36    316s] <CMD> zoomBox 133.80950 79.48950 330.24650 180.36550
[05/08 12:02:36    316s] <CMD> zoomBox 189.01000 107.90200 276.17150 152.66200
[05/08 12:02:37    316s] <CMD> zoomBox 212.19750 120.47200 250.87150 140.33250
[05/08 12:02:38    316s] <CMD> zoomBox 222.97250 126.29300 240.13400 135.10600
[05/08 12:02:38    317s] <CMD> zoomBox 227.71300 128.87550 235.32900 132.78650
[05/08 12:02:45    318s] <CMD> pan -0.36600 -98.55350
[05/08 12:03:25    321s] <CMD> zoomBox 225.47800 128.22850 236.01950 133.64200
[05/08 12:03:25    321s] <CMD> zoomBox 222.95400 127.02800 237.54500 134.52100
[05/08 12:03:25    321s] <CMD> zoomBox 221.35100 126.26450 238.51750 135.08000
[05/08 12:03:26    322s] <CMD> zoomBox 224.25400 127.62250 236.65750 133.99200
[05/08 12:03:26    322s] <CMD> zoomBox 225.38250 128.14700 235.92600 133.56150
[05/08 12:03:27    322s] <CMD> pan -0.65300 -98.94100
[05/08 12:03:28    322s] <CMD> zoomBox 223.45600 124.78050 238.04950 132.27450
[05/08 12:03:28    322s] <CMD> zoomBox 221.96000 123.95000 239.12900 132.76700
[05/08 12:07:13    342s] <CMD> setLayerPreference node_layer -isVisible 1
[05/08 12:07:14    342s] <CMD> setLayerPreference node_layer -isVisible 0
[05/08 12:07:17    342s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/08 12:07:20    343s] <CMD> setLayerPreference node_net -isVisible 0
[05/08 12:07:21    343s] <CMD> setLayerPreference node_net -isVisible 1
[05/08 12:07:24    343s] <CMD> setLayerPreference node_gird -isVisible 1
[05/08 12:07:24    343s] <CMD> setLayerPreference node_gird -isVisible 0
[05/08 12:07:27    344s] <CMD> setLayerPreference node_row -isVisible 0
[05/08 12:07:32    344s] <CMD> setLayerPreference node_track -isVisible 0
[05/08 12:07:53    347s] <CMD> zoomBox 209.80650 120.91700 242.69850 137.80800
[05/08 12:07:53    347s] <CMD> zoomBox 193.95750 117.12800 247.51750 144.63250
[05/08 12:07:56    347s] <CMD> deselectAll
[05/08 12:08:02    348s] <CMD> zoomBox 179.87350 114.72250 254.00500 152.79100
[05/08 12:08:02    348s] <CMD> zoomBox 147.88700 108.78450 268.59750 170.77300
[05/08 12:08:03    349s] <CMD> zoomBox 71.84950 93.09800 303.09300 211.84850
[05/08 12:08:24    351s] <CMD> zoomBox 143.13350 110.99050 285.14600 183.91800
[05/08 12:08:24    351s] <CMD> zoomBox 174.05800 119.63950 276.66250 172.33000
[05/08 12:08:26    351s] <CMD> zoomBox 92.45600 102.58050 289.01450 203.51900
[05/08 12:08:28    351s] <CMD> zoomBox -1.62100 77.92400 318.44300 242.28650
[05/08 12:08:40    353s] <CMD> zoomBox 77.76950 108.07600 274.32900 209.01500
[05/08 12:08:41    354s] <CMD> setLayerPreference node_layer -isVisible 1
[05/08 12:08:42    354s] <CMD> zoomBox 152.62750 135.75900 255.23350 188.45000
[05/08 12:08:43    354s] <CMD> zoomBox 184.38700 147.59100 247.40100 179.95050
[05/08 12:08:43    354s] <CMD> zoomBox 203.92150 154.87250 242.61950 174.74500
[05/08 12:08:43    354s] <CMD> zoomBox 215.90850 159.34400 239.67450 171.54850
[05/08 12:08:44    354s] <CMD> zoomBox 222.99350 162.30350 237.58950 169.79900
[05/08 12:08:51    356s] <CMD> zoomBox 216.00500 159.42400 239.77400 171.63000
[05/08 12:08:52    356s] <CMD> zoomBox 199.42300 152.61350 244.95700 175.99650
[05/08 12:08:53    356s] <CMD> zoomBox 186.27500 146.50450 249.29800 178.86850
[05/08 12:08:53    356s] <CMD> zoomBox 168.16200 138.38200 255.39150 183.17700
[05/08 12:08:56    357s] <CMD> zoomBox 191.62950 147.63150 245.19950 175.14150
[05/08 12:08:57    357s] <CMD> zoomBox 168.43300 138.58400 255.66400 183.37950
[05/08 12:08:58    357s] <CMD> zoomBox 191.66050 147.48900 245.23200 174.99950
[05/08 12:08:58    357s] <CMD> zoomBox 209.32600 154.32850 237.29150 168.68950
[05/08 12:08:59    357s] <CMD> zoomBox 195.18900 147.85000 248.76200 175.36150
[05/08 12:08:59    357s] <CMD> zoomBox 168.16200 135.14000 270.79200 187.84350
[05/08 12:09:00    357s] <CMD> zoomBox 112.55450 112.59150 309.16350 213.55600
[05/08 12:09:01    357s] <CMD> zoomBox 90.35550 105.18500 321.66050 223.96700
[05/08 12:09:02    358s] <CMD> zoomBox 172.59550 129.05250 293.33850 191.05750
[05/08 12:09:02    358s] <CMD> zoomBox 198.76950 136.37700 286.00600 181.17550
[05/08 12:09:04    358s] <CMD> zoomBox 147.21000 122.68050 289.25950 195.62700
[05/08 12:09:05    358s] <CMD> zoomBox 25.66200 93.66200 297.78550 233.40550
[05/08 12:09:06    358s] <CMD> zoomBox 96.36250 111.41650 292.97250 212.38150
[05/08 12:09:06    358s] <CMD> zoomBox 150.81050 124.01450 292.86150 196.96200
[05/08 12:09:07    359s] <CMD> zoomBox 216.92600 140.42750 291.07850 178.50700
[05/08 12:09:07    359s] <CMD> zoomBox 244.78200 147.34400 290.32200 170.73000
[05/08 12:09:07    359s] <CMD> zoomBox 251.43200 148.99100 290.14150 168.86950
[05/08 12:09:10    359s] <CMD> zoomBox 216.99200 141.29700 291.14750 179.37800
[05/08 12:09:11    359s] <CMD> zoomBox 228.07500 143.99250 291.10750 176.36150
[05/08 12:09:11    359s] <CMD> zoomBox 258.02600 151.29650 290.93050 168.19400
[05/08 12:09:12    360s] <CMD> zoomBox 276.12400 155.85800 290.72400 163.35550
[05/08 12:09:12    360s] <CMD> zoomBox 281.64050 157.22750 290.60700 161.83200
[05/08 12:09:13    360s] <CMD> zoomBox 286.27350 158.38400 290.25300 160.42750
[05/08 12:09:15    360s] <CMD> zoomBox 281.84500 157.02450 290.81600 161.63150
[05/08 12:09:16    360s] <CMD> zoomBox 285.60400 158.48900 290.28750 160.89400
[05/08 12:09:17    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:18    361s] <CMD> panPage 0 1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:19    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    361s] <CMD> panPage 0 -1
[05/08 12:09:20    362s] <CMD> panPage 0 -1
[05/08 12:09:20    362s] <CMD> panPage 0 -1
[05/08 12:09:21    362s] <CMD> zoomBox 284.01800 150.03250 290.50000 153.36100
[05/08 12:09:21    362s] <CMD> zoomBox 280.42700 148.85500 290.98250 154.27550
[05/08 12:09:22    362s] <CMD> panPage 0 -1
[05/08 12:09:22    362s] <CMD> panPage 0 -1
[05/08 12:09:22    362s] <CMD> panPage 0 -1
[05/08 12:09:23    362s] <CMD> panPage 0 -1
[05/08 12:09:23    362s] <CMD> zoomBox 276.24400 140.85400 296.46700 151.23900
[05/08 12:09:26    363s] <CMD> panPage -1 0
[05/08 12:09:27    363s] <CMD> zoomBox 258.72550 136.30350 297.46800 156.19900
[05/08 12:09:28    363s] <CMD> panPage -1 0
[05/08 12:09:28    363s] <CMD> zoomBox 233.92450 132.51000 287.54750 160.04700
[05/08 12:09:30    364s] <CMD> panPage -1 0
[05/08 12:09:30    364s] <CMD> panPage -1 0
[05/08 12:09:31    364s] <CMD> zoomBox 179.93550 119.96350 282.66100 172.71600
[05/08 12:09:32    364s] <CMD> zoomBox 133.28350 98.67250 330.07400 199.73050
[05/08 12:09:33    364s] <CMD> zoomBox 79.57800 69.45150 400.02000 234.00800
[05/08 12:09:33    364s] <CMD> panPage -1 0
[05/08 12:09:33    364s] <CMD> panPage -1 0
[05/08 12:09:34    365s] <CMD> zoomBox -37.83800 95.91650 158.95400 196.97500
[05/08 12:09:34    365s] <CMD> zoomBox 19.04350 115.89400 121.77050 168.64750
[05/08 12:09:35    365s] <CMD> zoomBox 48.27400 127.38500 101.89900 154.92300
[05/08 12:09:39    365s] <CMD> zoomBox 27.37400 118.61200 114.69250 163.45250
[05/08 12:09:39    365s] <CMD> zoomBox 57.40050 131.40500 96.14500 151.30150
[05/08 12:09:41    366s] <CMD> zoomBox 35.68900 123.14100 123.01200 167.98400
[05/08 12:09:41    366s] <CMD> zoomBox -12.14450 100.64800 155.14000 186.55350
[05/08 12:09:42    366s] <CMD> zoomBox -77.18300 70.87800 195.21200 210.76100
[05/08 12:21:34    429s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[05/08 12:21:34    429s] Innovus terminated by user interrupt.
[05/08 12:21:34    429s] 
[05/08 12:21:34    429s] *** Memory Usage v#1 (Current mem = 2179.938M, initial mem = 485.867M) ***
[05/08 12:21:34    429s] 
[05/08 12:21:34    429s] *** Summary of all messages that are not suppressed in this session:
[05/08 12:21:34    429s] Severity  ID               Count  Summary                                  
[05/08 12:21:34    429s] WARNING   IMPLF-200            3  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/08 12:21:34    429s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/08 12:21:34    429s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[05/08 12:21:34    429s] WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
[05/08 12:21:34    429s] WARNING   IMPPTN-3837          2  %s command usage without specifying top-...
[05/08 12:21:34    429s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/08 12:21:34    429s] WARNING   IMPEXT-2766         22  The sheet resistance for layer %s is not...
[05/08 12:21:34    429s] WARNING   IMPEXT-2773         11  The via resistance between layers %s and...
[05/08 12:21:34    429s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[05/08 12:21:34    429s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[05/08 12:21:34    429s] WARNING   IMPSYT-3056          1  The type of selected object is wrong, %s...
[05/08 12:21:34    429s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[05/08 12:21:34    429s] WARNING   IMPESI-3086         36  The cell '%s' does not have characterize...
[05/08 12:21:34    429s] WARNING   IMPESI-3311      31298  Pin %s of Cell %s for timing library %s ...
[05/08 12:21:34    429s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[05/08 12:21:34    429s] WARNING   IMPPP-531            2  ViaGen Warning: Due to %s rule violation...
[05/08 12:21:34    429s] WARNING   IMPPP-4022           4  Option "-%s" is obsolete and has been re...
[05/08 12:21:34    429s] WARNING   IMPSR-4302           3  Cap-table/qrcTechFile is found in the de...
[05/08 12:21:34    429s] WARNING   IMPSR-4054           1  Option %s is obsolete. The obsolete opti...
[05/08 12:21:34    429s] WARNING   IMPSR-4053           6  Option %s is obsolete and has been repla...
[05/08 12:21:34    429s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[05/08 12:21:34    429s] WARNING   IMPSR-1003           1  Unknown power domain name %s.            
[05/08 12:21:34    429s] WARNING   IMPOPT-7319          1  setDelayCalMode ignoreNetLoad true detec...
[05/08 12:21:34    429s] WARNING   IMPAFPU-9006         1  Command 'analyzeFloorplan' is obsolete. ...
[05/08 12:21:34    429s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[05/08 12:21:34    429s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/08 12:21:34    429s] WARNING   TA-976               3  Path groups asserted by the group_path c...
[05/08 12:21:34    429s] WARNING   TECHLIB-302         21  No function defined for cell '%s'. The c...
[05/08 12:21:34    429s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/08 12:21:34    429s] *** Message Summary: 31438 warning(s), 2 error(s)
[05/08 12:21:34    429s] 
[05/08 12:21:34    429s] --- Ending "Innovus" (totcpu=0:07:09, real=0:55:00, mem=2179.9M) ---
