// Seed: 1372242362
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri id_3,
    output wor id_4,
    input wire id_5,
    input wor id_6,
    input uwire id_7,
    output wire id_8
);
  assign id_8 = id_1;
  logic [-1 : 1] id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    output wire id_4
);
  parameter id_6 = 1 == 1;
  assign id_4 = id_6 + id_1;
  wire id_7;
  assign id_7 = id_1;
  assign id_4 = id_7;
  wire id_8;
  localparam id_9 = id_6;
  wire id_10;
  assign id_7 = id_8;
  assign id_4 = id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1,
      id_4,
      id_2,
      id_1,
      id_1,
      id_0
  );
endmodule
