Hari Ananthan , Kaushik Roy, A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147020]
N. Aslan. 2008. Application of response surface methodology and central composite rotatable design for modeling and optimization of a multi-gravity separator for chromite concentration. Powder Technol. 185, 1 (2008), 80--86.
B. P. Harish , Navakanta Bhat , Mahesh B. Patil, On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.3, p.606-614, March 2007[doi>10.1109/TCAD.2006.883910]
A. N. Bhoj and N. K. Jha. 2013. Design of logic gates and flip-flops in high-performance FinFET technology. IEEE Trans. VLSI Syst. 21, 11 (2013), 1975--1988.
Sourindra M. Chaudhuri , Niraj K. Jha, 3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.3, p.1-19, April 2014[doi>10.1145/2567670]
M. H. Chiang, K. Kim, C. Tretz, and C. T. Chuang. 2005. Novel high-density low-power logic circuit techniques using DG devices. IEEE Electron. Device Lett. 52, 10 (2005), 2339--2342.
Jung Hwan Choi , Jayathi Murthy , Kaushik Roy, The effect of process variation on device temperature in FinFET circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
W. G. Hunter, G. E. P. Box, and J. S. Hunter. 1978. Statistics for Experimenters: An Introduction to Design, Data Analysis and Model Building. John Wiley and Sons, New York, NY.
Jie Gu , John Keane , Sachin Sapatnekar , Chris H. Kim, Statistical leakage estimation of double gate FinFET devices considering the width quantization property, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.206-209, February 2008[doi>10.1109/TVLSI.2007.909809]
M. Guillorn. 2008. FinFET performance advantage at 22nm: An AC perspective. In Proceedings of the Symposium on VLSI Technology.
H. R. Khan, D. Mamaluy, and D. Vasileska. 2008. 3D NEGF quantum transport simulator for modeling ballistic transport in nano FinFETs. Physics: Conf. Series 107, 1 (2008).
A. Kumar, B. A. Minch, and S. Tiwari. 2004. Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs. In Proceedings of the International SOI Conference.
P. Mishra, A. N. Bhoj, and N. K. Jha. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the IEEE International Symposium on Quality Electronic Design.
Prateek Mishra , Anish Muttreja , Niraj K. Jha, Low-power FinFET circuit synthesis using multiple supply and threshold voltages, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-23, July 2009[doi>10.1145/1543438.1543440]
A. Mutlu and M. Rahman. 2005. Statistical methods for the estimation of process variation effects on circuit operation. IEEE Trans. Electron. Packag. Manufact. 28, 4 (2005), 364--375.
A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the IEEE International Conference on Computer Design. 560--567.
NIST. 2011. Engineering Statistics Handbook. http://www.itl.nist.gov/div898/handbook.
E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C. T. Chuang, K. Bernstein, and R. Puri. 2004. Turning silicon on its edge. IEEE Circuits Devices Mag. 20, 1 (2004), 20--31.
J. Ouyang and Y. Xie. 2008. Power optimization for FinFET based circuits using genetic algorithms. In Proceedings of the IEEE International SOC Conference. 211--214.
X. Shao and Z. Yu. 2005. Nanoscale FinFET simulation: A quasi-3D quantum mechanical model using NEGF. Solid-State Electron. 49, 8 (2005), 1435--1445.
Amith Singhee , Rob A. Rutenbar, From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit Analysis, Proceedings of the 8th International Symposium on Quality Electronic Design, p.685-692, March 26-28, 2007[doi>10.1109/ISQED.2007.79]
Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]
Synopsys. 2011. Sentaurus TCAD Manual. (2011). http://www.synopsys.com.
S. A. Tawfik and V. Kursun. 2007. High speed FinFET domino logic circuits using independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise. In Proceedings of the International Conference on Microelectronics. 175--178.
C. C. Wu, D. W. Lin, and A. Keshavarzi et al. 2010. High performance 22/20nm FinFET CMOS devices with advanced high-k/metal gate scheme. In Proceedings of the IEEE International Electron Devices Meeting. 27.1.1--27.1.4.
S. Xiong and J. Bokor. 2003. Sensitivity of double-gate and FinFET devices to process variations. IEEE Trans. Electron Devices 50 (2003), 2255--2261.
T. Yamashita, V. S. Basker, and T. Standaert et al. 2011. Sub-25nm FinFET with advanced fin formation and short channel effect engineering. In Proceedings of the IEEE Symposium on VLSI Technology. 14--15.
