library IEEE;
use IEEE.std_logic_1164.ALL;

entity rambank is
   port(clk      :in    std_logic;
        write    :in    std_logic;
        in_lines :in    std_logic_vector(WORDS*WORDSIZE downto 0);
        out_lines:out   std_logic_vector(WORDS*WORDSIZE downto 0));
end rambank;





