#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 20 14:28:30 2022
# Process ID: 67132
# Current directory: /home-temp/aluno/Downloads/18/18.runs/synth_1
# Command line: vivado -log low_freq_counter_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source low_freq_counter_test.tcl
# Log file: /home-temp/aluno/Downloads/18/18.runs/synth_1/low_freq_counter_test.vds
# Journal file: /home-temp/aluno/Downloads/18/18.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source low_freq_counter_test.tcl -notrace
Command: synth_design -top low_freq_counter_test -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 67150 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.578 ; gain = 62.988 ; free physical = 814 ; free virtual = 6061
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'low_freq_counter_test' [/home-temp/aluno/Downloads/low_freq_counter_test_b.vhd:41]
INFO: [Synth 8-638] synthesizing module 'debounce_fsmd_arch' [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/debounce_all.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'debounce_fsmd_arch' (1#1) [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/debounce_all.vhd:87]
INFO: [Synth 8-638] synthesizing module 'sync' [/home-temp/aluno/Downloads/sync.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'sync' (2#1) [/home-temp/aluno/Downloads/sync.vhd:28]
INFO: [Synth 8-638] synthesizing module 'low_freq_counter' [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/low_freq_counter.vhd:13]
INFO: [Synth 8-638] synthesizing module 'period_counter' [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/period_counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'period_counter' (3#1) [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/period_counter.vhd:14]
INFO: [Synth 8-638] synthesizing module 'div' [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/div.vhd:19]
	Parameter W bound to: 20 - type: integer 
	Parameter CBIT bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div' (4#1) [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/div.vhd:19]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/bin2bcd.vhd:17]
WARNING: [Synth 8-3936] Found unconnected internal register 'bcd3_tmp_reg' and it is trimmed from '4' to '3' bits. [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/bin2bcd.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (5#1) [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/bin2bcd.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'low_freq_counter' (6#1) [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/low_freq_counter.vhd:13]
INFO: [Synth 8-638] synthesizing module 'disp_hex_mux' [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'disp_hex_mux' (7#1) [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'low_freq_counter_test' (8#1) [/home-temp/aluno/Downloads/low_freq_counter_test_b.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.109 ; gain = 104.520 ; free physical = 827 ; free virtual = 6075
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.109 ; gain = 104.520 ; free physical = 827 ; free virtual = 6075
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]
Finished Parsing XDC File [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/low_freq_counter_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/low_freq_counter_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.312 ; gain = 0.000 ; free physical = 586 ; free virtual = 5836
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1577.312 ; gain = 429.723 ; free physical = 672 ; free virtual = 5923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1577.312 ; gain = 429.723 ; free physical = 672 ; free virtual = 5923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1577.312 ; gain = 429.723 ; free physical = 674 ; free virtual = 5925
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "db_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element q_reg_reg was removed.  [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1577.312 ; gain = 429.723 ; free physical = 665 ; free virtual = 5916
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 8     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce_fsmd_arch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module period_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module low_freq_counter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module disp_hex_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "debounce0/db_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_freq0/prd_count_unit/p_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element disp_mux0/q_reg_reg was removed.  [/home-temp/aluno/Downloads/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:28]
INFO: [Synth 8-3886] merging instance 'low_freq0/div_unit/d_reg_reg[10]' (FDCE) to 'low_freq0/div_unit/d_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'low_freq0/div_unit/d_reg_reg[11]' (FDCE) to 'low_freq0/div_unit/d_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'low_freq0/div_unit/d_reg_reg[12]' (FDCE) to 'low_freq0/div_unit/d_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'low_freq0/div_unit/d_reg_reg[13]' (FDCE) to 'low_freq0/div_unit/d_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'low_freq0/div_unit/d_reg_reg[14]' (FDCE) to 'low_freq0/div_unit/d_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'low_freq0/div_unit/d_reg_reg[15]' (FDCE) to 'low_freq0/div_unit/d_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'low_freq0/div_unit/d_reg_reg[16]' (FDCE) to 'low_freq0/div_unit/d_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'low_freq0/div_unit/d_reg_reg[17]' (FDCE) to 'low_freq0/div_unit/d_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'low_freq0/div_unit/d_reg_reg[18]' (FDCE) to 'low_freq0/div_unit/d_reg_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\low_freq0/div_unit/d_reg_reg[19] )
WARNING: [Synth 8-3332] Sequential element (low_freq0/div_unit/d_reg_reg[19]) is unused and will be removed from module low_freq_counter_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1577.312 ; gain = 429.723 ; free physical = 649 ; free virtual = 5900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1577.312 ; gain = 429.723 ; free physical = 505 ; free virtual = 5756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1579.312 ; gain = 431.723 ; free physical = 494 ; free virtual = 5745
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1587.320 ; gain = 439.730 ; free physical = 492 ; free virtual = 5743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1587.320 ; gain = 439.730 ; free physical = 506 ; free virtual = 5756
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1587.320 ; gain = 439.730 ; free physical = 506 ; free virtual = 5756
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1587.320 ; gain = 439.730 ; free physical = 506 ; free virtual = 5756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1587.320 ; gain = 439.730 ; free physical = 506 ; free virtual = 5756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1587.320 ; gain = 439.730 ; free physical = 506 ; free virtual = 5756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1587.320 ; gain = 439.730 ; free physical = 506 ; free virtual = 5756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |    32|
|4     |LUT2   |    38|
|5     |LUT3   |    63|
|6     |LUT4   |    30|
|7     |LUT5   |    55|
|8     |LUT6   |    86|
|9     |FDCE   |   168|
|10    |IBUF   |     4|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |   512|
|2     |  debounce0        |debounce_fsmd_arch |    91|
|3     |  disp_mux0        |disp_hex_mux       |    35|
|4     |  low_freq0        |low_freq_counter   |   367|
|5     |    bin2bcd_unit   |bin2bcd            |   127|
|6     |    div_unit       |div                |   160|
|7     |    prd_count_unit |period_counter     |    75|
|8     |  sync0            |sync               |     2|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1587.320 ; gain = 439.730 ; free physical = 506 ; free virtual = 5756
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1587.320 ; gain = 114.527 ; free physical = 561 ; free virtual = 5812
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1587.328 ; gain = 439.730 ; free physical = 561 ; free virtual = 5812
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1587.328 ; gain = 453.121 ; free physical = 560 ; free virtual = 5811
INFO: [Common 17-1381] The checkpoint '/home-temp/aluno/Downloads/18/18.runs/synth_1/low_freq_counter_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file low_freq_counter_test_utilization_synth.rpt -pb low_freq_counter_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1611.332 ; gain = 0.000 ; free physical = 560 ; free virtual = 5811
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 14:29:17 2022...
