Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o J:/EE 320/Lab3_EE320_Taylor_Cowley/seven_seg_decode_testbench_isim_beh.exe -prj J:/EE 320/Lab3_EE320_Taylor_Cowley/seven_seg_decode_testbench_beh.prj work.seven_seg_decode_testbench 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Parsing VHDL file "J:/EE 320/Lab3_EE320_Taylor_Cowley/seven_seg_decode.vhd" into library work
Parsing VHDL file "J:/EE 320/Lab3_EE320_Taylor_Cowley/seven_seg_decode_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 151828 KB
Fuse CPU Usage: 763 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture concurrent of entity seven_seg_decode [seven_seg_decode_default]
Compiling architecture testbench of entity seven_seg_decode_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable J:/EE 320/Lab3_EE320_Taylor_Cowley/seven_seg_decode_testbench_isim_beh.exe
Fuse Memory Usage: 195780 KB
Fuse CPU Usage: 1404 ms
