// Seed: 2240752116
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10 = id_2;
  assign id_7 = ~id_4;
  assign id_7[1] = id_4;
  wire id_11;
endmodule
