// Seed: 513159209
module module_0 (
    input wand id_0,
    input supply0 id_1
);
endmodule
module module_1 #(
    parameter id_1 = 32'd79
) (
    input  wand id_0,
    input  tri  _id_1,
    input  wand id_2,
    output tri0 id_3
);
  wire  [1 : id_1  ==  1] id_5;
  logic [ 1 : !  (  1  )] id_6 = (-1 == -1);
  module_0 modCall_1 (
      id_0,
      id_0
  );
  wire id_7;
  logic id_8, id_9, id_10;
  assign id_10 = -1;
endmodule
module module_2 #(
    parameter id_5 = 32'd77
) (
    output tri  id_0,
    input  tri1 id_1,
    input  tri1 id_2
    , _id_5,
    input  tri  id_3
);
  wire [-1 : {  -1  ,  id_5  ,  1  }  ==  -1 'd0] id_6;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = id_1;
  assign id_0 = id_1;
endmodule
