/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] _00_;
  reg [3:0] _01_;
  wire [17:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [20:0] celloutsig_0_21z;
  wire [20:0] celloutsig_0_23z;
  wire [19:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_6z;
  wire [22:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_83z;
  wire [17:0] celloutsig_0_89z;
  wire [3:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_92z;
  wire [7:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [13:0] celloutsig_1_15z;
  wire [27:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [38:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [19:0] _02_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 20'h00000;
    else _02_ <= in_data[29:10];
  assign { _00_[19], celloutsig_0_26z[18:13], _00_[12:0] } = _02_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= in_data[178:175];
  assign celloutsig_0_0z = in_data[35:18] ~^ in_data[85:68];
  assign celloutsig_0_3z = { in_data[92:89], celloutsig_0_2z } ~^ in_data[75:68];
  assign celloutsig_0_4z = celloutsig_0_2z[3:1] ~^ celloutsig_0_3z[3:1];
  assign celloutsig_0_44z = { celloutsig_0_26z[12:4], celloutsig_0_20z } ~^ celloutsig_0_7z[15:0];
  assign celloutsig_0_6z = celloutsig_0_1z[4:2] ~^ _00_[7:5];
  assign celloutsig_0_7z = { celloutsig_0_0z[9:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } ~^ { celloutsig_0_2z[3:1], _00_[19], celloutsig_0_26z[18:13], _00_[12:0] };
  assign celloutsig_0_83z = celloutsig_0_21z[11:9] ~^ celloutsig_0_0z[14:12];
  assign celloutsig_0_8z = celloutsig_0_2z ~^ celloutsig_0_3z[6:3];
  assign celloutsig_0_89z = celloutsig_0_23z[18:1] ~^ { celloutsig_0_26z[18:13], _00_[12:1] };
  assign celloutsig_0_92z = celloutsig_0_44z[11:0] ~^ in_data[83:72];
  assign celloutsig_1_1z = in_data[174:162] ~^ in_data[117:105];
  assign celloutsig_1_2z = { _01_[2:1], _01_ } ~^ celloutsig_1_1z[5:0];
  assign celloutsig_1_3z = celloutsig_1_2z[5:3] ~^ in_data[167:165];
  assign celloutsig_1_5z = in_data[146:137] ~^ in_data[145:136];
  assign celloutsig_1_6z = celloutsig_1_5z[9:1] ~^ in_data[132:124];
  assign celloutsig_1_7z = { in_data[151], celloutsig_1_2z } ~^ celloutsig_1_6z[6:0];
  assign celloutsig_1_8z = { celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z } ~^ { in_data[187:179], celloutsig_1_1z, _01_, celloutsig_1_6z, _01_ };
  assign celloutsig_1_9z = celloutsig_1_5z[8:0] ~^ { celloutsig_1_5z[5:1], _01_ };
  assign celloutsig_1_10z = celloutsig_1_1z[9:2] ~^ celloutsig_1_9z[7:0];
  assign celloutsig_1_12z = { celloutsig_1_8z[19], celloutsig_1_1z } ~^ { celloutsig_1_9z[8:5], celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_7z[7], celloutsig_0_2z } ~^ { celloutsig_0_26z[16:13], _00_[12] };
  assign celloutsig_1_13z = celloutsig_1_8z[25:23] ~^ _01_[2:0];
  assign celloutsig_1_15z = { celloutsig_1_2z[5:1], celloutsig_1_9z } ~^ in_data[181:168];
  assign celloutsig_1_16z = { celloutsig_1_12z[13:3], _01_, celloutsig_1_1z } ~^ { celloutsig_1_5z[8:3], celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_1_18z = celloutsig_1_10z[6:2] ~^ { celloutsig_1_16z[23:22], celloutsig_1_13z };
  assign celloutsig_1_19z = celloutsig_1_8z[17:15] ~^ celloutsig_1_7z[3:1];
  assign celloutsig_0_11z = celloutsig_0_0z[11:4] ~^ { celloutsig_0_26z[17:13], _00_[12:10] };
  assign celloutsig_0_12z = celloutsig_0_0z[6:2] ~^ celloutsig_0_7z[20:16];
  assign celloutsig_0_1z = in_data[36:30] ~^ in_data[32:26];
  assign celloutsig_0_15z = { celloutsig_0_0z[4:3], celloutsig_0_2z, celloutsig_0_8z } ~^ celloutsig_0_7z[13:4];
  assign celloutsig_0_16z = celloutsig_0_2z ~^ celloutsig_0_9z[7:4];
  assign celloutsig_0_18z = celloutsig_0_15z[4:1] ~^ celloutsig_0_7z[8:5];
  assign celloutsig_0_19z = in_data[55:49] ~^ celloutsig_0_11z[7:1];
  assign celloutsig_0_20z = { celloutsig_0_6z, celloutsig_0_18z } ~^ celloutsig_0_0z[6:0];
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_16z } ~^ { celloutsig_0_7z[10], _00_[19], celloutsig_0_26z[18:13], _00_[12:0] };
  assign celloutsig_0_2z = in_data[27:24] ~^ celloutsig_0_0z[3:0];
  assign celloutsig_0_23z = { celloutsig_0_21z[13:5], celloutsig_0_3z, celloutsig_0_8z } ~^ { celloutsig_0_19z[5:3], celloutsig_0_0z };
  assign celloutsig_0_9z[7:4] = celloutsig_0_1z[4:1] ~^ in_data[28:25];
  assign celloutsig_0_17z[8:7] = celloutsig_0_4z[1:0] ~^ celloutsig_0_26z[17:16];
  assign { celloutsig_0_26z[19], celloutsig_0_26z[12:0] } = { _00_[19], _00_[12:0] } ~^ { celloutsig_0_17z[7], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_10z };
  assign { out_data[41:39], out_data[34:32] } = { celloutsig_0_89z[13:11], celloutsig_0_89z[6:4] } ~^ { celloutsig_0_9z[6:4], celloutsig_0_83z };
  assign _00_[18:13] = celloutsig_0_26z[18:13];
  assign celloutsig_0_17z[6:0] = 7'h7f;
  assign celloutsig_0_9z[3:0] = 4'hf;
  assign { out_data[132:128], out_data[98:96], out_data[38:35], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z[10:7], celloutsig_0_92z };
endmodule
