
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\lscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: LAPTOP-QU1A9358

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 8
FID:  path (timestamp)
0        C:\Users\Borna\Documents\Projects\FPGA\Blink\blink.v (2024-07-12 22:31:33)
1        C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\lvdsClk.v (2024-07-12 22:38:45)
7        C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\pll.v (2024-07-12 22:38:12)
2        C:\lscc\diamond\3.13\synpbase\lib\lucent\ecp5u.v (2023-08-10 11:56:40)
3        C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v (2023-08-10 11:56:42)
4        C:\lscc\diamond\3.13\synpbase\lib\vlog\hypermods.v (2023-08-10 09:32:12)
5        C:\lscc\diamond\3.13\synpbase\lib\vlog\scemi_objects.v (2023-08-10 09:32:12)
6        C:\lscc\diamond\3.13\synpbase\lib\vlog\scemi_pipes.svh (2023-08-10 09:32:12)

*******************************************************************
Unchanged modules: 4
MID:  lib.cell.view
0        work.lvdsClk.verilog
1        work.parallelToLvds.verilog
3        work.pll.verilog
2        work.top.verilog
