#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan 23 10:31:20 2025
# Process ID: 43660
# Current directory: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28084 C:\Users\Mark\Desktop\review\VHDL\QAM_Transmitter\QAM_Transmitter.xpr
# Log file: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/vivado.log
# Journal file: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter\vivado.jou
# Running On: DESKTOP-IIQHOR6, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 34282 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at G:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.602 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'QAM_Transmitter_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv_comp
Compiling package fir_compiler_v7_2_17.globals_pkg
Compiling package fir_compiler_v7_2_17.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.file_read [\file_read(file_name="bitstream....]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=24,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=23,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=22,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=21,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=20,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=19,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=17,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=16,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=15,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=29,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv [\fir_compiler_v7_2_17_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17 [\fir_compiler_v7_2_17(c_xdevicef...]
Compiling architecture srrc_filter_arch of entity xil_defaultlib.SRRC_Filter [srrc_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.qam_transmitter_tb
Built simulation snapshot QAM_Transmitter_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1251.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1251.602 ; gain = 0.000
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name SINCOS_GEN
set_property -dict [list CONFIG.Component_Name {SINCOS_GEN} CONFIG.DDS_Clock_Rate {500} CONFIG.Parameter_Entry {System_Parameters} CONFIG.Has_Phase_Out {false} CONFIG.Output_Frequency1 {100} CONFIG.Frequency_Resolution {0.4} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {31} CONFIG.Output_Width {8} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {5} CONFIG.PINC1 {11001100110011001100110011001}] [get_ips SINCOS_GEN]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'SINCOS_GEN' to 'SINCOS_GEN' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/ip/SINCOS_GEN/SINCOS_GEN.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SINCOS_GEN'...
generate_target all [get_files  c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/ip/SINCOS_GEN/SINCOS_GEN.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SINCOS_GEN'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SINCOS_GEN'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'SINCOS_GEN'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'SINCOS_GEN'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SINCOS_GEN'...
catch { config_ip_cache -export [get_ips -all SINCOS_GEN] }
export_ip_user_files -of_objects [get_files c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/ip/SINCOS_GEN/SINCOS_GEN.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/ip/SINCOS_GEN/SINCOS_GEN.xci]
launch_runs SINCOS_GEN_synth_1 -jobs 8
[Thu Jan 23 10:40:54 2025] Launched SINCOS_GEN_synth_1...
Run output will be captured here: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.runs/SINCOS_GEN_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/ip/SINCOS_GEN/SINCOS_GEN.xci] -directory C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.ip_user_files -ipstatic_source_dir C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.cache/compile_simlib/modelsim} {questa=C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.cache/compile_simlib/questa} {riviera=C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.cache/compile_simlib/riviera} {activehdl=C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
INFO: [Vivado 12-12490] The selected simulation model for 'SINCOS_GEN' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/sim/SINCOS_GEN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SINCOS_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SRRC_Filter/sim/SRRC_Filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRRC_Filter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/file_read.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'file_read'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'QAM_Transmitter_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv_comp
Compiling package fir_compiler_v7_2_17.globals_pkg
Compiling package fir_compiler_v7_2_17.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv_comp
Compiling package dds_compiler_v6_0_21.pkg_dds_compiler_v6_0_21
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_21.pkg_betas
Compiling package dds_compiler_v6_0_21.pkg_alphas
Compiling architecture behavioral of entity xil_defaultlib.file_read [\file_read(file_name="bitstream....]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=24,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=23,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=22,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=21,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=20,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=19,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=17,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=16,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=15,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=29,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv [\fir_compiler_v7_2_17_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17 [\fir_compiler_v7_2_17(c_xdevicef...]
Compiling architecture srrc_filter_arch of entity xil_defaultlib.SRRC_Filter [srrc_filter_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_rdy [\dds_compiler_v6_0_21_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.pipe_add [\pipe_add(c_width=31,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_core [\dds_compiler_v6_0_21_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv [\dds_compiler_v6_0_21_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21 [\dds_compiler_v6_0_21(c_xdevicef...]
Compiling architecture sincos_gen_arch of entity xil_defaultlib.SINCOS_GEN [sincos_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.qam_transmitter_tb
Built simulation snapshot QAM_Transmitter_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1251.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Warning: File bitstream.txt could not be opened
on HDL file C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/file_read.vhd line 42
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
ERROR: File bitstream.txt is not open. Cannot call endfile on it
Time: 11 ns  Iteration: 0  Process: /QAM_Transmitter_TB/FS_dut/line__41
  File: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/file_read.vhd

HDL Line: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/file_read.vhd:56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1251.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1251.602 ; gain = 0.000
close [ open C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd w ]
add_files C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'QAM_Transmitter_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 24 elements ; formal 'symbol_i_s_axis_t_data' expects 16 [C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd:88]
ERROR: [VRFC 10-3311] expression has 24 elements ; formal 'symbol_q_s_axis_t_data' expects 16 [C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd:89]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit qam_transmitter_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1289.949 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'QAM_Transmitter_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 17 elements ; expected 16 [C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit qam_transmitter_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1289.949 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv_comp
Compiling package fir_compiler_v7_2_17.globals_pkg
Compiling package fir_compiler_v7_2_17.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv_comp
Compiling package dds_compiler_v6_0_21.pkg_dds_compiler_v6_0_21
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_21.pkg_betas
Compiling package dds_compiler_v6_0_21.pkg_alphas
Compiling architecture behavioral of entity xil_defaultlib.file_read [\file_read(file_name="bitstream....]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=24,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=23,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=22,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=21,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=20,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=19,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=17,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=16,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=15,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=29,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv [\fir_compiler_v7_2_17_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17 [\fir_compiler_v7_2_17(c_xdevicef...]
Compiling architecture srrc_filter_arch of entity xil_defaultlib.SRRC_Filter [srrc_filter_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_rdy [\dds_compiler_v6_0_21_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.pipe_add [\pipe_add(c_width=31,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_core [\dds_compiler_v6_0_21_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv [\dds_compiler_v6_0_21_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21 [\dds_compiler_v6_0_21(c_xdevicef...]
Compiling architecture sincos_gen_arch of entity xil_defaultlib.SINCOS_GEN [sincos_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.mixer [mixer_default]
Compiling architecture behavioral of entity xil_defaultlib.qam_transmitter_tb
Built simulation snapshot QAM_Transmitter_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1289.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
ERROR: Array sizes do not match, left array has 24 elements, right array has 32 elements
Time: 93 ns  Iteration: 0  Process: /QAM_Transmitter_TB/MIXER_DIT/line__40
  File: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd

HDL Line: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd:55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1298.984 ; gain = 9.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
ERROR: Array sizes do not match, left array has 24 elements, right array has 32 elements
Time: 93 ns  Iteration: 0  Process: /QAM_Transmitter_TB/MIXER_DIT/line__40
  File: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd

HDL Line: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd:55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2573.836 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 24 elements, right array has 32 elements
Time: 93 ns  Iteration: 0  Process: /QAM_Transmitter_TB/MIXER_DIT/line__40
  File: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd

HDL Line: C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd:55
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2573.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv_comp
Compiling package fir_compiler_v7_2_17.globals_pkg
Compiling package fir_compiler_v7_2_17.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv_comp
Compiling package dds_compiler_v6_0_21.pkg_dds_compiler_v6_0_21
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_21.pkg_betas
Compiling package dds_compiler_v6_0_21.pkg_alphas
Compiling architecture behavioral of entity xil_defaultlib.file_read [\file_read(file_name="bitstream....]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=24,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=23,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=22,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=21,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=20,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=19,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=17,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=16,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=15,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=29,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv [\fir_compiler_v7_2_17_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17 [\fir_compiler_v7_2_17(c_xdevicef...]
Compiling architecture srrc_filter_arch of entity xil_defaultlib.SRRC_Filter [srrc_filter_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_rdy [\dds_compiler_v6_0_21_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.pipe_add [\pipe_add(c_width=31,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_core [\dds_compiler_v6_0_21_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv [\dds_compiler_v6_0_21_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21 [\dds_compiler_v6_0_21(c_xdevicef...]
Compiling architecture sincos_gen_arch of entity xil_defaultlib.SINCOS_GEN [sincos_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.mixer [mixer_default]
Compiling architecture behavioral of entity xil_defaultlib.qam_transmitter_tb
Built simulation snapshot QAM_Transmitter_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2573.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2573.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv_comp
Compiling package fir_compiler_v7_2_17.globals_pkg
Compiling package fir_compiler_v7_2_17.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv_comp
Compiling package dds_compiler_v6_0_21.pkg_dds_compiler_v6_0_21
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_21.pkg_betas
Compiling package dds_compiler_v6_0_21.pkg_alphas
Compiling architecture behavioral of entity xil_defaultlib.file_read [\file_read(file_name="bitstream....]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=24,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=23,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=22,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=21,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=20,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=19,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=17,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=16,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=15,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=29,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv [\fir_compiler_v7_2_17_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17 [\fir_compiler_v7_2_17(c_xdevicef...]
Compiling architecture srrc_filter_arch of entity xil_defaultlib.SRRC_Filter [srrc_filter_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_rdy [\dds_compiler_v6_0_21_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.pipe_add [\pipe_add(c_width=31,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_core [\dds_compiler_v6_0_21_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv [\dds_compiler_v6_0_21_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21 [\dds_compiler_v6_0_21(c_xdevicef...]
Compiling architecture sincos_gen_arch of entity xil_defaultlib.SINCOS_GEN [sincos_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.mixer [mixer_default]
Compiling architecture behavioral of entity xil_defaultlib.qam_transmitter_tb
Built simulation snapshot QAM_Transmitter_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2573.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2573.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'QAM_Transmitter_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 16 elements ; formal 'm_axis_t_data' expects 32 [C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd:90]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit qam_transmitter_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2573.836 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'QAM_Transmitter_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit qam_transmitter_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [c:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.gen/sources_1/ip/SINCOS_GEN/hdl/axi_utils_v2_0_vh_rfs.vhd:3845]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv_comp
Compiling package fir_compiler_v7_2_17.globals_pkg
Compiling package fir_compiler_v7_2_17.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv_comp
Compiling package dds_compiler_v6_0_21.pkg_dds_compiler_v6_0_21
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_21.pkg_betas
Compiling package dds_compiler_v6_0_21.pkg_alphas
Compiling architecture behavioral of entity xil_defaultlib.file_read [\file_read(file_name="bitstream....]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=24,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=23,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=22,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=21,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=20,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=19,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=17,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=16,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=15,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=29,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv [\fir_compiler_v7_2_17_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17 [\fir_compiler_v7_2_17(c_xdevicef...]
Compiling architecture srrc_filter_arch of entity xil_defaultlib.SRRC_Filter [srrc_filter_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_rdy [\dds_compiler_v6_0_21_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.pipe_add [\pipe_add(c_width=31,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_core [\dds_compiler_v6_0_21_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv [\dds_compiler_v6_0_21_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21 [\dds_compiler_v6_0_21(c_xdevicef...]
Compiling architecture sincos_gen_arch of entity xil_defaultlib.SINCOS_GEN [sincos_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.mixer [mixer_default]
Compiling architecture behavioral of entity xil_defaultlib.qam_transmitter_tb
Built simulation snapshot QAM_Transmitter_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2573.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2573.836 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {6500ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'QAM_Transmitter_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv_comp
Compiling package fir_compiler_v7_2_17.globals_pkg
Compiling package fir_compiler_v7_2_17.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv_comp
Compiling package dds_compiler_v6_0_21.pkg_dds_compiler_v6_0_21
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_21.pkg_betas
Compiling package dds_compiler_v6_0_21.pkg_alphas
Compiling architecture behavioral of entity xil_defaultlib.file_read [\file_read(file_name="bitstream....]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=24,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=23,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=22,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=21,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=20,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=19,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=17,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=16,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=15,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=29,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv [\fir_compiler_v7_2_17_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17 [\fir_compiler_v7_2_17(c_xdevicef...]
Compiling architecture srrc_filter_arch of entity xil_defaultlib.SRRC_Filter [srrc_filter_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_rdy [\dds_compiler_v6_0_21_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.pipe_add [\pipe_add(c_width=31,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_core [\dds_compiler_v6_0_21_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv [\dds_compiler_v6_0_21_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21 [\dds_compiler_v6_0_21(c_xdevicef...]
Compiling architecture sincos_gen_arch of entity xil_defaultlib.SINCOS_GEN [sincos_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.mixer [mixer_default]
Compiling architecture behavioral of entity xil_defaultlib.qam_transmitter_tb
Built simulation snapshot QAM_Transmitter_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2573.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6500ns
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.836 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.836 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2573.836 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {6050ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FIFO_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIFO_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.srcs/sources_1/new/file_write.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'file_write'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.srcs/sim_1/new/FIFO_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_TB_behav xil_defaultlib.FIFO_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_TB_behav xil_defaultlib.FIFO_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.srcs/sim_1/new/FIFO_TB.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fifo_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FIFO_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIFO_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.srcs/sim_1/new/FIFO_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_TB_behav xil_defaultlib.FIFO_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_TB_behav xil_defaultlib.FIFO_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.file_read [\file_read(file_name="bitstream....]
Compiling architecture behavioral of entity xil_defaultlib.file_write [\file_write(file_name="output_te...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_TB_behav -key {Behavioral:sim_1:Functional:FIFO_TB} -tclbatch {FIFO_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source FIFO_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/file_sink.vhd w ]
add_files C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/file_sink.vhd
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/file_sink.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'file_sink'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sim_1/new/QAM_Transmitter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'QAM_Transmitter_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv_comp
Compiling package fir_compiler_v7_2_17.globals_pkg
Compiling package fir_compiler_v7_2_17.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv_comp
Compiling package dds_compiler_v6_0_21.pkg_dds_compiler_v6_0_21
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_21.pkg_betas
Compiling package dds_compiler_v6_0_21.pkg_alphas
Compiling architecture behavioral of entity xil_defaultlib.file_read [\file_read(file_name="bitstream....]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=24,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=23,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=22,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=21,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=20,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=19,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=17,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=16,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=15,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=29,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv [\fir_compiler_v7_2_17_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17 [\fir_compiler_v7_2_17(c_xdevicef...]
Compiling architecture srrc_filter_arch of entity xil_defaultlib.SRRC_Filter [srrc_filter_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_rdy [\dds_compiler_v6_0_21_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.pipe_add [\pipe_add(c_width=31,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_core [\dds_compiler_v6_0_21_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv [\dds_compiler_v6_0_21_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21 [\dds_compiler_v6_0_21(c_xdevicef...]
Compiling architecture sincos_gen_arch of entity xil_defaultlib.SINCOS_GEN [sincos_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.mixer [mixer_default]
Compiling architecture behavioral of entity xil_defaultlib.file_sink [\file_sink(file_name="tx_dat.txt...]
Compiling architecture behavioral of entity xil_defaultlib.qam_transmitter_tb
Built simulation snapshot QAM_Transmitter_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2573.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6050ns
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.836 ; gain = 0.000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.836 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6050ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2573.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QAM_Transmitter_TB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'G:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QAM_Transmitter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim/SRRC_Filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj QAM_Transmitter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.srcs/sources_1/new/file_sink.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'file_sink'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_21 -L fir_compiler_v7_2_17 -L secureip -L xpm --snapshot QAM_Transmitter_TB_behav xil_defaultlib.QAM_Transmitter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv_comp
Compiling package fir_compiler_v7_2_17.globals_pkg
Compiling package fir_compiler_v7_2_17.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv_comp
Compiling package dds_compiler_v6_0_21.pkg_dds_compiler_v6_0_21
Compiling package dds_compiler_v6_0_21.dds_compiler_v6_0_21_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_21.pkg_betas
Compiling package dds_compiler_v6_0_21.pkg_alphas
Compiling architecture behavioral of entity xil_defaultlib.file_read [\file_read(file_name="bitstream....]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=24,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=23,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=22,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=21,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=20,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=19,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=17,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=16,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=15,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=29,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_17.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv [\fir_compiler_v7_2_17_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17 [\fir_compiler_v7_2_17(c_xdevicef...]
Compiling architecture srrc_filter_arch of entity xil_defaultlib.SRRC_Filter [srrc_filter_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_rdy [\dds_compiler_v6_0_21_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.pipe_add [\pipe_add(c_width=31,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_21.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_core [\dds_compiler_v6_0_21_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21_viv [\dds_compiler_v6_0_21_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_21.dds_compiler_v6_0_21 [\dds_compiler_v6_0_21(c_xdevicef...]
Compiling architecture sincos_gen_arch of entity xil_defaultlib.SINCOS_GEN [sincos_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.mixer [mixer_default]
Compiling architecture behavioral of entity xil_defaultlib.file_sink [\file_sink(file_name="tx_dat.txt...]
Compiling architecture behavioral of entity xil_defaultlib.qam_transmitter_tb
Built simulation snapshot QAM_Transmitter_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2573.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mark/Desktop/review/VHDL/QAM_Transmitter/QAM_Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QAM_Transmitter_TB_behav -key {Behavioral:sim_1:Functional:QAM_Transmitter_TB} -tclbatch {QAM_Transmitter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source QAM_Transmitter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6050ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.836 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.836 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QAM_Transmitter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6050ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2573.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 14:16:24 2025...
