

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Sun Jun 30 19:20:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_1_puf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.205|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  437537|  437537|  437537|  437537|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  437536|  437536|       226|          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |     218|     218|        15|         12|          1|    18|    yes   |
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 12, D = 15, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 18 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 3 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:10]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i11 [ 0, %0 ], [ %add_ln10, %Filter2_Loop_end ]" [conv/conv.cpp:10]   --->   Operation 28 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln37_1, %Filter2_Loop_end ]" [conv/conv.cpp:37]   --->   Operation 29 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i9 [ 0, %0 ], [ %select_ln13, %Filter2_Loop_end ]" [conv/conv.cpp:13]   --->   Operation 30 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln37_3, %Filter2_Loop_end ]" [conv/conv.cpp:37]   --->   Operation 31 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 32 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.88ns)   --->   "%icmp_ln10 = icmp eq i11 %indvar_flatten43, -112" [conv/conv.cpp:10]   --->   Operation 33 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.63ns)   --->   "%add_ln10 = add i11 %indvar_flatten43, 1" [conv/conv.cpp:10]   --->   Operation 34 'add' 'add_ln10' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %Filter2_Loop_begin" [conv/conv.cpp:10]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:10]   --->   Operation 36 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %indvar_flatten29, 176" [conv/conv.cpp:13]   --->   Operation 39 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln13, i4 0, i4 %c_0" [conv/conv.cpp:37]   --->   Operation 40 'select' 'select_ln37' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.02ns)   --->   "%select_ln37_1 = select i1 %icmp_ln13, i4 %r, i4 %r_0" [conv/conv.cpp:37]   --->   Operation 41 'select' 'select_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %select_ln37_1 to i8" [conv/conv.cpp:37]   --->   Operation 42 'zext' 'zext_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.36ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln37 = mul i8 %zext_ln37, 11" [conv/conv.cpp:37]   --->   Operation 43 'mul' 'mul_ln37' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln13, true" [conv/conv.cpp:37]   --->   Operation 44 'xor' 'xor_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %f_0, -16" [conv/conv.cpp:16]   --->   Operation 45 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln16, %xor_ln37" [conv/conv.cpp:37]   --->   Operation 46 'and' 'and_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln37, 1" [conv/conv.cpp:13]   --->   Operation 47 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_2)   --->   "%or_ln37 = or i1 %and_ln37, %icmp_ln13" [conv/conv.cpp:37]   --->   Operation 49 'or' 'or_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln37_2 = select i1 %or_ln37, i5 0, i5 %f_0" [conv/conv.cpp:37]   --->   Operation 50 'select' 'select_ln37_2' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.02ns)   --->   "%select_ln37_3 = select i1 %and_ln37, i4 %c, i4 %select_ln37" [conv/conv.cpp:37]   --->   Operation 51 'select' 'select_ln37_3' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i4 %select_ln37_3 to i8" [conv/conv.cpp:37]   --->   Operation 52 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln37 = add i8 %zext_ln37_1, %mul_ln37" [conv/conv.cpp:37]   --->   Operation 53 'add' 'add_ln37' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln37, i4 0)" [conv/conv.cpp:13]   --->   Operation 54 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:17]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:17]   --->   Operation 56 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %select_ln37_2 to i64" [conv/conv.cpp:28]   --->   Operation 57 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i5 %select_ln37_2 to i11" [conv/conv.cpp:37]   --->   Operation 58 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i5 %select_ln37_2 to i12" [conv/conv.cpp:37]   --->   Operation 59 'zext' 'zext_ln37_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %zext_ln37_3, %tmp_2_cast" [conv/conv.cpp:37]   --->   Operation 60 'add' 'add_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i12 %add_ln37_1 to i64" [conv/conv.cpp:37]   --->   Operation 61 'zext' 'zext_ln37_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln37_4" [conv/conv.cpp:37]   --->   Operation 62 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:20]   --->   Operation 63 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:43]   --->   Operation 64 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 17.2>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i5 [ 0, %Filter2_Loop_begin ], [ %add_ln20_1, %Filter1_Loop ]" [conv/conv.cpp:20]   --->   Operation 65 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln20_1, %Filter1_Loop ]" [conv/conv.cpp:20]   --->   Operation 66 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %Filter2_Loop_begin ], [ %select_ln23_3, %Filter1_Loop ]" [conv/conv.cpp:23]   --->   Operation 67 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln23_1, %Filter1_Loop ]" [conv/conv.cpp:23]   --->   Operation 68 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3_2, %Filter1_Loop ]" [conv/conv.cpp:28]   --->   Operation 69 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %add_ln26_2, %Filter1_Loop ]" [conv/conv.cpp:26]   --->   Operation 70 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %wc_0 to i4" [conv/conv.cpp:23]   --->   Operation 71 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %select_ln37_3, %zext_ln23" [conv/conv.cpp:28]   --->   Operation 72 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %indvar_flatten21, -14" [conv/conv.cpp:20]   --->   Operation 73 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.78ns)   --->   "%add_ln20_1 = add i5 %indvar_flatten21, 1" [conv/conv.cpp:20]   --->   Operation 74 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Filter2_Loop_end, label %Filter1_Loop" [conv/conv.cpp:20]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.56ns)   --->   "%wr = add i2 1, %wr_0" [conv/conv.cpp:20]   --->   Operation 76 'add' 'wr' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %indvar_flatten, 6" [conv/conv.cpp:23]   --->   Operation 77 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln20)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.99ns)   --->   "%select_ln20 = select i1 %icmp_ln23, i2 0, i2 %wc_0" [conv/conv.cpp:20]   --->   Operation 78 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.99ns)   --->   "%select_ln20_1 = select i1 %icmp_ln23, i2 %wr, i2 %wr_0" [conv/conv.cpp:20]   --->   Operation 79 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln20_1 to i5" [conv/conv.cpp:28]   --->   Operation 80 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln20_1, i2 0)" [conv/conv.cpp:28]   --->   Operation 81 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i4 %tmp_4 to i5" [conv/conv.cpp:28]   --->   Operation 82 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.73ns)   --->   "%sub_ln28 = sub i5 %zext_ln28_2, %zext_ln28_1" [conv/conv.cpp:28]   --->   Operation 83 'sub' 'sub_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i5 %sub_ln28 to i6" [conv/conv.cpp:28]   --->   Operation 84 'sext' 'sext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %select_ln20_1 to i4" [conv/conv.cpp:20]   --->   Operation 85 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.73ns)   --->   "%add_ln20 = add i4 %zext_ln20, %select_ln37_1" [conv/conv.cpp:20]   --->   Operation 86 'add' 'add_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %add_ln20 to i8" [conv/conv.cpp:28]   --->   Operation 87 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (3.36ns) (grouped into DSP with root node add_ln28_3)   --->   "%mul_ln28 = mul i8 13, %zext_ln28_3" [conv/conv.cpp:28]   --->   Operation 88 'mul' 'mul_ln28' <Predicate = (!icmp_ln20)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln20)   --->   "%xor_ln20 = xor i1 %icmp_ln23, true" [conv/conv.cpp:20]   --->   Operation 89 'xor' 'xor_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.13ns)   --->   "%icmp_ln26 = icmp eq i3 %ch_0_0, -2" [conv/conv.cpp:26]   --->   Operation 90 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln20 = and i1 %icmp_ln26, %xor_ln20" [conv/conv.cpp:20]   --->   Operation 91 'and' 'and_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.56ns)   --->   "%wc = add i2 1, %select_ln20" [conv/conv.cpp:23]   --->   Operation 92 'add' 'wc' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%or_ln23 = or i1 %and_ln20, %icmp_ln23" [conv/conv.cpp:23]   --->   Operation 93 'or' 'or_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %or_ln23, i3 0, i3 %ch_0_0" [conv/conv.cpp:23]   --->   Operation 94 'select' 'select_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %wc to i4" [conv/conv.cpp:23]   --->   Operation 95 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.99ns)   --->   "%select_ln23_1 = select i1 %and_ln20, i2 %wc, i2 %select_ln20" [conv/conv.cpp:23]   --->   Operation 96 'select' 'select_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i2 %select_ln23_1 to i6" [conv/conv.cpp:23]   --->   Operation 97 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln28_1 = add i6 %sext_ln28, %zext_ln23_2" [conv/conv.cpp:28]   --->   Operation 98 'add' 'add_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln28_1, i3 0)" [conv/conv.cpp:28]   --->   Operation 99 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i9 %tmp_1 to i64" [conv/conv.cpp:28]   --->   Operation 100 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln28_1, i1 false)" [conv/conv.cpp:28]   --->   Operation 101 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i7 %tmp_2 to i64" [conv/conv.cpp:28]   --->   Operation 102 'sext' 'sext_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.82ns)   --->   "%sub_ln28_1 = sub i64 %sext_ln28_1, %sext_ln28_2" [conv/conv.cpp:28]   --->   Operation 103 'sub' 'sub_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln28_2 = add i4 %zext_ln23_1, %select_ln37_3" [conv/conv.cpp:28]   --->   Operation 104 'add' 'add_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_2)   --->   "%select_ln20_2 = select i1 %icmp_ln23, i4 %select_ln37_3, i4 %add_ln28" [conv/conv.cpp:20]   --->   Operation 105 'select' 'select_ln20_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln23_2 = select i1 %and_ln20, i4 %add_ln28_2, i4 %select_ln20_2" [conv/conv.cpp:23]   --->   Operation 106 'select' 'select_ln23_2' <Predicate = (!icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i4 %select_ln23_2 to i8" [conv/conv.cpp:28]   --->   Operation 107 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln28_3 = add i8 %mul_ln28, %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 108 'add' 'add_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln28_3, i3 0)" [conv/conv.cpp:28]   --->   Operation 109 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln28_3, i1 false)" [conv/conv.cpp:28]   --->   Operation 110 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i9 %tmp_5 to i11" [conv/conv.cpp:28]   --->   Operation 111 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.63ns)   --->   "%sub_ln28_2 = sub i11 %p_shl_cast, %zext_ln28_5" [conv/conv.cpp:28]   --->   Operation 112 'sub' 'sub_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i3 %select_ln23 to i11" [conv/conv.cpp:28]   --->   Operation 113 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i3 %select_ln23 to i7" [conv/conv.cpp:28]   --->   Operation 114 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i64 %sub_ln28_1 to i7" [conv/conv.cpp:28]   --->   Operation 115 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.87ns)   --->   "%add_ln28_4 = add i7 %trunc_ln28, %zext_ln28_7" [conv/conv.cpp:28]   --->   Operation 116 'add' 'add_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_12_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln28_4, i4 0)" [conv/conv.cpp:28]   --->   Operation 117 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.63ns)   --->   "%add_ln28_5 = add i11 %tmp_12_cast, %zext_ln37_2" [conv/conv.cpp:28]   --->   Operation 118 'add' 'add_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i11 %add_ln28_5 to i64" [conv/conv.cpp:28]   --->   Operation 119 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln28_8" [conv/conv.cpp:28]   --->   Operation 120 'getelementptr' 'conv_weights_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.63ns)   --->   "%add_ln28_6 = add i11 %sub_ln28_2, %zext_ln28_6" [conv/conv.cpp:28]   --->   Operation 121 'add' 'add_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i11 %add_ln28_6 to i64" [conv/conv.cpp:28]   --->   Operation 122 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln28_9" [conv/conv.cpp:28]   --->   Operation 123 'getelementptr' 'input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:28]   --->   Operation 124 'load' 'conv_weights_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:28]   --->   Operation 125 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 126 [1/1] (1.65ns)   --->   "%add_ln26 = add i3 1, %select_ln23" [conv/conv.cpp:26]   --->   Operation 126 'add' 'add_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i3 %add_ln26 to i11" [conv/conv.cpp:28]   --->   Operation 127 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i3 %add_ln26 to i7" [conv/conv.cpp:28]   --->   Operation 128 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i64 %sub_ln28_1 to i7" [conv/conv.cpp:28]   --->   Operation 129 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.87ns)   --->   "%add_ln28_7 = add i7 %trunc_ln28_1, %zext_ln28_11" [conv/conv.cpp:28]   --->   Operation 130 'add' 'add_ln28_7' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln28_9 = add i11 %sub_ln28_2, %zext_ln28_10" [conv/conv.cpp:28]   --->   Operation 131 'add' 'add_ln28_9' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i11 %add_ln28_9 to i64" [conv/conv.cpp:28]   --->   Operation 132 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln28_13" [conv/conv.cpp:28]   --->   Operation 133 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 134 'load' 'input_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i64 %sub_ln28_1 to i7" [conv/conv.cpp:28]   --->   Operation 135 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 136 [1/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:28]   --->   Operation 136 'load' 'conv_weights_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 137 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:28]   --->   Operation 137 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 138 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:28]   --->   Operation 138 'fmul' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_14_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln28_7, i4 0)" [conv/conv.cpp:28]   --->   Operation 139 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.63ns)   --->   "%add_ln28_8 = add i11 %tmp_14_cast, %zext_ln37_2" [conv/conv.cpp:28]   --->   Operation 140 'add' 'add_ln28_8' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i11 %add_ln28_8 to i64" [conv/conv.cpp:28]   --->   Operation 141 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%conv_weights_addr_1 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln28_12" [conv/conv.cpp:28]   --->   Operation 142 'getelementptr' 'conv_weights_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (3.25ns)   --->   "%conv_weights_load_1 = load float* %conv_weights_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 143 'load' 'conv_weights_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 144 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 144 'load' 'input_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 145 [1/1] (1.65ns)   --->   "%add_ln26_1 = add i3 2, %select_ln23" [conv/conv.cpp:26]   --->   Operation 145 'add' 'add_ln26_1' <Predicate = (!icmp_ln20)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i3 %add_ln26_1 to i11" [conv/conv.cpp:28]   --->   Operation 146 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i3 %add_ln26_1 to i7" [conv/conv.cpp:28]   --->   Operation 147 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (1.87ns)   --->   "%add_ln28_10 = add i7 %trunc_ln28_2, %zext_ln28_15" [conv/conv.cpp:28]   --->   Operation 148 'add' 'add_ln28_10' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_16_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln28_10, i4 0)" [conv/conv.cpp:28]   --->   Operation 149 'bitconcatenate' 'tmp_16_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.63ns)   --->   "%add_ln28_11 = add i11 %tmp_16_cast, %zext_ln37_2" [conv/conv.cpp:28]   --->   Operation 150 'add' 'add_ln28_11' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.63ns)   --->   "%add_ln28_12 = add i11 %sub_ln28_2, %zext_ln28_14" [conv/conv.cpp:28]   --->   Operation 151 'add' 'add_ln28_12' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i11 %add_ln28_12 to i64" [conv/conv.cpp:28]   --->   Operation 152 'zext' 'zext_ln28_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln28_17" [conv/conv.cpp:28]   --->   Operation 153 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 154 'load' 'input_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 155 [1/1] (1.73ns)   --->   "%add_ln23_1 = add i4 1, %indvar_flatten" [conv/conv.cpp:23]   --->   Operation 155 'add' 'add_ln23_1' <Predicate = (!icmp_ln20 & !icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 156 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:28]   --->   Operation 156 'fmul' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/2] (3.25ns)   --->   "%conv_weights_load_1 = load float* %conv_weights_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 157 'load' 'conv_weights_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 158 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_load_1, %input_load_1" [conv/conv.cpp:28]   --->   Operation 158 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i11 %add_ln28_11 to i64" [conv/conv.cpp:28]   --->   Operation 159 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%conv_weights_addr_2 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln28_16" [conv/conv.cpp:28]   --->   Operation 160 'getelementptr' 'conv_weights_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 161 [2/2] (3.25ns)   --->   "%conv_weights_load_2 = load float* %conv_weights_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 161 'load' 'conv_weights_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 162 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 162 'load' 'input_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 163 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:28]   --->   Operation 163 'fadd' 'w_sum_3' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_load_1, %input_load_1" [conv/conv.cpp:28]   --->   Operation 164 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/2] (3.25ns)   --->   "%conv_weights_load_2 = load float* %conv_weights_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 165 'load' 'conv_weights_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 166 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_load_2, %input_load_2" [conv/conv.cpp:28]   --->   Operation 166 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 167 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:28]   --->   Operation 167 'fadd' 'w_sum_3' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_load_2, %input_load_2" [conv/conv.cpp:28]   --->   Operation 168 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 169 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:28]   --->   Operation 169 'fadd' 'w_sum_3' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 170 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv/conv.cpp:28]   --->   Operation 170 'fadd' 'w_sum_3' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 171 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 171 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 172 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 172 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 173 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 173 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 174 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 174 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 175 [4/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv/conv.cpp:28]   --->   Operation 175 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (1.65ns)   --->   "%add_ln26_2 = add i3 3, %select_ln23" [conv/conv.cpp:26]   --->   Operation 176 'add' 'add_ln26_2' <Predicate = (!icmp_ln20)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (1.02ns)   --->   "%select_ln23_3 = select i1 %icmp_ln23, i4 1, i4 %add_ln23_1" [conv/conv.cpp:23]   --->   Operation 177 'select' 'select_ln23_3' <Predicate = (!icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 178 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv/conv.cpp:28]   --->   Operation 178 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 179 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv/conv.cpp:28]   --->   Operation 179 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 180 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind"   --->   Operation 181 'speclooptripcount' 'empty' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @W_Col_Loop_Filter1_L)"   --->   Operation 182 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [conv/conv.cpp:27]   --->   Operation 183 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5) nounwind" [conv/conv.cpp:27]   --->   Operation 184 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [conv/conv.cpp:28]   --->   Operation 185 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp_6) nounwind" [conv/conv.cpp:29]   --->   Operation 186 'specregionend' 'empty_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 187 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv/conv.cpp:28]   --->   Operation 187 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:26]   --->   Operation 188 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 18 <SV = 3> <Delay = 3.25>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln28" [conv/conv.cpp:33]   --->   Operation 189 'getelementptr' 'conv_bias_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:33]   --->   Operation 190 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_18 : Operation 191 [1/1] (1.78ns)   --->   "%f = add i5 1, %select_ln37_2" [conv/conv.cpp:16]   --->   Operation 191 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (1.82ns)   --->   "%add_ln13_1 = add i9 1, %indvar_flatten29" [conv/conv.cpp:13]   --->   Operation 192 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.96ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i9 1, i9 %add_ln13_1" [conv/conv.cpp:13]   --->   Operation 193 'select' 'select_ln13' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 4> <Delay = 13.7>
ST_19 : Operation 194 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:33]   --->   Operation 194 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_19 : Operation 195 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2_0, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 195 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 5> <Delay = 10.5>
ST_20 : Operation 196 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2_0, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 196 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 6> <Delay = 10.5>
ST_21 : Operation 197 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2_0, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 197 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 7> <Delay = 15.9>
ST_22 : Operation 198 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2_0, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 198 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 199 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:36]   --->   Operation 199 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 9.66>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast float %w_sum to i32" [conv/conv.cpp:36]   --->   Operation 200 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln36, i32 23, i32 30)" [conv/conv.cpp:36]   --->   Operation 201 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %bitcast_ln36 to i23" [conv/conv.cpp:36]   --->   Operation 202 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (1.55ns)   --->   "%icmp_ln36 = icmp ne i8 %tmp, -1" [conv/conv.cpp:36]   --->   Operation 203 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 204 [1/1] (2.44ns)   --->   "%icmp_ln36_1 = icmp eq i23 %trunc_ln36, 0" [conv/conv.cpp:36]   --->   Operation 204 'icmp' 'icmp_ln36_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln36 = or i1 %icmp_ln36_1, %icmp_ln36" [conv/conv.cpp:36]   --->   Operation 205 'or' 'or_ln36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 206 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:36]   --->   Operation 206 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln36 = and i1 %or_ln36, %tmp_7" [conv/conv.cpp:36]   --->   Operation 207 'and' 'and_ln36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln36, float %w_sum, float 0.000000e+00" [conv/conv.cpp:36]   --->   Operation 208 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 209 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv.cpp:37]   --->   Operation 209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv/conv.cpp:40]   --->   Operation 210 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:16]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000000000000000]
br_ln10             (br               ) [ 011111111111111111111111]
indvar_flatten43    (phi              ) [ 001000000000000000000000]
r_0                 (phi              ) [ 001000000000000000000000]
indvar_flatten29    (phi              ) [ 001111111111111111100000]
c_0                 (phi              ) [ 001000000000000000000000]
f_0                 (phi              ) [ 001000000000000000000000]
icmp_ln10           (icmp             ) [ 001111111111111111111111]
add_ln10            (add              ) [ 011111111111111111111111]
br_ln10             (br               ) [ 000000000000000000000000]
r                   (add              ) [ 000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000]
empty_6             (speclooptripcount) [ 000000000000000000000000]
icmp_ln13           (icmp             ) [ 000111111111111111100000]
select_ln37         (select           ) [ 000000000000000000000000]
select_ln37_1       (select           ) [ 011111111111111111111111]
zext_ln37           (zext             ) [ 000000000000000000000000]
mul_ln37            (mul              ) [ 000000000000000000000000]
xor_ln37            (xor              ) [ 000000000000000000000000]
icmp_ln16           (icmp             ) [ 000000000000000000000000]
and_ln37            (and              ) [ 000000000000000000000000]
c                   (add              ) [ 000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000]
or_ln37             (or               ) [ 000000000000000000000000]
select_ln37_2       (select           ) [ 000111111111111111100000]
select_ln37_3       (select           ) [ 011111111111111111111111]
zext_ln37_1         (zext             ) [ 000000000000000000000000]
add_ln37            (add              ) [ 000000000000000000000000]
tmp_2_cast          (bitconcatenate   ) [ 000000000000000000000000]
specloopname_ln17   (specloopname     ) [ 000000000000000000000000]
tmp_3               (specregionbegin  ) [ 000111111111111111111111]
zext_ln28           (zext             ) [ 000111111111111111100000]
zext_ln37_2         (zext             ) [ 000111111111111111000000]
zext_ln37_3         (zext             ) [ 000000000000000000000000]
add_ln37_1          (add              ) [ 000000000000000000000000]
zext_ln37_4         (zext             ) [ 000000000000000000000000]
conv_out_addr       (getelementptr    ) [ 000111111111111111111111]
br_ln20             (br               ) [ 001111111111111111111111]
ret_ln43            (ret              ) [ 000000000000000000000000]
indvar_flatten21    (phi              ) [ 000100000000000000000000]
wr_0                (phi              ) [ 000100000000000000000000]
indvar_flatten      (phi              ) [ 000110000000000000000000]
wc_0                (phi              ) [ 000100000000000000000000]
w_sum_2_0           (phi              ) [ 000111111100000000111110]
ch_0_0              (phi              ) [ 000100000000000000000000]
zext_ln23           (zext             ) [ 000000000000000000000000]
add_ln28            (add              ) [ 000000000000000000000000]
icmp_ln20           (icmp             ) [ 001111111111111111111111]
add_ln20_1          (add              ) [ 001111111111111111111111]
br_ln20             (br               ) [ 000000000000000000000000]
wr                  (add              ) [ 000000000000000000000000]
icmp_ln23           (icmp             ) [ 000011111111111000000000]
select_ln20         (select           ) [ 000000000000000000000000]
select_ln20_1       (select           ) [ 001111111111111111111111]
zext_ln28_1         (zext             ) [ 000000000000000000000000]
tmp_4               (bitconcatenate   ) [ 000000000000000000000000]
zext_ln28_2         (zext             ) [ 000000000000000000000000]
sub_ln28            (sub              ) [ 000000000000000000000000]
sext_ln28           (sext             ) [ 000000000000000000000000]
zext_ln20           (zext             ) [ 000000000000000000000000]
add_ln20            (add              ) [ 000000000000000000000000]
zext_ln28_3         (zext             ) [ 000000000000000000000000]
mul_ln28            (mul              ) [ 000000000000000000000000]
xor_ln20            (xor              ) [ 000000000000000000000000]
icmp_ln26           (icmp             ) [ 000000000000000000000000]
and_ln20            (and              ) [ 000000000000000000000000]
wc                  (add              ) [ 000000000000000000000000]
or_ln23             (or               ) [ 000000000000000000000000]
select_ln23         (select           ) [ 000011111111111000000000]
zext_ln23_1         (zext             ) [ 000000000000000000000000]
select_ln23_1       (select           ) [ 001111111111111111111111]
zext_ln23_2         (zext             ) [ 000000000000000000000000]
add_ln28_1          (add              ) [ 000000000000000000000000]
tmp_1               (bitconcatenate   ) [ 000000000000000000000000]
sext_ln28_1         (sext             ) [ 000000000000000000000000]
tmp_2               (bitconcatenate   ) [ 000000000000000000000000]
sext_ln28_2         (sext             ) [ 000000000000000000000000]
sub_ln28_1          (sub              ) [ 000000000000000000000000]
add_ln28_2          (add              ) [ 000000000000000000000000]
select_ln20_2       (select           ) [ 000000000000000000000000]
select_ln23_2       (select           ) [ 000000000000000000000000]
zext_ln28_4         (zext             ) [ 000000000000000000000000]
add_ln28_3          (add              ) [ 000000000000000000000000]
p_shl_cast          (bitconcatenate   ) [ 000000000000000000000000]
tmp_5               (bitconcatenate   ) [ 000000000000000000000000]
zext_ln28_5         (zext             ) [ 000000000000000000000000]
sub_ln28_2          (sub              ) [ 000010000000000000000000]
zext_ln28_6         (zext             ) [ 000000000000000000000000]
zext_ln28_7         (zext             ) [ 000000000000000000000000]
trunc_ln28          (trunc            ) [ 000000000000000000000000]
add_ln28_4          (add              ) [ 000000000000000000000000]
tmp_12_cast         (bitconcatenate   ) [ 000000000000000000000000]
add_ln28_5          (add              ) [ 000000000000000000000000]
zext_ln28_8         (zext             ) [ 000000000000000000000000]
conv_weights_addr   (getelementptr    ) [ 000010000000000000000000]
add_ln28_6          (add              ) [ 000000000000000000000000]
zext_ln28_9         (zext             ) [ 000000000000000000000000]
input_addr          (getelementptr    ) [ 000010000000000000000000]
add_ln26            (add              ) [ 000000000000000000000000]
zext_ln28_10        (zext             ) [ 000000000000000000000000]
zext_ln28_11        (zext             ) [ 000000000000000000000000]
trunc_ln28_1        (trunc            ) [ 000000000000000000000000]
add_ln28_7          (add              ) [ 000010000000000000000000]
add_ln28_9          (add              ) [ 000000000000000000000000]
zext_ln28_13        (zext             ) [ 000000000000000000000000]
input_addr_1        (getelementptr    ) [ 000010000000000000000000]
trunc_ln28_2        (trunc            ) [ 000010000000000000000000]
conv_weights_load   (load             ) [ 000001000000000000000000]
input_load          (load             ) [ 000001000000000000000000]
tmp_14_cast         (bitconcatenate   ) [ 000000000000000000000000]
add_ln28_8          (add              ) [ 000000000000000000000000]
zext_ln28_12        (zext             ) [ 000000000000000000000000]
conv_weights_addr_1 (getelementptr    ) [ 000001000000000000000000]
input_load_1        (load             ) [ 000001100000000000000000]
add_ln26_1          (add              ) [ 000000000000000000000000]
zext_ln28_14        (zext             ) [ 000000000000000000000000]
zext_ln28_15        (zext             ) [ 000000000000000000000000]
add_ln28_10         (add              ) [ 000000000000000000000000]
tmp_16_cast         (bitconcatenate   ) [ 000000000000000000000000]
add_ln28_11         (add              ) [ 000001000000000000000000]
add_ln28_12         (add              ) [ 000000000000000000000000]
zext_ln28_17        (zext             ) [ 000000000000000000000000]
input_addr_2        (getelementptr    ) [ 000001000000000000000000]
add_ln23_1          (add              ) [ 000001111111111000000000]
tmp_s               (fmul             ) [ 000000111100000000000000]
conv_weights_load_1 (load             ) [ 000000100000000000000000]
zext_ln28_16        (zext             ) [ 000000000000000000000000]
conv_weights_addr_2 (getelementptr    ) [ 000000100000000000000000]
input_load_2        (load             ) [ 000000110000000000000000]
tmp_1_1             (fmul             ) [ 000000011111110000000000]
conv_weights_load_2 (load             ) [ 000000010000000000000000]
tmp_1_2             (fmul             ) [ 000111001111111111000000]
w_sum_3             (fadd             ) [ 000000000011110000000000]
w_sum_3_1           (fadd             ) [ 000111000000001111000000]
add_ln26_2          (add              ) [ 001111000000000111111111]
select_ln23_3       (select           ) [ 001111000000000111111111]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000]
empty               (speclooptripcount) [ 000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000]
specloopname_ln27   (specloopname     ) [ 000000000000000000000000]
tmp_6               (specregionbegin  ) [ 000000000000000000000000]
specpipeline_ln28   (specpipeline     ) [ 000000000000000000000000]
empty_4             (specregionend    ) [ 000000000000000000000000]
w_sum_3_2           (fadd             ) [ 001111111111111111111111]
br_ln26             (br               ) [ 001111111111111111111111]
conv_bias_addr      (getelementptr    ) [ 000000000000000000010000]
f                   (add              ) [ 011000000000000000011111]
add_ln13_1          (add              ) [ 000000000000000000000000]
select_ln13         (select           ) [ 011000000000000000011111]
conv_bias_load      (load             ) [ 000000000000000000001110]
w_sum               (fadd             ) [ 000000000000000000000001]
bitcast_ln36        (bitcast          ) [ 000000000000000000000000]
tmp                 (partselect       ) [ 000000000000000000000000]
trunc_ln36          (trunc            ) [ 000000000000000000000000]
icmp_ln36           (icmp             ) [ 000000000000000000000000]
icmp_ln36_1         (icmp             ) [ 000000000000000000000000]
or_ln36             (or               ) [ 000000000000000000000000]
tmp_7               (fcmp             ) [ 000000000000000000000000]
and_ln36            (and              ) [ 000000000000000000000000]
w_sum_1             (select           ) [ 000000000000000000000000]
store_ln37          (store            ) [ 000000000000000000000000]
empty_5             (specregionend    ) [ 000000000000000000000000]
br_ln16             (br               ) [ 011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Filter1_L"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="conv_out_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="conv_weights_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="11" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_load/3 conv_weights_load_1/4 conv_weights_load_2/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="165" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
<pin id="167" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_1/3 input_load_2/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="input_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="conv_weights_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr_1/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="input_addr_2_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="11" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="conv_weights_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr_2/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="conv_bias_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="2"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_bias_addr/18 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_load/18 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln37_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="7"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/23 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten43_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="1"/>
<pin id="213" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten43_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="11" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="r_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="r_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="indvar_flatten29_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="1"/>
<pin id="235" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvar_flatten29_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="9" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="c_0_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="c_0_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="f_0_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="1"/>
<pin id="258" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="f_0_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="5" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="indvar_flatten21_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="1"/>
<pin id="269" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="indvar_flatten21_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="wr_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="1"/>
<pin id="280" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="wr_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="2" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="289" class="1005" name="indvar_flatten_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="indvar_flatten_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="4" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="301" class="1005" name="wc_0_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="1"/>
<pin id="303" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="wc_0_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="2" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="312" class="1005" name="w_sum_2_0_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="w_sum_2_0_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="32" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/3 "/>
</bind>
</comp>

<comp id="324" class="1005" name="ch_0_0_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="1"/>
<pin id="326" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="ch_0_0_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="3" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/6 w_sum_3_1/10 w_sum_3_2/14 w_sum/19 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 tmp_1_1/5 tmp_1_2/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/22 "/>
</bind>
</comp>

<comp id="353" class="1005" name="reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_load conv_weights_load_1 conv_weights_load_2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_1 w_sum "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln10_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln10_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="r_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln13_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="0" index="1" bw="9" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln37_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln37_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="0" index="2" bw="4" slack="0"/>
<pin id="405" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln37_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="xor_ln37_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln16_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="and_ln37_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="c_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln37_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln37_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="5" slack="0"/>
<pin id="447" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln37_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="0" index="2" bw="4" slack="0"/>
<pin id="455" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_3/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln37_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_2_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="12" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln28_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln37_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln37_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_3/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln37_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="12" slack="0"/>
<pin id="485" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln37_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln23_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln28_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="1"/>
<pin id="499" dir="0" index="1" bw="2" slack="0"/>
<pin id="500" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln20_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln20_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="wr_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln23_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln20_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="2" slack="0"/>
<pin id="530" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln20_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="0" index="2" bw="2" slack="0"/>
<pin id="538" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln28_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_4_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="2" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln28_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sub_ln28_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="0" index="1" bw="2" slack="0"/>
<pin id="561" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln28_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln20_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln20_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="1"/>
<pin id="575" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln28_3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln20_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln26_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="and_ln20_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="wc_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="2" slack="0"/>
<pin id="602" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln23_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln23_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="3" slack="0"/>
<pin id="615" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln23_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln23_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="0" index="2" bw="2" slack="0"/>
<pin id="627" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln23_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln28_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="0" index="1" bw="2" slack="0"/>
<pin id="638" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="9" slack="0"/>
<pin id="643" dir="0" index="1" bw="6" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln28_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="9" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="0" index="1" bw="6" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln28_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_2/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sub_ln28_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="9" slack="0"/>
<pin id="667" dir="0" index="1" bw="7" slack="0"/>
<pin id="668" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28_1/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln28_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="0"/>
<pin id="673" dir="0" index="1" bw="4" slack="1"/>
<pin id="674" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln20_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="1"/>
<pin id="679" dir="0" index="2" bw="4" slack="0"/>
<pin id="680" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_2/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln23_2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="4" slack="0"/>
<pin id="686" dir="0" index="2" bw="4" slack="0"/>
<pin id="687" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln28_4_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="0"/>
<pin id="693" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_shl_cast_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="0" index="2" bw="1" slack="0"/>
<pin id="699" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_5_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="9" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="0"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln28_5_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="9" slack="0"/>
<pin id="711" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sub_ln28_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="0"/>
<pin id="715" dir="0" index="1" bw="9" slack="0"/>
<pin id="716" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28_2/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln28_6_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="0"/>
<pin id="721" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln28_7_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="0"/>
<pin id="725" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="trunc_ln28_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="0"/>
<pin id="729" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln28_4_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="0"/>
<pin id="733" dir="0" index="1" bw="3" slack="0"/>
<pin id="734" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_12_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="11" slack="0"/>
<pin id="739" dir="0" index="1" bw="7" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln28_5_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="0"/>
<pin id="747" dir="0" index="1" bw="5" slack="1"/>
<pin id="748" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln28_8_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="11" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln28_6_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="0"/>
<pin id="757" dir="0" index="1" bw="3" slack="0"/>
<pin id="758" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln28_9_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="11" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln26_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="3" slack="0"/>
<pin id="769" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln28_10_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="0"/>
<pin id="774" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln28_11_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="3" slack="0"/>
<pin id="778" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln28_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="10" slack="0"/>
<pin id="782" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln28_7_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="7" slack="0"/>
<pin id="786" dir="0" index="1" bw="3" slack="0"/>
<pin id="787" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln28_9_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="11" slack="0"/>
<pin id="792" dir="0" index="1" bw="3" slack="0"/>
<pin id="793" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln28_13_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="11" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_13/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln28_2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_14_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="11" slack="0"/>
<pin id="807" dir="0" index="1" bw="7" slack="1"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_cast/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln28_8_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="11" slack="0"/>
<pin id="814" dir="0" index="1" bw="5" slack="2"/>
<pin id="815" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln28_12_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="11" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_12/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="add_ln26_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="3" slack="0"/>
<pin id="824" dir="0" index="1" bw="3" slack="1"/>
<pin id="825" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/4 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln28_14_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="0"/>
<pin id="829" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_14/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln28_15_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="3" slack="0"/>
<pin id="833" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_15/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln28_10_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="1"/>
<pin id="837" dir="0" index="1" bw="3" slack="0"/>
<pin id="838" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_10/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_16_cast_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="11" slack="0"/>
<pin id="842" dir="0" index="1" bw="7" slack="0"/>
<pin id="843" dir="0" index="2" bw="1" slack="0"/>
<pin id="844" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_cast/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln28_11_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="11" slack="0"/>
<pin id="850" dir="0" index="1" bw="5" slack="2"/>
<pin id="851" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_11/4 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln28_12_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="11" slack="1"/>
<pin id="855" dir="0" index="1" bw="3" slack="0"/>
<pin id="856" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_12/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln28_17_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="11" slack="0"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_17/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln23_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="4" slack="1"/>
<pin id="866" dir="1" index="2" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln28_16_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="1"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_16/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="add_ln26_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="0"/>
<pin id="875" dir="0" index="1" bw="3" slack="11"/>
<pin id="876" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/14 "/>
</bind>
</comp>

<comp id="878" class="1004" name="select_ln23_3_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="11"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="0" index="2" bw="4" slack="10"/>
<pin id="882" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_3/14 "/>
</bind>
</comp>

<comp id="884" class="1004" name="f_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="5" slack="2"/>
<pin id="887" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/18 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln13_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="9" slack="2"/>
<pin id="892" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/18 "/>
</bind>
</comp>

<comp id="895" class="1004" name="select_ln13_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="2"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="0" index="2" bw="9" slack="0"/>
<pin id="899" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/18 "/>
</bind>
</comp>

<comp id="902" class="1004" name="bitcast_ln36_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/23 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="0"/>
<pin id="909" dir="0" index="2" bw="6" slack="0"/>
<pin id="910" dir="0" index="3" bw="6" slack="0"/>
<pin id="911" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="916" class="1004" name="trunc_ln36_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/23 "/>
</bind>
</comp>

<comp id="920" class="1004" name="icmp_ln36_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/23 "/>
</bind>
</comp>

<comp id="926" class="1004" name="icmp_ln36_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="23" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/23 "/>
</bind>
</comp>

<comp id="932" class="1004" name="or_ln36_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/23 "/>
</bind>
</comp>

<comp id="938" class="1004" name="and_ln36_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36/23 "/>
</bind>
</comp>

<comp id="944" class="1004" name="w_sum_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="1"/>
<pin id="947" dir="0" index="2" bw="32" slack="0"/>
<pin id="948" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/23 "/>
</bind>
</comp>

<comp id="953" class="1007" name="grp_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="0"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="0" index="2" bw="4" slack="0"/>
<pin id="957" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln37/2 add_ln37/2 "/>
</bind>
</comp>

<comp id="962" class="1007" name="grp_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="0"/>
<pin id="964" dir="0" index="1" bw="4" slack="0"/>
<pin id="965" dir="0" index="2" bw="4" slack="0"/>
<pin id="966" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28/3 add_ln28_3/3 "/>
</bind>
</comp>

<comp id="972" class="1005" name="icmp_ln10_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln10_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="11" slack="0"/>
<pin id="978" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="981" class="1005" name="icmp_ln13_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="2"/>
<pin id="983" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="986" class="1005" name="select_ln37_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="4" slack="0"/>
<pin id="988" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="select_ln37_2_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="5" slack="2"/>
<pin id="994" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln37_2 "/>
</bind>
</comp>

<comp id="997" class="1005" name="select_ln37_3_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="0"/>
<pin id="999" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_3 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="zext_ln28_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="64" slack="2"/>
<pin id="1007" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="zext_ln37_2_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="11" slack="1"/>
<pin id="1012" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37_2 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="conv_out_addr_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="11" slack="7"/>
<pin id="1019" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1022" class="1005" name="icmp_ln20_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="add_ln20_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="5" slack="0"/>
<pin id="1028" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="icmp_ln23_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="1"/>
<pin id="1033" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="select_ln20_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="2" slack="0"/>
<pin id="1038" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln20_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="select_ln23_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="3" slack="1"/>
<pin id="1043" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="select_ln23_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="2" slack="0"/>
<pin id="1049" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln23_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="sub_ln28_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="11" slack="1"/>
<pin id="1054" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln28_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="conv_weights_addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="10" slack="1"/>
<pin id="1059" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr "/>
</bind>
</comp>

<comp id="1062" class="1005" name="input_addr_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="10" slack="1"/>
<pin id="1064" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1067" class="1005" name="add_ln28_7_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="7" slack="1"/>
<pin id="1069" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_7 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="input_addr_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="10" slack="1"/>
<pin id="1074" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="trunc_ln28_2_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="7" slack="1"/>
<pin id="1079" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_2 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="conv_weights_addr_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="10" slack="1"/>
<pin id="1084" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr_1 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="input_load_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="add_ln28_11_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="11" slack="1"/>
<pin id="1094" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_11 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="input_addr_2_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="10" slack="1"/>
<pin id="1099" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="add_ln23_1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="4" slack="10"/>
<pin id="1104" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_s_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1112" class="1005" name="conv_weights_addr_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="10" slack="1"/>
<pin id="1114" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr_2 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="tmp_1_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="4"/>
<pin id="1119" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp_1_2_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="7"/>
<pin id="1124" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="add_ln26_2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="3" slack="1"/>
<pin id="1129" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="select_ln23_3_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="4" slack="1"/>
<pin id="1134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_3 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="w_sum_3_2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="conv_bias_addr_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="4" slack="1"/>
<pin id="1144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_addr "/>
</bind>
</comp>

<comp id="1147" class="1005" name="f_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="5" slack="1"/>
<pin id="1149" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1152" class="1005" name="select_ln13_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="9" slack="1"/>
<pin id="1154" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="conv_bias_load_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="1"/>
<pin id="1159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="131" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="138" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="58" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="312" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="200" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="145" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="151" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="335" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="145" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="361"><net_src comp="151" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="366"><net_src comp="335" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="373"><net_src comp="215" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="215" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="24" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="226" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="237" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="16" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="249" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="387" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="381" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="226" pin="4"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="387" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="40" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="260" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="413" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="393" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="26" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="425" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="387" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="20" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="260" pin="4"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="425" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="431" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="393" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="16" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="443" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="443" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="443" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="463" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="496"><net_src comp="305" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="271" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="60" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="271" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="62" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="64" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="282" pin="4"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="293" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="66" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="54" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="305" pin="4"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="520" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="514" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="282" pin="4"/><net_sink comp="534" pin=2"/></net>

<net id="545"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="534" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="546" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="542" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="534" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="520" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="40" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="328" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="581" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="64" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="526" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="593" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="520" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="58" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="328" pin="4"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="599" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="593" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="599" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="526" pin="3"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="564" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="74" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="58" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="76" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="635" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="78" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="649" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="619" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="681"><net_src comp="520" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="497" pin="2"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="593" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="671" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="676" pin="3"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="683" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="80" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="58" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="82" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="78" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="712"><net_src comp="702" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="695" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="709" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="611" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="611" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="665" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="723" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="84" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="16" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="749"><net_src comp="737" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="759"><net_src comp="713" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="719" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="770"><net_src comp="86" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="611" pin="3"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="766" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="665" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="776" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="713" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="772" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="804"><net_src comp="665" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="84" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="16" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="816"><net_src comp="805" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="812" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="826"><net_src comp="88" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="822" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="822" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="84" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="835" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="16" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="852"><net_src comp="840" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="827" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="853" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="867"><net_src comp="26" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="289" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="869" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="877"><net_src comp="90" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="883"><net_src comp="26" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="62" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="112" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="233" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="900"><net_src comp="112" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="901"><net_src comp="889" pin="2"/><net_sink comp="895" pin=2"/></net>

<net id="905"><net_src comp="363" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="912"><net_src comp="114" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="116" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="915"><net_src comp="118" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="919"><net_src comp="902" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="906" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="120" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="916" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="122" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="926" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="920" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="347" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="949"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="363" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="56" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="952"><net_src comp="944" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="958"><net_src comp="409" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="38" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="459" pin="1"/><net_sink comp="953" pin=2"/></net>

<net id="961"><net_src comp="953" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="967"><net_src comp="70" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="577" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="691" pin="1"/><net_sink comp="962" pin=2"/></net>

<net id="970"><net_src comp="962" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="971"><net_src comp="962" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="975"><net_src comp="369" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="375" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="984"><net_src comp="387" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="989"><net_src comp="401" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="995"><net_src comp="443" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1000"><net_src comp="451" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1003"><net_src comp="997" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1004"><net_src comp="997" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1008"><net_src comp="470" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1013"><net_src comp="474" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1020"><net_src comp="124" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="1025"><net_src comp="502" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="508" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1034"><net_src comp="520" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1039"><net_src comp="534" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1044"><net_src comp="611" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1050"><net_src comp="623" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1055"><net_src comp="713" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1060"><net_src comp="131" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="1065"><net_src comp="138" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1070"><net_src comp="784" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1075"><net_src comp="157" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1080"><net_src comp="801" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1085"><net_src comp="169" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="1090"><net_src comp="151" pin="7"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1095"><net_src comp="848" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1100"><net_src comp="177" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1105"><net_src comp="863" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="1110"><net_src comp="341" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1115"><net_src comp="185" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="1120"><net_src comp="341" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1125"><net_src comp="341" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1130"><net_src comp="873" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1135"><net_src comp="878" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1140"><net_src comp="335" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1145"><net_src comp="193" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1150"><net_src comp="884" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1155"><net_src comp="895" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1160"><net_src comp="200" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="335" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {23 }
 - Input state : 
	Port: conv : input_r | {3 4 5 }
	Port: conv : conv_weights | {3 4 5 6 }
	Port: conv : conv_bias | {18 19 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		r : 1
		icmp_ln13 : 1
		select_ln37 : 2
		select_ln37_1 : 2
		zext_ln37 : 3
		mul_ln37 : 4
		xor_ln37 : 2
		icmp_ln16 : 1
		and_ln37 : 2
		c : 3
		or_ln37 : 2
		select_ln37_2 : 2
		select_ln37_3 : 2
		zext_ln37_1 : 3
		add_ln37 : 4
		tmp_2_cast : 5
		zext_ln28 : 3
		zext_ln37_2 : 3
		zext_ln37_3 : 3
		add_ln37_1 : 6
		zext_ln37_4 : 7
		conv_out_addr : 8
	State 3
		zext_ln23 : 1
		add_ln28 : 2
		icmp_ln20 : 1
		add_ln20_1 : 1
		br_ln20 : 2
		wr : 1
		icmp_ln23 : 1
		select_ln20 : 2
		select_ln20_1 : 2
		zext_ln28_1 : 3
		tmp_4 : 3
		zext_ln28_2 : 4
		sub_ln28 : 5
		sext_ln28 : 6
		zext_ln20 : 3
		add_ln20 : 4
		zext_ln28_3 : 5
		mul_ln28 : 6
		xor_ln20 : 2
		icmp_ln26 : 1
		and_ln20 : 2
		wc : 3
		or_ln23 : 2
		select_ln23 : 2
		zext_ln23_1 : 4
		select_ln23_1 : 2
		zext_ln23_2 : 3
		add_ln28_1 : 7
		tmp_1 : 8
		sext_ln28_1 : 9
		tmp_2 : 8
		sext_ln28_2 : 9
		sub_ln28_1 : 10
		add_ln28_2 : 5
		select_ln20_2 : 3
		select_ln23_2 : 6
		zext_ln28_4 : 7
		add_ln28_3 : 8
		p_shl_cast : 9
		tmp_5 : 9
		zext_ln28_5 : 10
		sub_ln28_2 : 11
		zext_ln28_6 : 3
		zext_ln28_7 : 3
		trunc_ln28 : 11
		add_ln28_4 : 12
		tmp_12_cast : 13
		add_ln28_5 : 14
		zext_ln28_8 : 15
		conv_weights_addr : 16
		add_ln28_6 : 12
		zext_ln28_9 : 13
		input_addr : 14
		conv_weights_load : 17
		input_load : 15
		add_ln26 : 3
		zext_ln28_10 : 4
		zext_ln28_11 : 4
		trunc_ln28_1 : 11
		add_ln28_7 : 12
		add_ln28_9 : 12
		zext_ln28_13 : 13
		input_addr_1 : 14
		input_load_1 : 15
		trunc_ln28_2 : 11
	State 4
		tmp_s : 1
		add_ln28_8 : 1
		zext_ln28_12 : 2
		conv_weights_addr_1 : 3
		conv_weights_load_1 : 4
		zext_ln28_14 : 1
		zext_ln28_15 : 1
		add_ln28_10 : 2
		tmp_16_cast : 3
		add_ln28_11 : 4
		add_ln28_12 : 2
		zext_ln28_17 : 3
		input_addr_2 : 4
		input_load_2 : 5
	State 5
		tmp_1_1 : 1
		conv_weights_addr_2 : 1
		conv_weights_load_2 : 2
	State 6
		tmp_1_2 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		empty_4 : 1
	State 18
		conv_bias_load : 1
		select_ln13 : 1
	State 19
		w_sum : 1
	State 20
	State 21
	State 22
		tmp_7 : 1
	State 23
		tmp : 1
		trunc_ln36 : 1
		icmp_ln36 : 2
		icmp_ln36_1 : 2
		or_ln36 : 3
		and_ln36 : 3
		w_sum_1 : 3
		store_ln37 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_335      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_341      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_375   |    0    |    0    |    13   |
|          |       r_fu_381       |    0    |    0    |    13   |
|          |       c_fu_431       |    0    |    0    |    13   |
|          |   add_ln37_1_fu_482  |    0    |    0    |    12   |
|          |    add_ln28_fu_497   |    0    |    0    |    13   |
|          |   add_ln20_1_fu_508  |    0    |    0    |    15   |
|          |       wr_fu_514      |    0    |    0    |    10   |
|          |    add_ln20_fu_572   |    0    |    0    |    13   |
|          |       wc_fu_599      |    0    |    0    |    10   |
|          |   add_ln28_1_fu_635  |    0    |    0    |    15   |
|          |   add_ln28_2_fu_671  |    0    |    0    |    13   |
|          |   add_ln28_4_fu_731  |    0    |    0    |    15   |
|    add   |   add_ln28_5_fu_745  |    0    |    0    |    13   |
|          |   add_ln28_6_fu_755  |    0    |    0    |    13   |
|          |    add_ln26_fu_766   |    0    |    0    |    12   |
|          |   add_ln28_7_fu_784  |    0    |    0    |    15   |
|          |   add_ln28_9_fu_790  |    0    |    0    |    13   |
|          |   add_ln28_8_fu_812  |    0    |    0    |    13   |
|          |   add_ln26_1_fu_822  |    0    |    0    |    12   |
|          |  add_ln28_10_fu_835  |    0    |    0    |    15   |
|          |  add_ln28_11_fu_848  |    0    |    0    |    13   |
|          |  add_ln28_12_fu_853  |    0    |    0    |    13   |
|          |   add_ln23_1_fu_863  |    0    |    0    |    13   |
|          |   add_ln26_2_fu_873  |    0    |    0    |    12   |
|          |       f_fu_884       |    0    |    0    |    15   |
|          |   add_ln13_1_fu_889  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_347      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_369   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_387   |    0    |    0    |    13   |
|          |   icmp_ln16_fu_419   |    0    |    0    |    11   |
|   icmp   |   icmp_ln20_fu_502   |    0    |    0    |    11   |
|          |   icmp_ln23_fu_520   |    0    |    0    |    9    |
|          |   icmp_ln26_fu_587   |    0    |    0    |    9    |
|          |   icmp_ln36_fu_920   |    0    |    0    |    11   |
|          |  icmp_ln36_1_fu_926  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln37_fu_393  |    0    |    0    |    4    |
|          | select_ln37_1_fu_401 |    0    |    0    |    4    |
|          | select_ln37_2_fu_443 |    0    |    0    |    5    |
|          | select_ln37_3_fu_451 |    0    |    0    |    4    |
|          |  select_ln20_fu_526  |    0    |    0    |    2    |
|          | select_ln20_1_fu_534 |    0    |    0    |    2    |
|  select  |  select_ln23_fu_611  |    0    |    0    |    3    |
|          | select_ln23_1_fu_623 |    0    |    0    |    2    |
|          | select_ln20_2_fu_676 |    0    |    0    |    4    |
|          | select_ln23_2_fu_683 |    0    |    0    |    4    |
|          | select_ln23_3_fu_878 |    0    |    0    |    4    |
|          |  select_ln13_fu_895  |    0    |    0    |    9    |
|          |    w_sum_1_fu_944    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln28_fu_558   |    0    |    0    |    13   |
|    sub   |   sub_ln28_1_fu_665  |    0    |    0    |    15   |
|          |   sub_ln28_2_fu_713  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln37_fu_425   |    0    |    0    |    2    |
|    and   |    and_ln20_fu_593   |    0    |    0    |    2    |
|          |    and_ln36_fu_938   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln37_fu_437    |    0    |    0    |    2    |
|    or    |    or_ln23_fu_605    |    0    |    0    |    2    |
|          |    or_ln36_fu_932    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln37_fu_413   |    0    |    0    |    2    |
|          |    xor_ln20_fu_581   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_953      |    1    |    0    |    0    |
|          |      grp_fu_962      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln37_fu_409   |    0    |    0    |    0    |
|          |  zext_ln37_1_fu_459  |    0    |    0    |    0    |
|          |   zext_ln28_fu_470   |    0    |    0    |    0    |
|          |  zext_ln37_2_fu_474  |    0    |    0    |    0    |
|          |  zext_ln37_3_fu_478  |    0    |    0    |    0    |
|          |  zext_ln37_4_fu_488  |    0    |    0    |    0    |
|          |   zext_ln23_fu_493   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_542  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_554  |    0    |    0    |    0    |
|          |   zext_ln20_fu_568   |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_577  |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_619  |    0    |    0    |    0    |
|          |  zext_ln23_2_fu_631  |    0    |    0    |    0    |
|   zext   |  zext_ln28_4_fu_691  |    0    |    0    |    0    |
|          |  zext_ln28_5_fu_709  |    0    |    0    |    0    |
|          |  zext_ln28_6_fu_719  |    0    |    0    |    0    |
|          |  zext_ln28_7_fu_723  |    0    |    0    |    0    |
|          |  zext_ln28_8_fu_750  |    0    |    0    |    0    |
|          |  zext_ln28_9_fu_761  |    0    |    0    |    0    |
|          |  zext_ln28_10_fu_772 |    0    |    0    |    0    |
|          |  zext_ln28_11_fu_776 |    0    |    0    |    0    |
|          |  zext_ln28_13_fu_796 |    0    |    0    |    0    |
|          |  zext_ln28_12_fu_817 |    0    |    0    |    0    |
|          |  zext_ln28_14_fu_827 |    0    |    0    |    0    |
|          |  zext_ln28_15_fu_831 |    0    |    0    |    0    |
|          |  zext_ln28_17_fu_858 |    0    |    0    |    0    |
|          |  zext_ln28_16_fu_869 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_2_cast_fu_463  |    0    |    0    |    0    |
|          |     tmp_4_fu_546     |    0    |    0    |    0    |
|          |     tmp_1_fu_641     |    0    |    0    |    0    |
|          |     tmp_2_fu_653     |    0    |    0    |    0    |
|bitconcatenate|   p_shl_cast_fu_695  |    0    |    0    |    0    |
|          |     tmp_5_fu_702     |    0    |    0    |    0    |
|          |  tmp_12_cast_fu_737  |    0    |    0    |    0    |
|          |  tmp_14_cast_fu_805  |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_840  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln28_fu_564   |    0    |    0    |    0    |
|   sext   |  sext_ln28_1_fu_649  |    0    |    0    |    0    |
|          |  sext_ln28_2_fu_661  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_727  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_780 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_801 |    0    |    0    |    0    |
|          |   trunc_ln36_fu_916  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_906      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    7    |   421   |   1535  |
|----------|----------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|  conv_bias |    0   |   32   |    8   |
|conv_weights|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    2   |   32   |    8   |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln10_reg_976      |   11   |
|     add_ln20_1_reg_1026    |    5   |
|     add_ln23_1_reg_1102    |    4   |
|     add_ln26_2_reg_1127    |    3   |
|    add_ln28_11_reg_1092    |   11   |
|     add_ln28_7_reg_1067    |    7   |
|         c_0_reg_245        |    4   |
|       ch_0_0_reg_324       |    3   |
|   conv_bias_addr_reg_1142  |    4   |
|   conv_bias_load_reg_1157  |   32   |
|   conv_out_addr_reg_1017   |   11   |
|conv_weights_addr_1_reg_1082|   10   |
|conv_weights_addr_2_reg_1112|   10   |
| conv_weights_addr_reg_1057 |   10   |
|         f_0_reg_256        |    5   |
|         f_reg_1147         |    5   |
|      icmp_ln10_reg_972     |    1   |
|      icmp_ln13_reg_981     |    1   |
|     icmp_ln20_reg_1022     |    1   |
|     icmp_ln23_reg_1031     |    1   |
|  indvar_flatten21_reg_267  |    5   |
|  indvar_flatten29_reg_233  |    9   |
|  indvar_flatten43_reg_211  |   11   |
|   indvar_flatten_reg_289   |    4   |
|    input_addr_1_reg_1072   |   10   |
|    input_addr_2_reg_1097   |   10   |
|     input_addr_reg_1062    |   10   |
|    input_load_1_reg_1087   |   32   |
|         r_0_reg_222        |    4   |
|           reg_353          |   32   |
|           reg_358          |   32   |
|           reg_363          |   32   |
|    select_ln13_reg_1152    |    9   |
|   select_ln20_1_reg_1036   |    2   |
|   select_ln23_1_reg_1047   |    2   |
|   select_ln23_3_reg_1132   |    4   |
|    select_ln23_reg_1041    |    3   |
|    select_ln37_1_reg_986   |    4   |
|    select_ln37_2_reg_992   |    5   |
|    select_ln37_3_reg_997   |    4   |
|     sub_ln28_2_reg_1052    |   11   |
|      tmp_1_1_reg_1117      |   32   |
|      tmp_1_2_reg_1122      |   32   |
|       tmp_s_reg_1107       |   32   |
|    trunc_ln28_2_reg_1077   |    7   |
|      w_sum_2_0_reg_312     |   32   |
|     w_sum_3_2_reg_1137     |   32   |
|        wc_0_reg_301        |    2   |
|        wr_0_reg_278        |    2   |
|     zext_ln28_reg_1005     |   64   |
|    zext_ln37_2_reg_1010    |   11   |
+----------------------------+--------+
|            Total           |   620  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_145    |  p0  |   6  |  10  |   60   ||    33   |
|     grp_access_fu_151    |  p0  |   4  |  10  |   40   ||    21   |
|     grp_access_fu_151    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_200    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten29_reg_233 |  p0  |   2  |   9  |   18   ||    9    |
|  indvar_flatten_reg_289  |  p0  |   2  |   4  |    8   ||    9    |
|     w_sum_2_0_reg_312    |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_335        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_335        |  p1  |   5  |  32  |   160  ||    27   |
|        grp_fu_341        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_341        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_347        |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   646  || 21.6855 ||   168   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |   421  |  1535  |
|   Memory  |    2   |    -   |    -   |   32   |    8   |
|Multiplexer|    -   |    -   |   21   |    -   |   168  |
|  Register |    -   |    -   |    -   |   620  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   21   |  1073  |  1711  |
+-----------+--------+--------+--------+--------+--------+
