

================================================================
== Vivado HLS Report for 'decision_function_24'
================================================================
* Date:           Mon Dec 11 23:07:18 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Final_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.769|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    126|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    457|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       9|    658|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |my_prj_acceleratobkb_x11_U169  |my_prj_acceleratobkb_x11  |        0|      0|  0|  457|    0|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |Total                          |                          |        0|      0|  0|  457|    0|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |and_ln73_106_fu_148_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_107_fu_163_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_108_fu_173_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_109_fu_178_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_110_fu_158_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_fu_144_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1497_1_fu_120_p2    |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln1497_2_fu_126_p2    |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_5_fu_132_p2    |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1497_9_fu_138_p2    |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln1497_fu_114_p2      |   icmp   |      0|  0|  13|          12|           1|
    |or_ln75_fu_184_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln88_62_fu_200_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_63_fu_205_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_64_fu_210_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_fu_194_p2          |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  12|           1|          12|
    |select_ln89_107_fu_234_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln89_108_fu_246_p3  |  select  |      0|  0|   4|           1|           3|
    |select_ln89_109_fu_253_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln89_fu_226_p3      |  select  |      0|  0|   3|           1|           2|
    |tmp_fu_269_p9              |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_41_fu_168_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_42_fu_188_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_fu_153_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln89_fu_216_p2         |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 126|          84|          82|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |x_V_address0             |  21|          4|    4|         16|
    |x_V_address1             |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         15|   11|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln1497_1_reg_320        |  1|   0|    1|          0|
    |icmp_ln1497_2_reg_336        |  1|   0|    1|          0|
    |icmp_ln1497_5_reg_341        |  1|   0|    1|          0|
    |icmp_ln1497_reg_309          |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  9|   0|    9|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | decision_function.24 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | decision_function.24 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | decision_function.24 | return value |
|ap_done       | out |    1| ap_ctrl_hs | decision_function.24 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | decision_function.24 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | decision_function.24 | return value |
|ap_return     | out |   12| ap_ctrl_hs | decision_function.24 | return value |
|x_V_address0  | out |    4|  ap_memory |          x_V         |     array    |
|x_V_ce0       | out |    1|  ap_memory |          x_V         |     array    |
|x_V_q0        |  in |   12|  ap_memory |          x_V         |     array    |
|x_V_address1  | out |    4|  ap_memory |          x_V         |     array    |
|x_V_ce1       | out |    1|  ap_memory |          x_V         |     array    |
|x_V_q1        |  in |   12|  ap_memory |          x_V         |     array    |
+--------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 0" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 5 'getelementptr' 'x_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 6 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_V_addr_94 = getelementptr [12 x i12]* %x_V, i64 0, i64 6" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 7 'getelementptr' 'x_V_addr_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_94, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 8 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 9 [1/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 9 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 10 [1/1] (1.99ns)   --->   "%icmp_ln1497 = icmp slt i12 %x_V_load, 1" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 10 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_94, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 11 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 12 [1/1] (1.99ns)   --->   "%icmp_ln1497_1 = icmp slt i12 %x_V_load_1, -1535" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 12 'icmp' 'icmp_ln1497_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%x_V_addr_95 = getelementptr [12 x i12]* %x_V, i64 0, i64 1" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 13 'getelementptr' 'x_V_addr_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.32ns)   --->   "%x_V_load_2 = load i12* %x_V_addr_95, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 14 'load' 'x_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%x_V_addr_96 = getelementptr [12 x i12]* %x_V, i64 0, i64 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 15 'getelementptr' 'x_V_addr_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.32ns)   --->   "%x_V_load_5 = load i12* %x_V_addr_96, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 16 'load' 'x_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 17 [1/2] (2.32ns)   --->   "%x_V_load_2 = load i12* %x_V_addr_95, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 17 'load' 'x_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 18 [1/1] (1.99ns)   --->   "%icmp_ln1497_2 = icmp slt i12 %x_V_load_2, 641" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 18 'icmp' 'icmp_ln1497_2' <Predicate = (icmp_ln1497)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/2] (2.32ns)   --->   "%x_V_load_5 = load i12* %x_V_addr_96, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 19 'load' 'x_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 20 [1/1] (1.99ns)   --->   "%icmp_ln1497_5 = icmp slt i12 %x_V_load_5, 1" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 20 'icmp' 'icmp_ln1497_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%x_V_addr_97 = getelementptr [12 x i12]* %x_V, i64 0, i64 9" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 21 'getelementptr' 'x_V_addr_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (2.32ns)   --->   "%x_V_load_9 = load i12* %x_V_addr_97, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 22 'load' 'x_V_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 7.76>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../my-conifer-prj/firmware/BDT.h:25]   --->   Operation 23 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (2.32ns)   --->   "%x_V_load_9 = load i12* %x_V_addr_97, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 24 'load' 'x_V_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 25 [1/1] (1.99ns)   --->   "%icmp_ln1497_9 = icmp slt i12 %x_V_load_9, -1151" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 25 'icmp' 'icmp_ln1497_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 26 'and' 'and_ln73' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_108)   --->   "%and_ln73_106 = and i1 %icmp_ln1497_2, %and_ln73" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 27 'and' 'and_ln73_106' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%xor_ln75 = xor i1 %icmp_ln1497_1, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 28 'xor' 'xor_ln75' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%and_ln73_110 = and i1 %icmp_ln1497_5, %xor_ln75" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 29 'and' 'and_ln73_110' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%and_ln73_107 = and i1 %and_ln73_110, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 30 'and' 'and_ln73_107' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_108)   --->   "%xor_ln75_41 = xor i1 %icmp_ln1497, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 31 'xor' 'xor_ln75_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln73_108 = and i1 %icmp_ln1497_5, %xor_ln75_41" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 32 'and' 'and_ln73_108' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_109 = and i1 %icmp_ln1497_9, %and_ln73_108" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 33 'and' 'and_ln73_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%or_ln75 = or i1 %icmp_ln1497_5, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 34 'or' 'or_ln75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%xor_ln75_42 = xor i1 %or_ln75, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 35 'xor' 'xor_ln75_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln88 = or i1 %and_ln73, %and_ln73_107" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 36 'or' 'or_ln88' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln88_62 = or i1 %icmp_ln1497, %and_ln73_109" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 37 'or' 'or_ln88_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.97ns)   --->   "%or_ln88_63 = or i1 %icmp_ln1497, %and_ln73_108" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 38 'or' 'or_ln88_63' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%or_ln88_64 = or i1 %or_ln88_63, %xor_ln75_42" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 39 'or' 'or_ln88_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_108)   --->   "%xor_ln89 = xor i1 %and_ln73_106, true" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 40 'xor' 'xor_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_108)   --->   "%zext_ln89 = zext i1 %xor_ln89 to i2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 41 'zext' 'zext_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_108)   --->   "%select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 42 'select' 'select_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_108)   --->   "%select_ln89_107 = select i1 %or_ln88, i2 %select_ln89, i2 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 43 'select' 'select_ln89_107' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_108)   --->   "%zext_ln89_22 = zext i2 %select_ln89_107 to i3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 44 'zext' 'zext_ln89_22' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln89_108 = select i1 %icmp_ln1497, i3 %zext_ln89_22, i3 -4" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 45 'select' 'select_ln89_108' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln89_109 = select i1 %or_ln88_62, i3 %select_ln89_108, i3 -3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 46 'select' 'select_ln89_109' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln89_110 = select i1 %or_ln88_63, i3 %select_ln89_109, i3 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 47 'select' 'select_ln89_110' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp = call i12 @_ssdm_op_Mux.ap_auto.8i12.i3(i12 -31, i12 10, i12 29, i12 -10, i12 -27, i12 -29, i12 -14, i12 120, i3 %select_ln89_110)" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 48 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %or_ln88_64, i12 %tmp, i12 0" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 49 'select' 'select_ln88' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "ret i12 %select_ln88" [../my-conifer-prj/firmware/BDT.h:93]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_addr          (getelementptr) [ 00100]
x_V_addr_94       (getelementptr) [ 00100]
x_V_load          (load         ) [ 00000]
icmp_ln1497       (icmp         ) [ 01011]
x_V_load_1        (load         ) [ 00000]
icmp_ln1497_1     (icmp         ) [ 01011]
x_V_addr_95       (getelementptr) [ 00010]
x_V_addr_96       (getelementptr) [ 00010]
x_V_load_2        (load         ) [ 00000]
icmp_ln1497_2     (icmp         ) [ 01001]
x_V_load_5        (load         ) [ 00000]
icmp_ln1497_5     (icmp         ) [ 01001]
x_V_addr_97       (getelementptr) [ 01001]
specpipeline_ln25 (specpipeline ) [ 00000]
x_V_load_9        (load         ) [ 00000]
icmp_ln1497_9     (icmp         ) [ 00000]
and_ln73          (and          ) [ 00000]
and_ln73_106      (and          ) [ 00000]
xor_ln75          (xor          ) [ 00000]
and_ln73_110      (and          ) [ 00000]
and_ln73_107      (and          ) [ 00000]
xor_ln75_41       (xor          ) [ 00000]
and_ln73_108      (and          ) [ 00000]
and_ln73_109      (and          ) [ 00000]
or_ln75           (or           ) [ 00000]
xor_ln75_42       (xor          ) [ 00000]
or_ln88           (or           ) [ 00000]
or_ln88_62        (or           ) [ 00000]
or_ln88_63        (or           ) [ 00000]
or_ln88_64        (or           ) [ 00000]
xor_ln89          (xor          ) [ 00000]
zext_ln89         (zext         ) [ 00000]
select_ln89       (select       ) [ 00000]
select_ln89_107   (select       ) [ 00000]
zext_ln89_22      (zext         ) [ 00000]
select_ln89_108   (select       ) [ 00000]
select_ln89_109   (select       ) [ 00000]
select_ln89_110   (select       ) [ 00000]
tmp               (mux          ) [ 00000]
select_ln88       (select       ) [ 00000]
ret_ln93          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i12.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="x_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="12" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="12" slack="0"/>
<pin id="85" dir="1" index="7" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/1 x_V_load_1/1 x_V_load_2/2 x_V_load_5/2 x_V_load_9/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_V_addr_94_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_94/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="x_V_addr_95_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="12" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_95/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_V_addr_96_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_96/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="x_V_addr_97_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_97/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln1497_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="12" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln1497_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln1497_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_2/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln1497_5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_5/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln1497_9_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_9/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="and_ln73_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="2"/>
<pin id="146" dir="0" index="1" bw="1" slack="2"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="and_ln73_106_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_106/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="xor_ln75_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="2"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="and_ln73_110_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_110/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="and_ln73_107_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="2"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_107/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="xor_ln75_41_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="2"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_41/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="and_ln73_108_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_108/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="and_ln73_109_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_109/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="or_ln75_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="1" slack="2"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="xor_ln75_42_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_42/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="or_ln88_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_ln88_62_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="2"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_62/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="or_ln88_63_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="2"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_63/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln88_64_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_64/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xor_ln89_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln89_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln89_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="0" index="2" bw="2" slack="0"/>
<pin id="230" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln89_107_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="0"/>
<pin id="237" dir="0" index="2" bw="2" slack="0"/>
<pin id="238" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_107/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln89_22_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_22/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln89_108_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="2"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_108/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln89_109_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_109/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln89_110_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="0" index="2" bw="3" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_110/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="0" index="4" bw="5" slack="0"/>
<pin id="275" dir="0" index="5" bw="6" slack="0"/>
<pin id="276" dir="0" index="6" bw="6" slack="0"/>
<pin id="277" dir="0" index="7" bw="5" slack="0"/>
<pin id="278" dir="0" index="8" bw="8" slack="0"/>
<pin id="279" dir="0" index="9" bw="3" slack="0"/>
<pin id="280" dir="1" index="10" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln88_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="0" index="2" bw="12" slack="0"/>
<pin id="295" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/4 "/>
</bind>
</comp>

<comp id="299" class="1005" name="x_V_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="1"/>
<pin id="301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="x_V_addr_94_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_94 "/>
</bind>
</comp>

<comp id="309" class="1005" name="icmp_ln1497_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln1497_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2"/>
<pin id="322" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="x_V_addr_95_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="1"/>
<pin id="328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_95 "/>
</bind>
</comp>

<comp id="331" class="1005" name="x_V_addr_96_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_96 "/>
</bind>
</comp>

<comp id="336" class="1005" name="icmp_ln1497_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="icmp_ln1497_5_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_5 "/>
</bind>
</comp>

<comp id="348" class="1005" name="x_V_addr_97_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_97 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="60" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="95"><net_src comp="87" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="96" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="118"><net_src comp="68" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="68" pin="7"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="68" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="68" pin="7"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="68" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="152"><net_src comp="144" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="168" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="138" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="192"><net_src comp="184" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="144" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="163" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="178" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="173" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="188" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="148" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="144" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="194" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="226" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="200" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="246" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="205" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="253" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="269" pin=5"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="269" pin=6"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="269" pin=7"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="269" pin=8"/></net>

<net id="290"><net_src comp="261" pin="3"/><net_sink comp="269" pin=9"/></net>

<net id="296"><net_src comp="210" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="269" pin="10"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="60" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="307"><net_src comp="74" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="312"><net_src comp="114" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="323"><net_src comp="120" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="329"><net_src comp="87" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="334"><net_src comp="96" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="339"><net_src comp="126" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="344"><net_src comp="132" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="351"><net_src comp="105" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
 - Input state : 
	Port: decision_function.24 : x_V | {1 2 3 4 }
  - Chain level:
	State 1
		x_V_load : 1
		x_V_load_1 : 1
	State 2
		icmp_ln1497 : 1
		icmp_ln1497_1 : 1
		x_V_load_2 : 1
		x_V_load_5 : 1
	State 3
		icmp_ln1497_2 : 1
		icmp_ln1497_5 : 1
		x_V_load_9 : 1
	State 4
		icmp_ln1497_9 : 1
		select_ln89 : 1
		select_ln89_107 : 2
		zext_ln89_22 : 3
		select_ln89_108 : 4
		select_ln89_109 : 5
		select_ln89_110 : 6
		tmp : 7
		select_ln88 : 8
		ret_ln93 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    mux   |       tmp_fu_269       |    0    |   457   |
|----------|------------------------|---------|---------|
|          |   icmp_ln1497_fu_114   |    0    |    13   |
|          |  icmp_ln1497_1_fu_120  |    0    |    13   |
|   icmp   |  icmp_ln1497_2_fu_126  |    0    |    13   |
|          |  icmp_ln1497_5_fu_132  |    0    |    13   |
|          |  icmp_ln1497_9_fu_138  |    0    |    13   |
|----------|------------------------|---------|---------|
|          |   select_ln89_fu_226   |    0    |    2    |
|          | select_ln89_107_fu_234 |    0    |    2    |
|  select  | select_ln89_108_fu_246 |    0    |    3    |
|          | select_ln89_109_fu_253 |    0    |    3    |
|          | select_ln89_110_fu_261 |    0    |    3    |
|          |   select_ln88_fu_291   |    0    |    12   |
|----------|------------------------|---------|---------|
|          |     and_ln73_fu_144    |    0    |    2    |
|          |   and_ln73_106_fu_148  |    0    |    2    |
|    and   |   and_ln73_110_fu_158  |    0    |    2    |
|          |   and_ln73_107_fu_163  |    0    |    2    |
|          |   and_ln73_108_fu_173  |    0    |    2    |
|          |   and_ln73_109_fu_178  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln75_fu_184     |    0    |    2    |
|          |     or_ln88_fu_194     |    0    |    2    |
|    or    |    or_ln88_62_fu_200   |    0    |    2    |
|          |    or_ln88_63_fu_205   |    0    |    2    |
|          |    or_ln88_64_fu_210   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     xor_ln75_fu_153    |    0    |    2    |
|    xor   |   xor_ln75_41_fu_168   |    0    |    2    |
|          |   xor_ln75_42_fu_188   |    0    |    2    |
|          |     xor_ln89_fu_216    |    0    |    2    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln89_fu_222    |    0    |    0    |
|          |   zext_ln89_22_fu_242  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   577   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|icmp_ln1497_1_reg_320|    1   |
|icmp_ln1497_2_reg_336|    1   |
|icmp_ln1497_5_reg_341|    1   |
| icmp_ln1497_reg_309 |    1   |
| x_V_addr_94_reg_304 |    4   |
| x_V_addr_95_reg_326 |    4   |
| x_V_addr_96_reg_331 |    4   |
| x_V_addr_97_reg_348 |    4   |
|   x_V_addr_reg_299  |    4   |
+---------------------+--------+
|        Total        |   24   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_68 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.8125 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   577  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   54   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   24   |   631  |
+-----------+--------+--------+--------+
