// Seed: 223696248
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd58
) (
    output supply1 id_0,
    output tri1 id_1,
    input tri _id_2
);
  assign id_0 = id_2;
  logic id_4;
  assign id_0 = (id_2);
  wire [(  id_2  ) : id_2] id_5, id_6;
  assign id_4 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd62,
    parameter id_13 = 32'd70,
    parameter id_7  = 32'd96
) (
    input supply1 id_0[1 'b0 : 1],
    input wire id_1[id_12 : id_12],
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 _id_7,
    input supply0 id_8,
    input tri0 id_9,
    output wire id_10,
    output wire id_11,
    input wire _id_12,
    input tri0 _id_13,
    input wire id_14
);
  wire [id_7 : id_13] id_16;
  module_0 modCall_1 ();
endmodule
