# 1.5 CFETæ§‹é€ ã¨ã‚¹ã‚¿ãƒƒã‚¯å‹MOSã®å±•æœ›  
# 1.5 CFET Structure and Outlook for Stacked MOS

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**CFETï¼ˆComplementary FETï¼‰ã¯ã€nFETã¨pFETã‚’å‚ç›´æ–¹å‘ã«ç©å±¤ã™ã‚‹ã“ã¨ã§é¢ç©åŠ¹ç‡ã¨é…ç·šè‡ªç”±åº¦ã‚’ã•ã‚‰ã«å‘ä¸Šã•ã›ã‚‹ã€ãƒã‚¹ãƒˆGAAæ™‚ä»£ã®ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ§‹é€ ã§ã™ã€‚**  
æœ¬ç¯€ã§ã¯ã€FinFETã‚„GAAã¨ã®é€£ç¶šæ€§ã‚’è¸ã¾ãˆã€CFETã®æ§‹é€ ã€å‹•ä½œåŸç†ã€è£½é€ èª²é¡Œã€è¨­è¨ˆå½±éŸ¿ã€ä»Šå¾Œã®å±•æœ›ã«ã¤ã„ã¦æ•´ç†ã—ã¾ã™ã€‚

**Complementary FET (CFET)** refers to a future transistor structure in which **nFET and pFET are vertically stacked**, enabling further improvements in area scaling and layout flexibility beyond GAA.  
This section explains the CFET concept in the context of FinFET and GAA evolution, focusing on its structure, operating principles, manufacturing challenges, design implications, and future outlook.

---

## ğŸ§± æ§‹é€ åŸç†ï½œStructural Concept

- GAAã§ã¯ **è¤‡æ•°ã®æ°´å¹³ãƒŠãƒã‚·ãƒ¼ãƒˆ**ã‚’ç©å±¤ï¼ˆn/pãŒåŒä¸€å±¤ï¼‰ã€‚
- CFETã§ã¯ **nFETã¨pFETã‚’ç¸¦ã«ç©å±¤**ï¼ˆä¾‹ï¼šn-FETä¸Šã«p-FETï¼‰ã€‚
- å‚ç›´ç©å±¤ã«ã‚ˆã‚Šã€**é…ç·šå±¤ãƒ»ã‚»ãƒ«é¢ç©ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå¯¾ç§°æ€§**ã‚’æ”¹å–„å¯èƒ½ã€‚

> In GAA, multiple horizontal nanosheets are stacked, but both nFET and pFET are placed side-by-side.  
> CFET vertically stacks nFET and pFET, enabling denser integration and better symmetry.
```
 p-FET   â† Upper layer
 â”€â”€â”€â”€â”€
 Oxide
 â”€â”€â”€â”€â”€
 n-FET   â† Lower layer
 â”€â”€â”€â”€â”€
 Substrate
```
 ---

## âš¡ é›»æ°—çš„ç‰¹å¾´ã¨è¨­è¨ˆå½±éŸ¿ï½œElectrical Characteristics & Design Impact

| é …ç›®ï½œItem | CFETã®ç‰¹æ€§ï½œCFET Features |
|-----------|--------------------------|
| ã‚²ãƒ¼ãƒˆåˆ¶å¾¡ | GAAã¨åŒç­‰ï¼ˆ4é¢åˆ¶å¾¡ï¼‰<br>Same as GAA (gate-all-around) |
| å¯¾ç§°æ€§ | å‚ç›´æ§‹é€ ã«ã‚ˆã‚Šn/pã®é…ç½®ãŒå¯¾è±¡<br>Vertical symmetry for n/p |
| ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ | ã‚½ãƒ¼ã‚¹/ãƒ‰ãƒ¬ã‚¤ãƒ³é–“ã®å¹²æ¸‰ã«æ³¨æ„ãŒå¿…è¦<br>Increased risk of crosstalk |
| é…ç·šè‡ªç”±åº¦ | é…ç·šå±¤ã®ç©ºé–“ãŒåºƒãŒã‚‹<br>More routing flexibility |
| è¨­è¨ˆé›£æ˜“åº¦ | PDKæ•´å‚™ãƒ»æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤å¿…é ˆ<br>Requires advanced PDK support |

---

## ğŸ­ è£½é€ èª²é¡Œï½œManufacturing Challenges

- **ãƒãƒ£ãƒãƒ«ã”ã¨ã®ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ç‹¬ç«‹æ€§**ï¼šnFETã¨pFETã®ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°åˆ†é›¢ãŒé›£ã—ã„
- **ç†±å‡¦ç†ã®ã‚¹ãƒ†ãƒƒãƒ—åˆ†é›¢**ï¼šä¸‹å±¤ãŒç†±äºˆç®—ã‚’è¶…ãˆã‚„ã™ã„
- **ã‚¨ãƒ”æˆé•·ã¨é¸æŠã‚¨ãƒƒãƒãƒ³ã‚°**ï¼šè¤‡æ•°ã‚¹ãƒ†ãƒƒãƒ—ã®ç²¾åº¦ãŒæ¥µã‚ã¦é‡è¦
- **BEOLã¨ã®æ•´åˆæ€§**ï¼šé‡‘å±å±¤ã¨ã®é«˜ã•èª¿æ•´ã‚„IRãƒ‰ãƒ­ãƒƒãƒ—å¯¾å¿œãŒå¿…é ˆ

> Key challenges include independent doping control, thermal budget balancing between layers, selective epitaxy, and integration with BEOL (Back-End of Line).

---

## ğŸ”® ä»Šå¾Œã®å±•æœ›ï½œFuture Outlook

- **2030å¹´ä»¥é™ã®CFETå®Ÿè£…**ãŒIntelã‚„IMECãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—ã«ç™»å ´
- **ã‚·ã‚¹ãƒ†ãƒ ãƒ»ã‚ªãƒ³ãƒ»ã‚¹ã‚¿ãƒƒã‚¯ï¼ˆSoSï¼‰**æ™‚ä»£ã«å‘ã‘ãŸæº–å‚™æ®µéš
- **EDA/PDKã®ä»®æƒ³æŠ½è±¡è¨­è¨ˆ**ã«å¯¾å¿œã—ãŸè¨­è¨ˆè€…æ•™è‚²ãŒæ±‚ã‚ã‚‰ã‚Œã‚‹

> CFET is positioned as a post-GAA solution, expected to emerge in the 2030s. Education and design must prepare for stack-aware abstractions.

---

### ğŸ”— é–¢é€£è£œè¶³ï½œRelated Appendices

- [`appendixf1_04_cfet.md`](appendixf1_04_cfet.md)ï¼šCFETã®æ§‹é€ å¤‰é·ã¨æŠ€è¡“çš„èª²é¡Œã®è©³ç´°  
  *Detailed discussion of CFET structure evolution and key technical issues*

---

### ğŸ  [ç‰¹åˆ¥ç·¨ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Special Edition Top](README.md)
