// Seed: 1169896135
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply1 id_3
    , id_10,
    output tri id_4,
    output supply0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input wand id_8
);
  wire id_11, id_12;
  always_latch disable id_13;
  tri0 id_14 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output wire id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output uwire id_9,
    input wire id_10,
    input wor id_11
    , id_13
);
  assign id_5 = id_0;
  module_0(
      id_11, id_11, id_8, id_4, id_2, id_9, id_7, id_10, id_10
  );
endmodule
