
---------- Begin Simulation Statistics ----------
final_tick                               16848450475542                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157594                       # Simulator instruction rate (inst/s)
host_mem_usage                               17214620                       # Number of bytes of host memory used
host_op_rate                                   269970                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4035.15                       # Real time elapsed on the host
host_tick_rate                                8252385                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   635915148                       # Number of instructions simulated
sim_ops                                    1089368346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033300                       # Number of seconds simulated
sim_ticks                                 33299607060                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          590                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1455502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2911971                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2247                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu0.num_fp_insts                           13                       # number of float instructions
system.cpu0.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu0.num_int_insts                          13                       # number of integer instructions
system.cpu0.num_int_register_reads                 23                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1      4.55%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      1      4.55%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     18.18%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     13.64%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        30449                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1743651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3488293                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu1.num_int_insts                          15                       # number of integer instructions
system.cpu1.num_int_register_reads                 35                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu1.num_load_insts                          8                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     31.82%     31.82% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.64%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.55%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 3     13.64%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     36.36%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    2                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           94                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2409055                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          321                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      4802962                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          321                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1958886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3913446                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          294                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu3.num_int_insts                          11                       # number of integer instructions
system.cpu3.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                            1                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     54.17%     54.17% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.50%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     29.17%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  1      4.17%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1368872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2753198                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       559035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1197697                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         50620847                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        45697011                       # number of cc regfile writes
system.switch_cpus0.committedInsts          126937311                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            230019851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.787781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.787781                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        170324133                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       105855323                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 389695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       109828                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        12894816                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.342607                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            46966280                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          10833619                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        2015048                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     35070349                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          100                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         6650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     11012178                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    234740047                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     36132661                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       188459                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    234257862                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          5278                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     12205277                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        111141                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     12272432                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2736                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        71665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        38163                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        280017844                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            232877766                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600590                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        168175793                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.328806                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             232980627                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       215171716                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      102759888                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.269388                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.269388                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       114969      0.05%      0.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113576319     48.44%     48.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25925      0.01%     48.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     18105241      7.72%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      7356486      3.14%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      6217865      2.65%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     18230909      7.78%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        50786      0.02%     69.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      4749450      2.03%     71.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1226477      0.52%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17748020      7.57%     79.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt         4234      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      9459562      4.03%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7352473      3.14%     87.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     26726789     11.40%     98.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      3500816      1.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     234446321                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      116667559                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    232890712                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    114863209                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    118154810                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2071385                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008835                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1164595     56.22%     56.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     56.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     56.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        20667      1.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        225430     10.88%     68.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        21395      1.03%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        20761      1.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        25538      1.23%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv         1606      0.08%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        22350      1.08%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        317721     15.34%     87.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       148516      7.17%     95.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        73218      3.53%     98.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        29588      1.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     119735178                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    337700306                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    118014557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    121308165                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         234736420                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        234446321                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         3627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      4720196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        17897                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      5252075                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99609094                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.353664                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.528774                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     41523904     41.69%     41.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      6517187      6.54%     48.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9382231      9.42%     57.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9710269      9.75%     67.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9459125      9.50%     76.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8079581      8.11%     85.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      6736318      6.76%     91.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4222280      4.24%     96.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3978199      3.99%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99609094                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.344492                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2774888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       516234                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     35070349                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     11012178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       89484265                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                99998789                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  11274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204812924                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100705302                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000004                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450562967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.399995                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.399995                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        147777358                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84845784                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  98119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1114822                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46357526                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.809814                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140948330                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42746150                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6395334                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102949871                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          383                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45390587                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    503511239                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98202180                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3010054                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    480975587                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents          9630                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       196584                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        996934                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       210793                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        18548                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       728202                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       386620                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        629437888                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            479131050                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567200                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        357017310                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.791369                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             480385576                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       665366798                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299674759                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.500030                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.500030                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2598041      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289955918     59.91%     60.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       973573      0.20%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1295072      0.27%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3134836      0.65%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       204021      0.04%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17532761      3.62%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        60184      0.01%     65.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7672114      1.59%     66.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       602008      0.12%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17421542      3.60%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        41995      0.01%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61413311     12.69%     83.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36568610      7.56%     90.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     38014930      7.85%     98.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6496732      1.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     483985648                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      104043374                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    202973962                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     97467707                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    109760206                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13687615                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028281                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3921066     28.65%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        11977      0.09%     28.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     28.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     28.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        242662      1.77%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            8      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       509368      3.72%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        51826      0.38%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       351510      2.57%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3363233     24.57%     61.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1100613      8.04%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3606911     26.35%     96.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       528441      3.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     391031848                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    879302443                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381663343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    446717494                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         503511229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        483985648                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     52948156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       716831                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75357155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99900670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.844669                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.695046                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     14004466     14.02%     14.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2724860      2.73%     16.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5130069      5.14%     21.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6733124      6.74%     28.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9481592      9.49%     38.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12305875     12.32%     50.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15067823     15.08%     65.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14684291     14.70%     80.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19768570     19.79%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99900670                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.839915                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5412684                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2525274                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102949871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45390587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236693261                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus1.numCycles                99998789                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        107126668                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        44076574                       # number of cc regfile writes
system.switch_cpus2.committedInsts           70383570                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121298280                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.420769                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.420769                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   7776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1690147                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28217374                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.947226                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            48321158                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          10023359                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       37021821                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     44552603                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        58655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     11662230                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    223584113                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     38297799                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5055679                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    194720289                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        211822                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3531671                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1638268                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3928657                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         8603                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       933332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       756815                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        203685845                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            192208200                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655373                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        133490174                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.922105                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             193524391                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       278573561                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      156429182                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.703844                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.703844                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        84392      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    148505300     74.34%     74.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205740      0.10%     74.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       523059      0.26%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40008209     20.03%     94.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     10449268      5.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     199775968                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3877886                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019411                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3362170     86.70%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        480956     12.40%     99.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        34760      0.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     203569462                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    504166030                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    192208200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    325878170                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         223584113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        199775968                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    102285742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       745195                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    112194002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     99991013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.997939                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.775235                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57268679     57.27%     57.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      6468440      6.47%     63.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      4344824      4.35%     68.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      3021570      3.02%     71.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4482183      4.48%     75.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5835368      5.84%     81.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      6913020      6.91%     88.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6285954      6.29%     94.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5370975      5.37%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     99991013                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.997784                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4479249                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1444080                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     44552603                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     11662230                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104778811                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                99998789                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        110948363                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        53931126                       # number of cc regfile writes
system.switch_cpus3.committedInsts          188594198                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            287487155                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.530233                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.530233                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309880774                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       148050904                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  17939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       209356                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19462427                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.024159                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            61097797                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          12964234                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26688801                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     48929432                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     13403747                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    310625424                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     48133563                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       339510                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    302412189                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        328437                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        20973                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        208882                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       466502                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       117711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        91645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        424906252                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            302292298                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.556177                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        236323225                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.022960                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             302362199                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       249989628                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      114681410                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.885965                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.885965                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1165      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    148125941     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1556306      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      3038129      1.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4324088      1.43%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1675000      0.55%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     32199215     10.64%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      9387061      3.10%     66.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1816690      0.60%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37958894     12.54%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1481087      0.49%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      8605483      2.84%     82.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4080355      1.35%     83.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     39606731     13.08%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      8895556      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     302751701                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      168581229                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    335507863                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    166647962                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    183696889                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            2381117                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007865                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          39808      1.67%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         52277      2.20%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       265387     11.15%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       135677      5.70%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        374769     15.74%     36.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       285383     11.99%     48.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       624705     26.24%     74.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       603111     25.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     136550424                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    372427991                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    135644336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    150067174                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         310625424                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        302751701                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23138179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        70487                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     24121615                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99980850                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.028097                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.636654                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30757935     30.76%     30.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5706963      5.71%     36.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8999294      9.00%     45.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9888491      9.89%     55.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13048618     13.05%     68.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10948184     10.95%     79.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8658574      8.66%     88.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5288487      5.29%     93.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      6684304      6.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99980850                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.027554                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3749367                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       344470                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     48929432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     13403747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      117765953                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                99998789                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     77                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     42826043                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        42826044                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     42841275                       # number of overall hits
system.cpu0.dcache.overall_hits::total       42841276                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       677276                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        677278                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       680092                       # number of overall misses
system.cpu0.dcache.overall_misses::total       680094                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16625839105                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16625839105                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16625839105                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16625839105                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     43503319                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43503322                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     43521367                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43521370                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.666667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015568                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015568                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.666667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.015627                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015627                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 24548.100191                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24548.027701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 24446.455928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24446.384037                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        39116                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        22559                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1545                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            128                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    25.317799                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   176.242188                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       659781                       # number of writebacks
system.cpu0.dcache.writebacks::total           659781                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        17953                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        17953                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        17953                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        17953                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       659323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       659323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       660349                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       660349                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  15429905236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15429905236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  15497208532                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15497208532                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.015156                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015156                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.015173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015173                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23402.649742                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23402.649742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23468.209283                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23468.209283                       # average overall mshr miss latency
system.cpu0.dcache.replacements                659781                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     32691952                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32691953                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       186226                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   6030175455                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6030175455                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     32878178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     32878181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.005664                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005664                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 32380.953546                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32380.605790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        17946                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        17946                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       168280                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       168280                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4998171159                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4998171159                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.005118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 29701.516276                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29701.516276                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     10134091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10134091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       491050                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       491050                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  10595663650                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10595663650                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     10625141                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10625141                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.046216                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046216                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 21577.565727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21577.565727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            7                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       491043                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       491043                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  10431734077                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10431734077                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.046215                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046215                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 21244.033775                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21244.033775                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        15232                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        15232                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         2816                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         2816                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        18048                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        18048                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.156028                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.156028                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         1026                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1026                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     67303296                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     67303296                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.056848                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.056848                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 65597.754386                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 65597.754386                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          503.718170                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43501628                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           660293                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            65.882310                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150869814                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.490081                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   503.228089                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.982867                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983825                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        348831253                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       348831253                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     15584397                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15584416                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     15584397                       # number of overall hits
system.cpu0.icache.overall_hits::total       15584416                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       802856                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        802858                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       802856                       # number of overall misses
system.cpu0.icache.overall_misses::total       802858                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   4098706857                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4098706857                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   4098706857                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4098706857                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     16387253                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16387274                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     16387253                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16387274                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.095238                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.048993                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.048993                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.095238                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.048993                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.048993                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5105.158157                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5105.145439                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5105.158157                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5105.145439                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       795663                       # number of writebacks
system.cpu0.icache.writebacks::total           795663                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         6683                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6683                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         6683                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6683                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       796173                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       796173                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       796173                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       796173                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   3784956588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3784956588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   3784956588                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3784956588                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.048585                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.048585                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.048585                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.048585                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4753.937383                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4753.937383                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4753.937383                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4753.937383                       # average overall mshr miss latency
system.cpu0.icache.replacements                795663                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     15584397                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15584416                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       802856                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       802858                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   4098706857                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4098706857                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     16387253                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16387274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.095238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.048993                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.048993                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5105.158157                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5105.145439                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         6683                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6683                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       796173                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       796173                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   3784956588                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3784956588                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.048585                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.048585                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4753.937383                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4753.937383                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          490.165717                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16380591                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           796175                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            20.574109                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.418972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   488.746745                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002771                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.954583                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.957355                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        131894367                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       131894367                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         965483                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       594746                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       986813                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        490986                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       490985                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       965483                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2388013                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1980484                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4368497                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    101877632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     84484736                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           186362368                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       126115                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                8071360                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1582642                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001793                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042301                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1579805     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                2837      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1582642                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1939010715                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      795381807                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      659677579                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       793594                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       534390                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1327984                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       793594                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       534390                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1327984                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2579                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       125902                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       128485                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2579                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       125902                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       128485                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    221038740                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12307172508                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12528211248                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    221038740                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12307172508                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12528211248                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       796173                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       660292                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1456469                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       796173                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       660292                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1456469                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.003239                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.190676                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.088217                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.003239                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.190676                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.088217                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 85707.150058                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 97752.001620                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 97507.189540                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 85707.150058                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 97752.001620                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 97507.189540                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       126115                       # number of writebacks
system.cpu0.l2cache.writebacks::total          126115                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2579                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       125902                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       128481                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2579                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       125902                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       128481                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    220179933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  12265247475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  12485427408                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    220179933                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  12265247475                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  12485427408                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003239                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.190676                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.088214                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003239                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.190676                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.088214                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85374.150058                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97419.004265                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 97177.227824                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85374.150058                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97419.004265                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 97177.227824                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               126115                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       506381                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       506381                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       506381                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       506381                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       948473                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       948473                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       948473                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       948473                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           58                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           58                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           58                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           58                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       408416                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       408416                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        82570                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        82570                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7890137298                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7890137298                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       490986                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       490986                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.168172                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.168172                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 95556.949231                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 95556.949231                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        82570                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        82570                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7862641821                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7862641821                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.168172                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.168172                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 95223.953264                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 95223.953264                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       793594                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       125974                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       919568                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2579                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        43332                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        45915                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    221038740                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4417035210                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4638073950                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       796173                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       169306                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       965483                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.003239                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.255939                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.047557                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85707.150058                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 101934.718222                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 101014.351519                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2579                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        43332                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        45911                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    220179933                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4402605654                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4622785587                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.003239                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.255939                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.047552                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 85374.150058                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 101601.718222                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 100690.152404                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3540.441091                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2911380                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          130211                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           22.358940                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    70.221996                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.596113                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.792904                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   310.601618                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3158.228460                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.017144                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000146                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000194                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.075830                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.771052                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.864366                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          890                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3114                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        46712307                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       46712307                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33299597060                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32206.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32206.numOps                      0                       # Number of Ops committed
system.cpu0.thread32206.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116429131                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116429134                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116440465                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116440468                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3517792                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3517797                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3542933                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3542938                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  17087306922                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17087306922                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  17087306922                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17087306922                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    119946923                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    119946931                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    119983398                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    119983406                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.625000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.029328                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029328                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.625000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.029529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029529                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4857.395469                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4857.388565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4822.926915                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4822.920108                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          279                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          279                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1743466                       # number of writebacks
system.cpu1.dcache.writebacks::total          1743466                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1782939                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1782939                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1782939                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1782939                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1734853                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1734853                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1743979                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1743979                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   7998619707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7998619707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   8038512774                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8038512774                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014464                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014464                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014535                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014535                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4610.546085                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4610.546085                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4609.294478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4609.294478                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1743466                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76348510                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76348513                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3167195                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3167200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  15347530773                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15347530773                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79515705                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79515713                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.625000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.039831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4845.780185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4845.772535                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1776285                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1776285                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1390910                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1390910                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6392954646                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6392954646                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4596.238898                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4596.238898                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40080621                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40080621                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       350597                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       350597                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1739776149                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1739776149                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40431218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40431218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008671                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008671                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4962.324689                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4962.324689                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6654                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6654                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       343943                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       343943                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1605665061                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1605665061                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4668.404535                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4668.404535                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        11334                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        11334                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        25141                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        25141                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        36475                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        36475                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.689267                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.689267                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     39893067                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     39893067                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.250199                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.250199                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4371.363905                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4371.363905                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          505.308629                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118184452                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1743978                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            67.767169                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.450549                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   502.858081                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.004786                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.982145                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        961611226                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       961611226                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           19                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45495086                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45495105                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           19                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45495086                       # number of overall hits
system.cpu1.icache.overall_hits::total       45495105                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          757                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           760                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          757                       # number of overall misses
system.cpu1.icache.overall_misses::total          760                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     66740526                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     66740526                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     66740526                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     66740526                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45495843                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45495865                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45495843                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45495865                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.136364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.136364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 88164.499339                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 87816.481579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 88164.499339                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 87816.481579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          174                       # number of writebacks
system.cpu1.icache.writebacks::total              174                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           91                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           91                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          666                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          666                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          666                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          666                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     58338603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     58338603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     58338603                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     58338603                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87595.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87595.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87595.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87595.500000                       # average overall mshr miss latency
system.cpu1.icache.replacements                   174                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           19                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45495086                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45495105                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          760                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     66740526                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     66740526                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45495843                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45495865                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 88164.499339                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 87816.481579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           91                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          666                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          666                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     58338603                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     58338603                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 87595.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87595.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          453.133165                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45495774                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              669                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         68005.641256                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   450.133165                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.879166                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.885026                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          329                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363967589                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363967589                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1400710                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       476105                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1267535                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        343937                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       343937                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1400710                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1506                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5231433                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5232939                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        53568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    223196352                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           223249920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            7                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    448                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1744653                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.017459                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.130974                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1714193     98.25%     98.25% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               30460      1.75%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1744653                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2322863145                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           7.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         668986                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1742231025                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          108                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1742008                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1742116                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          108                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1742008                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1742116                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          552                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1964                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         2524                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          552                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1964                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         2524                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     57460815                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    195105366                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    252566181                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     57460815                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    195105366                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    252566181                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          660                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1743972                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1744640                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          660                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1743972                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1744640                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.836364                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.001126                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.001447                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.836364                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.001126                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.001447                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 104095.679348                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 99340.817719                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 100065.840333                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 104095.679348                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 99340.817719                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 100065.840333                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          545                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1964                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         2509                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          545                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1964                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         2509                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     56856087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    194451354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    251307441                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     56856087                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    194451354                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    251307441                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.825758                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.001126                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.001438                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.825758                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.001126                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.001438                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 104323.095413                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 99007.817719                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 100162.391790                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 104323.095413                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 99007.817719                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 100162.391790                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1239033                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1239033                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1239033                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1239033                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            6                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       343318                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       343318                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          618                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          618                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     65854413                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     65854413                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       343936                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       343936                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001797                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001797                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 106560.538835                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 106560.538835                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          618                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          618                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     65648619                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     65648619                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001797                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001797                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 106227.538835                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 106227.538835                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          108                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1398690                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1398798                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          552                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1346                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1906                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     57460815                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    129250953                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    186711768                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          660                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1400036                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1400704                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.836364                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000961                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.001361                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 104095.679348                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 96025.968053                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 97960.004197                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          545                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1346                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1891                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     56856087                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    128802735                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    185658822                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.825758                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000961                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001350                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 104323.095413                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 95692.968053                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98180.233739                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1509.704048                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3459777                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            2517                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         1374.563766                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     4.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   467.946079                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1033.757970                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.001221                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.114245                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.252382                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.368580                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2517                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1266                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1251                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.614502                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        55359061                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       55359061                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33299597060                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-25521.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-25521.numOps                     0                       # Number of Ops committed
system.cpu1.thread-25521.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     35141623                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        35141628                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     35141626                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35141631                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3534425                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3534430                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3534429                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3534434                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 115758508284                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 115758508284                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 115758508284                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 115758508284                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     38676048                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38676058                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     38676055                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38676065                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.091385                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.091385                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.091385                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.091386                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 32751.722921                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32751.676588                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 32751.685855                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32751.639522                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1860                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    48.947368                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2393310                       # number of writebacks
system.cpu2.dcache.writebacks::total          2393310                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1124918                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1124918                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1124918                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1124918                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2409507                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2409507                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2409510                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2409510                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  57334092849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  57334092849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  57334253688                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57334253688                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.062300                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062300                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.062300                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062300                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 23794.947618                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23794.947618                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 23794.984743                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23794.984743                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2393310                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     28716661                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       28716664                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3231952                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3231956                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 111997659231                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 111997659231                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     31948613                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31948620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.101161                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.101161                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 34653.255751                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34653.212863                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1124845                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1124845                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2107107                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2107107                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  53674164108                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53674164108                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.065953                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065953                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 25472.918133                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25472.918133                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      6424962                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6424964                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       302473                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       302474                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3760849053                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3760849053                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      6727435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6727438                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044961                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044961                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 12433.668635                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 12433.627528                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           73                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       302400                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       302400                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3659928741                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3659928741                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044950                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044950                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 12102.938958                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12102.938958                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.571429                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.571429                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       160839                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       160839                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        53613                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        53613                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.896510                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           37563263                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2393822                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.691753                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.009518                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.886992                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000019                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999779                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          486                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        311802342                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       311802342                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30298767                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30298789                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30298767                       # number of overall hits
system.cpu2.icache.overall_hits::total       30298789                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          154                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           156                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          154                       # number of overall misses
system.cpu2.icache.overall_misses::total          156                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11563425                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11563425                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11563425                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11563425                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30298921                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30298945                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30298921                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30298945                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 75087.175325                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74124.519231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 75087.175325                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74124.519231                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           73                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           73                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      7255737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7255737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      7255737                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7255737                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        89577                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        89577                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        89577                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        89577                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30298767                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30298789                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          154                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11563425                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11563425                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30298921                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30298945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 75087.175325                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74124.519231                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           73                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      7255737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7255737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst        89577                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        89577                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           82.013616                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30298872                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         365046.650602                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    80.013616                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.156277                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.160183                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.162109                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        242391643                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       242391643                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2107193                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1515524                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2008362                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15745                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15745                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        286712                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       286712                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2107195                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7212446                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7212612                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    306376448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           306381760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1130576                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               72356864                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       3540228                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000117                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.010826                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             3539813     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 415      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         3540228                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3193328475                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           9.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          80919                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2396666268                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1259379                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1259379                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1259379                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1259379                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           81                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1134440                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1134528                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           81                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1134440                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1134528                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      7200792                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  50668021926                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  50675222718                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      7200792                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  50668021926                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  50675222718                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           81                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2393819                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2393907                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           81                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2393819                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2393907                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.473904                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.473923                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.473904                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.473923                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 88898.666667                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 44663.465609                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 44666.348224                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 88898.666667                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 44663.465609                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 44666.348224                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1130576                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1130576                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1134440                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1134521                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1134440                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1134521                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      7173819                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  50290254072                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  50297427891                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      7173819                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  50290254072                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  50297427891                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.473904                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.473920                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.473904                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.473920                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88565.666667                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 44330.466197                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 44333.624403                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88565.666667                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 44330.466197                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 44333.624403                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1130576                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1267606                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1267606                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1267606                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1267606                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1125610                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1125610                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1125610                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1125610                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15745                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15745                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15745                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15745                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       140061                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       140061                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       146650                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       146651                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   2836775385                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   2836775385                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       286711                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       286712                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.511491                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.511492                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19343.848517                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19343.716613                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       146650                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       146650                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2787940935                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   2787940935                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.511491                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.511489                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 19010.848517                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 19010.848517                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1119318                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1119318                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       987790                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       987877                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7200792                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  47831246541                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  47838447333                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2107108                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2107195                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.468789                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.468811                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88898.666667                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 48422.485084                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 48425.509788                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       987790                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       987871                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7173819                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  47502313137                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  47509486956                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.468789                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.468809                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 88565.666667                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 48089.485758                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 48092.804583                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4089.121846                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4802866                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1134672                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.232823                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.904807                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.004353                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.015704                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.259105                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4087.937877                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000221                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000063                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.998032                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998321                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         2264                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1330                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        77980560                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       77980560                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33299597060                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     55667744                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        55667744                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     55667744                       # number of overall hits
system.cpu3.dcache.overall_hits::total       55667744                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      2737725                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2737726                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      2737725                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2737726                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  24340562406                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24340562406                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  24340562406                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24340562406                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     58405469                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     58405470                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     58405469                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     58405470                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.046874                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046874                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.046874                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046874                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  8890.798895                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8890.795648                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  8890.798895                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8890.795648                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1953942                       # number of writebacks
system.cpu3.dcache.writebacks::total          1953942                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       778327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       778327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       778327                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       778327                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1959398                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1959398                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1959398                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1959398                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  18612084285                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18612084285                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  18612084285                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18612084285                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.033548                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.033548                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.033548                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.033548                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  9498.878883                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9498.878883                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  9498.878883                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9498.878883                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1953942                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     45031637                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       45031637                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2732749                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2732750                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  24316674984                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  24316674984                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     47764386                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     47764387                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.057213                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.057213                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  8898.246778                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8898.243522                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       778327                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       778327                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1954422                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1954422                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18589853871                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18589853871                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040918                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040918                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  9511.688812                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9511.688812                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     10636107                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      10636107                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         4976                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4976                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     23887422                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23887422                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     10641083                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     10641083                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000468                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000468                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4800.526929                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4800.526929                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         4976                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4976                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     22230414                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     22230414                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000468                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000468                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4467.526929                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4467.526929                       # average WriteReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.659090                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           57628919                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1954454                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.485943                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150876141                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   510.659090                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001953                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.997381                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999334                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          419                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        469198214                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       469198214                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     23700006                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23700028                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     23700006                       # number of overall hits
system.cpu3.icache.overall_hits::total       23700028                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          123                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           126                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          123                       # number of overall misses
system.cpu3.icache.overall_misses::total          126                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     12006981                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     12006981                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     12006981                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     12006981                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     23700129                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23700154                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     23700129                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23700154                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.120000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.120000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 97617.731707                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 95293.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 97617.731707                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 95293.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     10156833                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     10156833                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     10156833                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     10156833                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 99576.794118                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 99576.794118                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 99576.794118                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 99576.794118                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     23700006                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23700028                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          123                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     12006981                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     12006981                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     23700129                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23700154                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 97617.731707                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 95293.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     10156833                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     10156833                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 99576.794118                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 99576.794118                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          104.653534                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           23700133                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         225715.552381                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   101.653534                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.198542                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.204401                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        189601337                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       189601337                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1954527                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       620055                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1448758                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4944                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4944                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1954528                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5872739                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5872949                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    250137344                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           250144064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       114871                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                7351744                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2074375                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000142                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.011904                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2074081     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 294      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2074375                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2604501558                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           7.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1954144899                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1835760                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1835760                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1835760                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1835760                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       118694                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       118800                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       118694                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       118800                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     10088901                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10133496360                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10143585261                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     10088901                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10133496360                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10143585261                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1954454                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1954560                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1954454                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1954560                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.060730                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.060781                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.060730                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.060781                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 98910.794118                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 85374.967227                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 85383.714318                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 98910.794118                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 85374.967227                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 85383.714318                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       114871                       # number of writebacks
system.cpu3.l2cache.writebacks::total          114871                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       118694                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       118796                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       118694                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       118796                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     10054935                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10093971591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10104026526                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     10054935                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10093971591                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10104026526                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.060730                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.060779                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.060730                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.060779                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 98577.794118                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 85041.970032                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 85053.592091                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 98577.794118                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 85041.970032                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 85053.592091                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               114871                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       612004                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       612004                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       612004                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       612004                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1341938                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1341938                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1341938                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1341938                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4944                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4944                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4944                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4944                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       446220                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       446220                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data       111555                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total       111555                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       444888                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       444888                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data       111222                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total       111222                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1835732                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1835732                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       118690                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       118796                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     10088901                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10133050140                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10143139041                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1954422                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1954528                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.060729                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.060780                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 98910.794118                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 85374.084927                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 85382.833100                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       118690                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       118792                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     10054935                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10093526703                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10103581638                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.060729                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.060778                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 98577.794118                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 85041.087733                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85052.710940                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4059.446674                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3913445                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          118967                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           32.895215                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     6.118093                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.081857                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.024985                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.356593                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4050.865146                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001494                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000020                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000575                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.988981                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.991076                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1507                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1689                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          625                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        62734103                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       62734103                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33299597060                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1154484                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        416889                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1024366                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            486383                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             229843                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            229842                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1154487                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       380837                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         5034                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3399309                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       352176                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4137356                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     16150528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       161088                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    144945984                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     14936064                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                176193664                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            558938                       # Total snoops (count)
system.l3bus.snoopTraffic                     4643520                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1943361                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1943361    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1943361                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1372635503                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            85848552                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1673982                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           755624182                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            79399670                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           52                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         2706                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       728429                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        14384                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              745571                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           52                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         2706                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       728429                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        14384                       # number of overall hits
system.l3cache.overall_hits::total             745571                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         2527                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       123196                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          545                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data         1964                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           81                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       406011                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       104310                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            638759                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         2527                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       123196                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          545                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data         1964                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           81                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       406011                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       104310                       # number of overall misses
system.l3cache.overall_misses::total           638759                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    209089701                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11721590622                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     54674604                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data    186574904                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      6849810                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  35521245517                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      9646011                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9415391517                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  57125062686                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    209089701                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11721590622                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     54674604                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data    186574904                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      6849810                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  35521245517                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      9646011                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9415391517                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  57125062686                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2579                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       125902                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          545                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data         1964                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           81                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1134440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       118694                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1384330                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2579                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       125902                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          545                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data         1964                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           81                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1134440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       118694                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1384330                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.979837                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.978507                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.357896                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.878814                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.461421                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.979837                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.978507                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.357896                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.878814                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.461421                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 82742.263949                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 95145.870174                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 100320.374312                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 94997.405295                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 84565.555556                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 87488.382130                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 94568.735294                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 90263.555910                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 89431.323372                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 82742.263949                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 95145.870174                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 100320.374312                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 94997.405295                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 84565.555556                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 87488.382130                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 94568.735294                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 90263.555910                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 89431.323372                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          72555                       # number of writebacks
system.l3cache.writebacks::total                72555                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         2527                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       123196                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          545                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data         1964                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       406011                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       104310                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       638736                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         2527                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       123196                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          545                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data         1964                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       406011                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       104310                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       638736                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    192259881                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10901111922                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     51044904                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    173494664                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      6310350                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  32817225577                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      8966691                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   8720693577                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  52871107566                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    192259881                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10901111922                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     51044904                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    173494664                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      6310350                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  32817225577                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      8966691                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   8720693577                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  52871107566                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.979837                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.978507                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.357896                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.878814                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.461404                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.979837                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.978507                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.357896                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.878814                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.461404                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 76082.263949                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 88485.924235                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93660.374312                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 88337.405295                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 77905.555556                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 80828.414937                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87908.735294                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 83603.619758                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 82774.585378                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 76082.263949                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 88485.924235                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93660.374312                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 88337.405295                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 77905.555556                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 80828.414937                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87908.735294                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 83603.619758                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 82774.585378                       # average overall mshr miss latency
system.l3cache.replacements                    558938                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       344334                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       344334                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       344334                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       344334                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1024366                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1024366                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1024366                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1024366                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          338                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       144877                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           145215                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        82232                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          618                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         1773                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          84628                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7526941514                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     63165437                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    170470692                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       428904                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7761006547                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        82570                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          618                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       146650                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       229843                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.995907                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.012090                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.368199                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 91532.998273                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 102209.444984                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 96148.162437                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data       107226                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 91707.313738                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        82232                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          618                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         1773                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        84627                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6979283054                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     59049557                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    158662512                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       402264                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   7197397387                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.995907                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.012090                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.368195                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84873.079264                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 95549.444984                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 89488.162437                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data       100566                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 85048.476101                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           52                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         2368                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       583552                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        14384                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       600356                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         2527                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        40964                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          545                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1346                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       404238                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       104306                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       554131                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    209089701                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4194649108                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     54674604                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    123409467                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      6849810                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  35350774825                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9646011                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   9414962613                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  49364056139                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2579                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        43332                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          545                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1346                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       987790                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       118690                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1154487                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.979837                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945352                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.409235                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.878810                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.479980                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 82742.263949                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102398.425642                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 100320.374312                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 91686.082467                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 84565.555556                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87450.400074                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94568.735294                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 90262.905423                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 89083.729550                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2527                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        40964                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          545                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1346                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       404238                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       104306                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       554109                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    192259881                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   3921828868                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     51044904                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    114445107                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      6310350                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  32658563065                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8966691                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8720291313                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  45673710179                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.979837                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945352                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.409235                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.878810                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.479961                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 76082.263949                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95738.425642                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 93660.374312                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85026.082467                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 77905.555556                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80790.433025                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 87908.735294                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 83602.969273                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 82427.302533                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59534.120449                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2114271                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1368700                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.544729                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815211958997                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59534.120449                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.908419                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.908419                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64191                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          598                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3356                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        26046                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        34191                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.979477                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             45417180                       # Number of tag accesses
system.l3cache.tags.data_accesses            45417180                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     72555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    123187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      1964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        81.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    406006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    104265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006243848918                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4503                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4503                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1277598                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68719                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      638736                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72555                       # Number of write requests accepted
system.mem_ctrls.readBursts                    638736                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    72555                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     59                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                638736                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                72555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  285735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   98641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   50490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   21649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   4690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     141.832778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.730679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1558.760812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         4472     99.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           23      0.51%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            6      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-104447            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4503                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.100822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.093981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.495701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4294     95.36%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.62%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              141      3.13%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.56%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.22%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4503                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                40879104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4643520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1227.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33299511156                       # Total gap between requests
system.mem_ctrls.avgGap                      46815.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       161728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      7883904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        34880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       125696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     25984320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6672896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4640128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 4856754.006393971853                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 236756667.602551579475                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1047459.807473175577                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 3774699.196105168667                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 155677.512670325174                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 780319117.675498485565                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 196038.349288557627                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 200389631.864923268557                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 139344827.452147126198                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         2527                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       123196                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          545                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data         1964                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           81                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       406011                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       104310                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        72555                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     97560104                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   6282041726                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     30624192                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     99871442                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      3272967                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  17595669194                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      5144886                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4812598784                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1625387416633                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     38607.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     50992.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     56191.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     50851.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     40407.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     43337.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     50440.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     46137.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22402142.05                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       161728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      7884480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        34880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       125696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     25984576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6675776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      40880320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       161728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       208960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4643520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4643520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         2527                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       123195                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          545                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data         1964                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       406009                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       104309                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         638755                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        72555                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         72555                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         9610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         9610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      4856754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    236773965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1047460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      3774699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       155678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    780326805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       196038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    200476119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1227651724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      4856754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1047460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       155678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       196038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6275149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    139446691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       139446691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    139446691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         9610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         9610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      4856754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    236773965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1047460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      3774699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       155678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    780326805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       196038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    200476119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1367098414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               638674                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               72502                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        20904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        20021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        20587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        19557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        19798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        18818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        18454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        18744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        19014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        18218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        19718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        21719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        20790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        17785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        20523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        18546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        21154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        20174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        19724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        22750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         2044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         2397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         2610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         2241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         2077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         2585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         2028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         2329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         2478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         2179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         2432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         2808                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             17755097687                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2128061768                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        28926783295                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                27799.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45291.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              424204                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12208                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       274746                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   165.658637                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.686616                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   244.596436                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       201461     73.33%     73.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31527     11.47%     84.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9599      3.49%     88.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5599      2.04%     90.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3721      1.35%     91.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4467      1.63%     93.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3374      1.23%     94.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1480      0.54%     95.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13518      4.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       274746                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              40875136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4640128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1227.496046                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              139.344827                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.12                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    856917655.776001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1139186403.095985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2686460969.606374                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  272498476.991996                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11871300887.475349                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28065731930.914898                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 173302363.315203                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  45065398687.176018                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1353.331245                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     24460094                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2999150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30275986966                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             554128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72555                       # Transaction distribution
system.membus.trans_dist::CleanEvict           486383                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84628                       # Transaction distribution
system.membus.trans_dist::ReadExResp            84627                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         554131                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1836452                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1836452                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1836452                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     45523840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     45523840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                45523840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            638759                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  638759    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              638759                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           495468752                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1170645130                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       13237599                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      7590290                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       111534                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4262964                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4225414                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.119157                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1731621                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      1663889                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1646698                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        17191                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         2197                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      4609543                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          423                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       104243                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     98971965                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.324091                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.974378                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     46855803     47.34%     47.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     12795318     12.93%     60.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3498409      3.53%     63.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7765181      7.85%     71.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4688565      4.74%     76.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3046235      3.08%     79.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3096308      3.13%     82.59% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3440279      3.48%     86.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     13785867     13.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     98971965                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    126937311                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     230019851                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           44942473                       # Number of memory references committed
system.switch_cpus0.commit.loads             34317699                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          12739807                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         113721258                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          150829031                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1695934                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        56755      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    111855291     48.63%     48.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        25482      0.01%     48.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     17746302      7.72%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      7275034      3.16%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      6199193      2.70%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     18204964      7.91%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        48938      0.02%     70.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      4728643      2.06%     72.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1214216      0.53%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     17718326      7.70%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt         4234      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      9264829      4.03%     84.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7240999      3.15%     87.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     25052870     10.89%     98.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      3383775      1.47%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    230019851                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     13785867                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15936975                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     52634464                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         18527342                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12399166                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        111141                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4170005                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        23795                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     235811853                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       109786                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           36752433                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           10834026                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               179522                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                95147                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     10698893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             131320671                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           13237599                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7603733                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             88658393                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         269798                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles        16313                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles       100596                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         16387253                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        27950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99609094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.390272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.313716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        59908074     60.14%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2112017      2.12%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3012312      3.02%     65.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4319141      4.34%     69.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2115860      2.12%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3281255      3.29%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2107473      2.12%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2539440      2.55%     79.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20213522     20.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99609094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.132378                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.313223                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           16404110                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                16941                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2458137                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         752650                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2736                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        387404                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1238277                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          1539                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33299607060                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        111141                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        20306557                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       15878030                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         26439403                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     36873957                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     235364028                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       364766                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      14401883                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2148363                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      17120022                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    256890831                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          528405672                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       215130445                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        172835970                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    251372742                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         5518089                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         56477815                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               319758708                       # The number of ROB reads
system.switch_cpus0.rob.writes              469896675                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        126937311                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          230019851                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52471441                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32619356                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1046560                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22377275                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21969239                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.176561                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8300701                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           33                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2895053                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2731146                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       163907                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       130868                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     52948115                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       980892                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92790741                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.855689                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.281021                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     16047859     17.29%     17.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7362519      7.93%     25.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5049937      5.44%     30.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10269813     11.07%     41.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3262625      3.52%     45.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2284054      2.46%     47.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3438084      3.71%     51.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3414939      3.68%     55.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41660911     44.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92790741                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000004                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450562967                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          131981251                       # Number of memory references committed
system.switch_cpus1.commit.loads             91550032                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44222772                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          94449964                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395548136                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6918503                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2383668      0.53%      0.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268536335     59.60%     60.13% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       963812      0.21%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1235506      0.27%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3069038      0.68%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       203930      0.05%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17111160      3.80%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        60184      0.01%     65.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7483234      1.66%     66.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       601057      0.13%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16892268      3.75%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        41524      0.01%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56358688     12.51%     83.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     33999091      7.55%     90.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35191344      7.81%     98.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6432128      1.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450562967                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41660911                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5990114                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15393164                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71353213                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6167234                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        996934                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21335711                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        66256                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     522060135                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       387378                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98405888                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42746150                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               598454                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               106280                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       982722                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             295130581                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52471441                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     33001086                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97854474                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2125402                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          107                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          666                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         45495843                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99900670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.349937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.951595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11818874     11.83%     11.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4197738      4.20%     16.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6690541      6.70%     22.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4401759      4.41%     27.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11977743     11.99%     39.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3260726      3.26%     42.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8478974      8.49%     50.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4004774      4.01%     54.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45069541     45.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99900670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.524721                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.951342                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45495953                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  186                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18566323                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11399815                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         3192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        18548                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4959361                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        69019                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33299607060                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        996934                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8983536                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6856533                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles           48                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74429926                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8633682                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     515837511                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        38802                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2424040                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1651414                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       2973951                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    521980554                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1358483062                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       721022321                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        158301612                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455258675                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        66721740                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23300024                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               554640886                       # The number of ROB reads
system.switch_cpus1.rob.writes             1014139612                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000004                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450562967                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       40629007                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     27172774                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1630473                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     14121483                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       14102926                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.868590                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        5549793                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      5207430                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5153250                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        54180                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        11145                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    102298433                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1630439                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85582292                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.417329                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.578187                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     56134259     65.59%     65.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      8272057      9.67%     75.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3617009      4.23%     79.48% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3887848      4.54%     84.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2432025      2.84%     86.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1049709      1.23%     88.09% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       614334      0.72%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1134396      1.33%     90.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      8440655      9.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85582292                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     70383570                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     121298280                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           30808568                       # Number of memory references committed
system.switch_cpus2.commit.loads             24081133                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18106478                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          121150314                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2314933                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        75998      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     89750539     73.99%     74.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       159462      0.13%     74.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       503713      0.42%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     24081133     19.85%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6727435      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    121298280                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      8440655                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5112619                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     55697384                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32984051                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      4558684                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1638268                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     13099396                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     247968374                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          172                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           38297742                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           10023359                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               475946                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                85931                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1348273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             155039456                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           40629007                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     24805969                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97004438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3276604                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         30298921                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     99991013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.677318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.214308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        50764541     50.77%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3913228      3.91%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3437296      3.44%     58.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6196977      6.20%     64.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6035885      6.04%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3418567      3.42%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3266987      3.27%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         6169562      6.17%     83.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        16787970     16.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     99991013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.406295                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.550413                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30298921                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            6348412                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       20471439                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       113354                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         8603                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4934784                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads          692                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33299607060                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1638268                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         7166124                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       45533858                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         34950788                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     10701968                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     239266486                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       884031                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4773888                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       6594411                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        104705                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    250617845                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          640186569                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       358158623                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    128186315                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       122431418                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         12987870                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               300738350                       # The number of ROB reads
system.switch_cpus2.rob.writes              461684649                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         70383570                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          121298280                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       20335384                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     18285465                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       208464                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      8735554                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        8735267                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996715                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         217778                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       599466                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       599339                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          127                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     23138212                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       208422                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     96999275                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.963807                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.314462                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     37159173     38.31%     38.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15163116     15.63%     53.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4651055      4.79%     58.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      4670234      4.81%     63.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5903585      6.09%     69.64% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1959523      2.02%     71.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2004254      2.07%     73.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       332932      0.34%     74.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     25155403     25.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     96999275                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    188594198                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     287487155                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           56761256                       # Number of memory references committed
system.switch_cpus3.commit.loads             46120173                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18501392                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         160949603                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          173699891                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       214117                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          991      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    139924599     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1482078      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      2570116      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      3874790      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1498819      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     31860677     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      9185577      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1719661      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     37127504     12.91%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1481087      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      8096134      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3000611      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     38024039     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7640472      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    287487155                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     25155403                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8124062                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     50703376                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25461517                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15483010                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        208882                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      8715263                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           42                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     314369411                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          171                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           48133563                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12964234                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                47557                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       208036                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             208714772                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           20335384                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9552384                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             99563890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         417848                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         23700129                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           60                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99980850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.190122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.453861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        44719970     44.73%     44.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4623266      4.62%     49.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4874947      4.88%     54.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4265224      4.27%     58.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5586372      5.59%     64.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         4003483      4.00%     68.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1867651      1.87%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2106064      2.11%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27933873     27.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99980850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.203356                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.087173                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           23700129                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450475542                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             369176                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2809242                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       2762664                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33299607060                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        208882                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13341334                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       29404443                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         35558982                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     21467206                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     312981928                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        40540                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15331036                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2118972                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents            30                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    328710552                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          818553616                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       259511533                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        324081102                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    302586567                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        26123885                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         63710305                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               382469239                       # The number of ROB reads
system.switch_cpus3.rob.writes              624232438                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        188594198                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          287487155                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
