
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v
# synth_design -part xc7z020clg484-3 -top resultrecieve -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top resultrecieve -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 47798 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.996 ; gain = 68.895 ; free physical = 244609 ; free virtual = 313127
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'resultrecieve' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:165]
WARNING: [Synth 8-567] referenced signal 'rgResultData' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:163]
INFO: [Synth 8-6155] done synthesizing module 'resultrecieve' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.762 ; gain = 113.660 ; free physical = 244585 ; free virtual = 313104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.762 ; gain = 113.660 ; free physical = 244610 ; free virtual = 313128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.762 ; gain = 121.660 ; free physical = 244614 ; free virtual = 313132
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'id10b_reg[15:0]' into 'id10a_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:116]
INFO: [Synth 8-4471] merging register 'id10c_reg[15:0]' into 'id10a_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:117]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resultrecieve'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_id01c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_u01a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_v01a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_hit10a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_u10a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_v10a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'temp_valid01_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:170]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:170]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                 iSTATE3 |                              001 |                              001
                  iSTATE |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE5 |                              100 |                              100
                 iSTATE1 |                              101 |                              101
                 iSTATE2 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'resultrecieve'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:170]
WARNING: [Synth 8-327] inferring latch for variable 'temp_valid10_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:184]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id01a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:187]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id01b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:188]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id01c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:204]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit01a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:205]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit01b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:206]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit01c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:207]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit10a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:241]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit10b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:242]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit10c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:243]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u01a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:217]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u01b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:218]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u01c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:219]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v01a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:227]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v01b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:228]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v01c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:229]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u10a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:253]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u10b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:254]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u10c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:255]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v10a_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:263]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v10b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:264]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v10c_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v:265]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.762 ; gain = 129.660 ; free physical = 244592 ; free virtual = 313111
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module resultrecieve 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'id10a_reg[0]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[1]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[2]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[3]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[4]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[5]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[6]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[7]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[8]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[9]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[10]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[11]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[12]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[13]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3886] merging instance 'id10a_reg[14]' (FDRE) to 'id10a_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\id10a_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.742 ; gain = 260.641 ; free physical = 244359 ; free virtual = 312881
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.746 ; gain = 260.645 ; free physical = 244355 ; free virtual = 312876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.746 ; gain = 260.645 ; free physical = 244347 ; free virtual = 312868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.746 ; gain = 260.645 ; free physical = 244281 ; free virtual = 312802
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.746 ; gain = 260.645 ; free physical = 244281 ; free virtual = 312802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.746 ; gain = 260.645 ; free physical = 244281 ; free virtual = 312801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.746 ; gain = 260.645 ; free physical = 244281 ; free virtual = 312801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.746 ; gain = 260.645 ; free physical = 244281 ; free virtual = 312801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.746 ; gain = 260.645 ; free physical = 244280 ; free virtual = 312801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     8|
|2     |LUT6 |     3|
|3     |FDRE |   155|
|4     |LD   |   155|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   321|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.746 ; gain = 260.645 ; free physical = 244280 ; free virtual = 312801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.746 ; gain = 260.645 ; free physical = 244283 ; free virtual = 312804
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.750 ; gain = 260.645 ; free physical = 244294 ; free virtual = 312814
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.938 ; gain = 0.000 ; free physical = 244135 ; free virtual = 312656
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 155 instances were transformed.
  LD => LDCE: 155 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1843.938 ; gain = 411.934 ; free physical = 244200 ; free virtual = 312720
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.578 ; gain = 543.641 ; free physical = 246047 ; free virtual = 314565
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.578 ; gain = 0.000 ; free physical = 246041 ; free virtual = 314559
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.590 ; gain = 0.000 ; free physical = 246047 ; free virtual = 314565
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245644 ; free virtual = 314162

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12a2835ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245644 ; free virtual = 314162

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245637 ; free virtual = 314156
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245637 ; free virtual = 314156
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245637 ; free virtual = 314155
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245637 ; free virtual = 314155
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245633 ; free virtual = 314151
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245633 ; free virtual = 314151
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245633 ; free virtual = 314151
Ending Logic Optimization Task | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245633 ; free virtual = 314151

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245627 ; free virtual = 314145

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12a2835ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245627 ; free virtual = 314145

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245627 ; free virtual = 314145
Ending Netlist Obfuscation Task | Checksum: 12a2835ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245626 ; free virtual = 314144
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2464.609 ; gain = 0.000 ; free physical = 245625 ; free virtual = 314144
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 12a2835ec
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module resultrecieve ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2490.602 ; gain = 0.000 ; free physical = 245598 ; free virtual = 314117
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.602 ; gain = 0.000 ; free physical = 245593 ; free virtual = 314112
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2497.590 ; gain = 6.988 ; free physical = 245533 ; free virtual = 314052
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2665.734 ; gain = 175.133 ; free physical = 245523 ; free virtual = 314042
Power optimization passes: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2665.734 ; gain = 175.133 ; free physical = 245522 ; free virtual = 314041

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 245553 ; free virtual = 314071


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design resultrecieve ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 155
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12a2835ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 245554 ; free virtual = 314072
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12a2835ec
Power optimization: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2665.734 ; gain = 201.125 ; free physical = 245545 ; free virtual = 314063
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28489464 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 245576 ; free virtual = 314094
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 245576 ; free virtual = 314094
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 245578 ; free virtual = 314097
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 245578 ; free virtual = 314097
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12a2835ec

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 245578 ; free virtual = 314097

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 245578 ; free virtual = 314097
Ending Netlist Obfuscation Task | Checksum: 12a2835ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 245578 ; free virtual = 314097
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246350 ; free virtual = 314869
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 85b096c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246350 ; free virtual = 314869
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246349 ; free virtual = 314868

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 85b096c1

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246341 ; free virtual = 314860

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1339b00dc

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246338 ; free virtual = 314857

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1339b00dc

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246338 ; free virtual = 314857
Phase 1 Placer Initialization | Checksum: 1339b00dc

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246337 ; free virtual = 314857

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1339b00dc

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246335 ; free virtual = 314855
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: f6bdd20f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246249 ; free virtual = 314769

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f6bdd20f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246252 ; free virtual = 314773

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e901b9e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246246 ; free virtual = 314767

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d7a9091f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246241 ; free virtual = 314761

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d7a9091f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246240 ; free virtual = 314759

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19b25ce78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246207 ; free virtual = 314727

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19b25ce78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246205 ; free virtual = 314726

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19b25ce78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246203 ; free virtual = 314724
Phase 3 Detail Placement | Checksum: 19b25ce78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246203 ; free virtual = 314723

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 19b25ce78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246201 ; free virtual = 314721

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19b25ce78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246215 ; free virtual = 314735

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19b25ce78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246214 ; free virtual = 314734

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246214 ; free virtual = 314734
Phase 4.4 Final Placement Cleanup | Checksum: 19b25ce78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246213 ; free virtual = 314732
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19b25ce78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246212 ; free virtual = 314732
Ending Placer Task | Checksum: daa7c11e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246214 ; free virtual = 314734
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246215 ; free virtual = 314734
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246206 ; free virtual = 314726

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246191 ; free virtual = 314713
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246186 ; free virtual = 314707

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246184 ; free virtual = 314705

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246181 ; free virtual = 314702
Phase 4 Rewire | Checksum: d4153ef1

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246181 ; free virtual = 314702

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246178 ; free virtual = 314700

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246177 ; free virtual = 314698

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246173 ; free virtual = 314694

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246171 ; free virtual = 314692

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246171 ; free virtual = 314691

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246169 ; free virtual = 314689

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246170 ; free virtual = 314689

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: d4153ef1

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246170 ; free virtual = 314690
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246170 ; free virtual = 314690
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246171 ; free virtual = 314691
Ending Physical Synthesis Task | Checksum: d4153ef1

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246171 ; free virtual = 314691
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246186 ; free virtual = 314706
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 246244 ; free virtual = 314764
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 247338 ; free virtual = 315859
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 54f72a5d ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "globalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "globalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultSource[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultSource[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultSource[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultSource[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultReady" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultReady". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgResultData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgResultData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: f0187c0a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244715 ; free virtual = 313239
Post Restoration Checksum: NetGraph: e4c03214 NumContArr: b5849f6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f0187c0a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244643 ; free virtual = 313167

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f0187c0a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244611 ; free virtual = 313134

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f0187c0a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244611 ; free virtual = 313134
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11abee186

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244593 ; free virtual = 313117
Phase 2 Router Initialization | Checksum: 11abee186

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244593 ; free virtual = 313116

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a2169996

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244646 ; free virtual = 313170

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 194779541

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313182
Phase 4 Rip-up And Reroute | Checksum: 194779541

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244658 ; free virtual = 313182

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 194779541

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244657 ; free virtual = 313181

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 194779541

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244657 ; free virtual = 313181
Phase 5 Delay and Skew Optimization | Checksum: 194779541

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244657 ; free virtual = 313181

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 194779541

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244654 ; free virtual = 313178
Phase 6.1 Hold Fix Iter | Checksum: 194779541

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244654 ; free virtual = 313178
Phase 6 Post Hold Fix | Checksum: 194779541

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244654 ; free virtual = 313178

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00833592 %
  Global Horizontal Routing Utilization  = 0.0148749 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 194779541

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244651 ; free virtual = 313175

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 194779541

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244651 ; free virtual = 313175

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ef087528

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244650 ; free virtual = 313174

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1ef087528

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244650 ; free virtual = 313174
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244681 ; free virtual = 313205

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244680 ; free virtual = 313204
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244679 ; free virtual = 313203
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244674 ; free virtual = 313200
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.734 ; gain = 0.000 ; free physical = 244677 ; free virtual = 313203
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultReady" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "rgResultSource[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2812.238 ; gain = 0.000 ; free physical = 244134 ; free virtual = 312660
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:21:19 2022...
