 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
Design : matrix_alu
Version: O-2018.06-SP1
Date   : Fri Dec  1 16:26:24 2023
****************************************

Operating Conditions: axk220238_axk230133   Library: axk220238_axk230133
Wire Load Model Mode: top

  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[31]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_2/mult_37/AN1_0/OUT (INV)            0.13      0.11      10.11 f    d 
  mat_mul/dp_cluster_2/mult_37/A_notx[0] (net)     8                0.00      10.11 f
  mat_mul/dp_cluster_2/mult_37/AN1_0_2/OUT (NOR)          0.12      0.10      10.22 r    d 
  mat_mul/dp_cluster_2/mult_37/ab[0][2] (net)     2                 0.00      10.22 r
  U711/OUT (XOR)                                          0.09      0.08      10.29 f
  n416 (net)                                    2                   0.00      10.29 f
  U308/OUT (AOI22)                                        0.10      0.09      10.39 r
  n415 (net)                                    2                   0.00      10.39 r
  U1185/OUT (INV)                                         0.05      0.04      10.43 f
  n422 (net)                                    2                   0.00      10.43 f
  U2227/OUT (OR)                                          0.03      0.08      10.50 f
  n421 (net)                                    1                   0.00      10.50 f
  U309/OUT (AOI22)                                        0.10      0.07      10.57 r
  n419 (net)                                    2                   0.00      10.57 r
  U1186/OUT (INV)                                         0.05      0.04      10.61 f
  n426 (net)                                    2                   0.00      10.61 f
  U2228/OUT (OR)                                          0.03      0.08      10.69 f
  n425 (net)                                    1                   0.00      10.69 f
  U310/OUT (AOI22)                                        0.10      0.07      10.75 r
  n423 (net)                                    2                   0.00      10.75 r
  U1187/OUT (INV)                                         0.05      0.04      10.79 f
  n430 (net)                                    2                   0.00      10.79 f
  U2229/OUT (OR)                                          0.03      0.08      10.87 f
  n429 (net)                                    1                   0.00      10.87 f
  U311/OUT (AOI22)                                        0.10      0.07      10.94 r
  n427 (net)                                    2                   0.00      10.94 r
  U1188/OUT (INV)                                         0.05      0.04      10.98 f
  n434 (net)                                    2                   0.00      10.98 f
  U2230/OUT (OR)                                          0.03      0.08      11.05 f
  n433 (net)                                    1                   0.00      11.05 f
  U312/OUT (AOI22)                                        0.07      0.05      11.11 r
  n431 (net)                                    1                   0.00      11.11 r
  U2273/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2278 (net)                                   1                   0.00      11.18 r
  U1699/OUT (XOR)                                         0.09      0.09      11.27 r
  n1824 (net)                                   1                   0.00      11.27 r
  U714/OUT (XOR)                                          0.09      0.09      11.35 r
  mat_mul/dp_cluster_2/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[0].temp_res0_w[7] (net)     1     0.00    11.35 r
  U2274/OUT (XNOR)                                        0.09      0.08      11.44 r
  n2056 (net)                                   1                   0.00      11.44 r
  U1032/OUT (XOR)                                         0.07      0.08      11.52 r
  m_mul[31] (net)                               1                   0.00      11.52 r
  U84/OUT (AOI22)                                         0.15      0.06      11.58 f
  n12 (net)                                     1                   0.00      11.58 f
  U82/OUT (NAND)                                          0.06      0.06      11.64 r
  N36 (net)                                     1                   0.00      11.64 r
  C_reg_reg[31]/D (DFF)                                   0.06      0.00      11.64 r
  data arrival time                                                           11.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[31]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.03      39.77
  data required time                                                          39.77
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.77
  data arrival time                                                          -11.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.14


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[23]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_3/mult_37_G2_G1/AN1_0/OUT (INV)      0.13      0.11      10.11 f    d 
  mat_mul/dp_cluster_3/mult_37_G2_G1/A_notx[0] (net)     8          0.00      10.11 f
  mat_mul/dp_cluster_3/mult_37_G2_G1/AN1_0_2/OUT (NOR)     0.12     0.10      10.22 r    d 
  mat_mul/dp_cluster_3/mult_37_G2_G1/ab[0][2] (net)     2           0.00      10.22 r
  U683/OUT (XOR)                                          0.09      0.08      10.29 f
  n296 (net)                                    2                   0.00      10.29 f
  U278/OUT (AOI22)                                        0.10      0.09      10.39 r
  n295 (net)                                    2                   0.00      10.39 r
  U1153/OUT (INV)                                         0.05      0.04      10.43 f
  n302 (net)                                    2                   0.00      10.43 f
  U2143/OUT (OR)                                          0.03      0.08      10.50 f
  n301 (net)                                    1                   0.00      10.50 f
  U279/OUT (AOI22)                                        0.10      0.07      10.57 r
  n299 (net)                                    2                   0.00      10.57 r
  U1154/OUT (INV)                                         0.05      0.04      10.61 f
  n306 (net)                                    2                   0.00      10.61 f
  U2144/OUT (OR)                                          0.03      0.08      10.69 f
  n305 (net)                                    1                   0.00      10.69 f
  U280/OUT (AOI22)                                        0.10      0.07      10.75 r
  n303 (net)                                    2                   0.00      10.75 r
  U1155/OUT (INV)                                         0.05      0.04      10.79 f
  n310 (net)                                    2                   0.00      10.79 f
  U2145/OUT (OR)                                          0.03      0.08      10.87 f
  n309 (net)                                    1                   0.00      10.87 f
  U281/OUT (AOI22)                                        0.10      0.07      10.94 r
  n307 (net)                                    2                   0.00      10.94 r
  U1156/OUT (INV)                                         0.05      0.04      10.98 f
  n314 (net)                                    2                   0.00      10.98 f
  U2146/OUT (OR)                                          0.03      0.08      11.05 f
  n313 (net)                                    1                   0.00      11.05 f
  U282/OUT (AOI22)                                        0.07      0.05      11.11 r
  n311 (net)                                    1                   0.00      11.11 r
  U2189/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2256 (net)                                   1                   0.00      11.18 r
  U1669/OUT (XOR)                                         0.09      0.09      11.27 r
  n1804 (net)                                   1                   0.00      11.27 r
  U686/OUT (XOR)                                          0.09      0.09      11.35 r
  mat_mul/dp_cluster_3/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[0].temp_res0_w[7] (net)     1     0.00    11.35 r
  U2190/OUT (XNOR)                                        0.09      0.08      11.44 r
  n2063 (net)                                   1                   0.00      11.44 r
  U1041/OUT (XOR)                                         0.07      0.08      11.52 r
  m_mul[23] (net)                               1                   0.00      11.52 r
  U108/OUT (AOI22)                                        0.15      0.06      11.58 f
  n28 (net)                                     1                   0.00      11.58 f
  U106/OUT (NAND)                                         0.06      0.06      11.64 r
  N28 (net)                                     1                   0.00      11.64 r
  C_reg_reg[23]/D (DFF)                                   0.06      0.00      11.64 r
  data arrival time                                                           11.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[23]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.03      39.77
  data required time                                                          39.77
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.77
  data arrival time                                                          -11.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.14


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[15]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_0/mult_37_G2/AN1_0/OUT (INV)         0.13      0.11      10.11 f    d 
  mat_mul/dp_cluster_0/mult_37_G2/A_notx[0] (net)     8             0.00      10.11 f
  mat_mul/dp_cluster_0/mult_37_G2/AN1_0_2/OUT (NOR)       0.12      0.10      10.22 r    d 
  mat_mul/dp_cluster_0/mult_37_G2/ab[0][2] (net)     2              0.00      10.22 r
  U767/OUT (XOR)                                          0.09      0.08      10.29 f
  n656 (net)                                    2                   0.00      10.29 f
  U368/OUT (AOI22)                                        0.10      0.09      10.39 r
  n655 (net)                                    2                   0.00      10.39 r
  U1249/OUT (INV)                                         0.05      0.04      10.43 f
  n662 (net)                                    2                   0.00      10.43 f
  U2395/OUT (OR)                                          0.03      0.08      10.50 f
  n661 (net)                                    1                   0.00      10.50 f
  U369/OUT (AOI22)                                        0.10      0.07      10.57 r
  n659 (net)                                    2                   0.00      10.57 r
  U1250/OUT (INV)                                         0.05      0.04      10.61 f
  n666 (net)                                    2                   0.00      10.61 f
  U2396/OUT (OR)                                          0.03      0.08      10.69 f
  n665 (net)                                    1                   0.00      10.69 f
  U370/OUT (AOI22)                                        0.10      0.07      10.75 r
  n663 (net)                                    2                   0.00      10.75 r
  U1251/OUT (INV)                                         0.05      0.04      10.79 f
  n670 (net)                                    2                   0.00      10.79 f
  U2397/OUT (OR)                                          0.03      0.08      10.87 f
  n669 (net)                                    1                   0.00      10.87 f
  U371/OUT (AOI22)                                        0.10      0.07      10.94 r
  n667 (net)                                    2                   0.00      10.94 r
  U1252/OUT (INV)                                         0.05      0.04      10.98 f
  n674 (net)                                    2                   0.00      10.98 f
  U2398/OUT (OR)                                          0.03      0.08      11.05 f
  n673 (net)                                    1                   0.00      11.05 f
  U372/OUT (AOI22)                                        0.07      0.05      11.11 r
  n671 (net)                                    1                   0.00      11.11 r
  U2441/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2322 (net)                                   1                   0.00      11.18 r
  U1759/OUT (XOR)                                         0.09      0.09      11.27 r
  n1864 (net)                                   1                   0.00      11.27 r
  U770/OUT (XOR)                                          0.09      0.09      11.35 r
  mat_mul/dp_cluster_0/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[0].temp_res0_w[7] (net)     1     0.00    11.35 r
  U2443/OUT (XNOR)                                        0.09      0.08      11.44 r
  n2069 (net)                                   1                   0.00      11.44 r
  U1047/OUT (XOR)                                         0.07      0.08      11.52 r
  m_mul[15] (net)                               1                   0.00      11.52 r
  U132/OUT (AOI22)                                        0.15      0.06      11.58 f
  n44 (net)                                     1                   0.00      11.58 f
  U130/OUT (NAND)                                         0.06      0.06      11.64 r
  N20 (net)                                     1                   0.00      11.64 r
  C_reg_reg[15]/D (DFF)                                   0.06      0.00      11.64 r
  data arrival time                                                           11.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[15]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.03      39.77
  data required time                                                          39.77
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.77
  data arrival time                                                          -11.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.14


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[7]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_1/mult_37_G2_G2/AN1_0/OUT (INV)      0.13      0.11      10.11 f    d 
  mat_mul/dp_cluster_1/mult_37_G2_G2/A_notx[0] (net)     8          0.00      10.11 f
  mat_mul/dp_cluster_1/mult_37_G2_G2/AN1_0_2/OUT (NOR)     0.12     0.10      10.22 r    d 
  mat_mul/dp_cluster_1/mult_37_G2_G2/ab[0][2] (net)     2           0.00      10.22 r
  U739/OUT (XOR)                                          0.09      0.08      10.29 f
  n536 (net)                                    2                   0.00      10.29 f
  U338/OUT (AOI22)                                        0.10      0.09      10.39 r
  n535 (net)                                    2                   0.00      10.39 r
  U1217/OUT (INV)                                         0.05      0.04      10.43 f
  n542 (net)                                    2                   0.00      10.43 f
  U2311/OUT (OR)                                          0.03      0.08      10.50 f
  n541 (net)                                    1                   0.00      10.50 f
  U339/OUT (AOI22)                                        0.10      0.07      10.57 r
  n539 (net)                                    2                   0.00      10.57 r
  U1218/OUT (INV)                                         0.05      0.04      10.61 f
  n546 (net)                                    2                   0.00      10.61 f
  U2312/OUT (OR)                                          0.03      0.08      10.69 f
  n545 (net)                                    1                   0.00      10.69 f
  U340/OUT (AOI22)                                        0.10      0.07      10.75 r
  n543 (net)                                    2                   0.00      10.75 r
  U1219/OUT (INV)                                         0.05      0.04      10.79 f
  n550 (net)                                    2                   0.00      10.79 f
  U2313/OUT (OR)                                          0.03      0.08      10.87 f
  n549 (net)                                    1                   0.00      10.87 f
  U341/OUT (AOI22)                                        0.10      0.07      10.94 r
  n547 (net)                                    2                   0.00      10.94 r
  U1220/OUT (INV)                                         0.05      0.04      10.98 f
  n554 (net)                                    2                   0.00      10.98 f
  U2314/OUT (OR)                                          0.03      0.08      11.05 f
  n553 (net)                                    1                   0.00      11.05 f
  U342/OUT (AOI22)                                        0.07      0.05      11.11 r
  n551 (net)                                    1                   0.00      11.11 r
  U2357/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2300 (net)                                   1                   0.00      11.18 r
  U1729/OUT (XOR)                                         0.09      0.09      11.27 r
  n1844 (net)                                   1                   0.00      11.27 r
  U742/OUT (XOR)                                          0.09      0.09      11.35 r
  mat_mul/dp_cluster_1/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[0].temp_res0_w[7] (net)     1     0.00    11.35 r
  U2358/OUT (XNOR)                                        0.09      0.08      11.44 r
  n2051 (net)                                   1                   0.00      11.44 r
  U1025/OUT (XOR)                                         0.07      0.08      11.52 r
  m_mul[7] (net)                                1                   0.00      11.52 r
  U169/OUT (AOI22)                                        0.15      0.06      11.58 f
  n60 (net)                                     1                   0.00      11.58 f
  U167/OUT (NAND)                                         0.06      0.06      11.64 r
  N12 (net)                                     1                   0.00      11.64 r
  C_reg_reg[7]/D (DFF)                                    0.06      0.00      11.64 r
  data arrival time                                                           11.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[7]/CLK (DFF)                                            0.00      39.80 f
  library setup time                                               -0.03      39.77
  data required time                                                          39.77
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.77
  data arrival time                                                          -11.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.14


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[30]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/ab[0][1] (net)     2        0.00      10.21 r
  U1168/OUT (NAND)                                        0.11      0.09      10.30 f
  n2108 (net)                                   3                   0.00      10.30 f
  U2211/OUT (NAND)                                        0.05      0.05      10.35 r
  n357 (net)                                    1                   0.00      10.35 r
  U293/OUT (AOI22)                                        0.10      0.07      10.42 f
  n355 (net)                                    2                   0.00      10.42 f
  U1169/OUT (INV)                                         0.06      0.05      10.48 r
  n362 (net)                                    2                   0.00      10.48 r
  U2212/OUT (OR)                                          0.03      0.05      10.53 r
  n361 (net)                                    1                   0.00      10.53 r
  U294/OUT (AOI22)                                        0.10      0.06      10.59 f
  n359 (net)                                    2                   0.00      10.59 f
  U1170/OUT (INV)                                         0.06      0.05      10.64 r
  n366 (net)                                    2                   0.00      10.64 r
  U2213/OUT (OR)                                          0.03      0.05      10.69 r
  n365 (net)                                    1                   0.00      10.69 r
  U295/OUT (AOI22)                                        0.10      0.06      10.75 f
  n363 (net)                                    2                   0.00      10.75 f
  U1171/OUT (INV)                                         0.06      0.05      10.81 r
  n370 (net)                                    2                   0.00      10.81 r
  U2214/OUT (OR)                                          0.03      0.05      10.86 r
  n369 (net)                                    1                   0.00      10.86 r
  U296/OUT (AOI22)                                        0.10      0.06      10.92 f
  n367 (net)                                    2                   0.00      10.92 f
  U1685/OUT (XOR)                                         0.08      0.09      11.01 f
  n2165 (net)                                   1                   0.00      11.01 f
  U1551/OUT (XNOR)                                        0.12      0.10      11.11 f
  mat_mul/dp_cluster_2/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[6] (net)     3     0.00    11.11 f
  U2275/OUT (XNOR)                                        0.09      0.09      11.20 f
  n2057 (net)                                   1                   0.00      11.20 f
  U1033/OUT (XOR)                                         0.06      0.09      11.29 f
  m_mul[30] (net)                               1                   0.00      11.29 f
  U87/OUT (AOI22)                                         0.09      0.06      11.35 r
  n14 (net)                                     1                   0.00      11.35 r
  U85/OUT (NAND)                                          0.06      0.05      11.40 f
  N35 (net)                                     1                   0.00      11.40 f
  C_reg_reg[30]/D (DFF)                                   0.06      0.00      11.40 f
  data arrival time                                                           11.40

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[30]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.40
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.35


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[22]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/ab[0][1] (net)     2        0.00      10.21 r
  U1136/OUT (NAND)                                        0.11      0.09      10.30 f
  n2104 (net)                                   3                   0.00      10.30 f
  U2127/OUT (NAND)                                        0.05      0.05      10.35 r
  n237 (net)                                    1                   0.00      10.35 r
  U263/OUT (AOI22)                                        0.10      0.07      10.42 f
  n235 (net)                                    2                   0.00      10.42 f
  U1137/OUT (INV)                                         0.06      0.05      10.48 r
  n242 (net)                                    2                   0.00      10.48 r
  U2128/OUT (OR)                                          0.03      0.05      10.53 r
  n241 (net)                                    1                   0.00      10.53 r
  U264/OUT (AOI22)                                        0.10      0.06      10.59 f
  n239 (net)                                    2                   0.00      10.59 f
  U1138/OUT (INV)                                         0.06      0.05      10.64 r
  n246 (net)                                    2                   0.00      10.64 r
  U2129/OUT (OR)                                          0.03      0.05      10.69 r
  n245 (net)                                    1                   0.00      10.69 r
  U265/OUT (AOI22)                                        0.10      0.06      10.75 f
  n243 (net)                                    2                   0.00      10.75 f
  U1139/OUT (INV)                                         0.06      0.05      10.81 r
  n250 (net)                                    2                   0.00      10.81 r
  U2130/OUT (OR)                                          0.03      0.05      10.86 r
  n249 (net)                                    1                   0.00      10.86 r
  U266/OUT (AOI22)                                        0.10      0.06      10.92 f
  n247 (net)                                    2                   0.00      10.92 f
  U1655/OUT (XOR)                                         0.08      0.09      11.01 f
  n2159 (net)                                   1                   0.00      11.01 f
  U1545/OUT (XNOR)                                        0.12      0.10      11.11 f
  mat_mul/dp_cluster_3/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[6] (net)     3     0.00    11.11 f
  U2191/OUT (XNOR)                                        0.09      0.09      11.20 f
  n2064 (net)                                   1                   0.00      11.20 f
  U1042/OUT (XOR)                                         0.06      0.09      11.29 f
  m_mul[22] (net)                               1                   0.00      11.29 f
  U111/OUT (AOI22)                                        0.09      0.06      11.35 r
  n30 (net)                                     1                   0.00      11.35 r
  U109/OUT (NAND)                                         0.06      0.05      11.40 f
  N27 (net)                                     1                   0.00      11.40 f
  C_reg_reg[22]/D (DFF)                                   0.06      0.00      11.40 f
  data arrival time                                                           11.40

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[22]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.40
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.35


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[14]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/ab[0][1] (net)     2        0.00      10.21 r
  U1232/OUT (NAND)                                        0.11      0.09      10.30 f
  n2116 (net)                                   3                   0.00      10.30 f
  U2379/OUT (NAND)                                        0.05      0.05      10.35 r
  n597 (net)                                    1                   0.00      10.35 r
  U353/OUT (AOI22)                                        0.10      0.07      10.42 f
  n595 (net)                                    2                   0.00      10.42 f
  U1233/OUT (INV)                                         0.06      0.05      10.48 r
  n602 (net)                                    2                   0.00      10.48 r
  U2380/OUT (OR)                                          0.03      0.05      10.53 r
  n601 (net)                                    1                   0.00      10.53 r
  U354/OUT (AOI22)                                        0.10      0.06      10.59 f
  n599 (net)                                    2                   0.00      10.59 f
  U1234/OUT (INV)                                         0.06      0.05      10.64 r
  n606 (net)                                    2                   0.00      10.64 r
  U2381/OUT (OR)                                          0.03      0.05      10.69 r
  n605 (net)                                    1                   0.00      10.69 r
  U355/OUT (AOI22)                                        0.10      0.06      10.75 f
  n603 (net)                                    2                   0.00      10.75 f
  U1235/OUT (INV)                                         0.06      0.05      10.81 r
  n610 (net)                                    2                   0.00      10.81 r
  U2382/OUT (OR)                                          0.03      0.05      10.86 r
  n609 (net)                                    1                   0.00      10.86 r
  U356/OUT (AOI22)                                        0.10      0.06      10.92 f
  n607 (net)                                    2                   0.00      10.92 f
  U1745/OUT (XOR)                                         0.08      0.09      11.01 f
  n2177 (net)                                   1                   0.00      11.01 f
  U1563/OUT (XNOR)                                        0.12      0.10      11.11 f
  mat_mul/dp_cluster_0/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[6] (net)     3     0.00    11.11 f
  U2444/OUT (XNOR)                                        0.09      0.09      11.20 f
  n2070 (net)                                   1                   0.00      11.20 f
  U1048/OUT (XOR)                                         0.06      0.09      11.29 f
  m_mul[14] (net)                               1                   0.00      11.29 f
  U135/OUT (AOI22)                                        0.09      0.06      11.35 r
  n46 (net)                                     1                   0.00      11.35 r
  U133/OUT (NAND)                                         0.06      0.05      11.40 f
  N19 (net)                                     1                   0.00      11.40 f
  C_reg_reg[14]/D (DFF)                                   0.06      0.00      11.40 f
  data arrival time                                                           11.40

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[14]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.40
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.35


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[6]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/ab[0][1] (net)     2        0.00      10.21 r
  U1200/OUT (NAND)                                        0.11      0.09      10.30 f
  n2112 (net)                                   3                   0.00      10.30 f
  U2295/OUT (NAND)                                        0.05      0.05      10.35 r
  n477 (net)                                    1                   0.00      10.35 r
  U323/OUT (AOI22)                                        0.10      0.07      10.42 f
  n475 (net)                                    2                   0.00      10.42 f
  U1201/OUT (INV)                                         0.06      0.05      10.48 r
  n482 (net)                                    2                   0.00      10.48 r
  U2296/OUT (OR)                                          0.03      0.05      10.53 r
  n481 (net)                                    1                   0.00      10.53 r
  U324/OUT (AOI22)                                        0.10      0.06      10.59 f
  n479 (net)                                    2                   0.00      10.59 f
  U1202/OUT (INV)                                         0.06      0.05      10.64 r
  n486 (net)                                    2                   0.00      10.64 r
  U2297/OUT (OR)                                          0.03      0.05      10.69 r
  n485 (net)                                    1                   0.00      10.69 r
  U325/OUT (AOI22)                                        0.10      0.06      10.75 f
  n483 (net)                                    2                   0.00      10.75 f
  U1203/OUT (INV)                                         0.06      0.05      10.81 r
  n490 (net)                                    2                   0.00      10.81 r
  U2298/OUT (OR)                                          0.03      0.05      10.86 r
  n489 (net)                                    1                   0.00      10.86 r
  U326/OUT (AOI22)                                        0.10      0.06      10.92 f
  n487 (net)                                    2                   0.00      10.92 f
  U1715/OUT (XOR)                                         0.08      0.09      11.01 f
  n2171 (net)                                   1                   0.00      11.01 f
  U1557/OUT (XNOR)                                        0.12      0.10      11.11 f
  mat_mul/dp_cluster_1/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[6] (net)     3     0.00    11.11 f
  U2359/OUT (XNOR)                                        0.09      0.09      11.20 f
  n2052 (net)                                   1                   0.00      11.20 f
  U1026/OUT (XOR)                                         0.06      0.09      11.29 f
  m_mul[6] (net)                                1                   0.00      11.29 f
  U182/OUT (AOI22)                                        0.09      0.06      11.35 r
  n62 (net)                                     1                   0.00      11.35 r
  U180/OUT (NAND)                                         0.06      0.05      11.40 f
  N11 (net)                                     1                   0.00      11.40 f
  C_reg_reg[6]/D (DFF)                                    0.06      0.00      11.40 f
  data arrival time                                                           11.40

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[6]/CLK (DFF)                                            0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.40
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.35


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[127]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40/AN1_0/OUT (INV)           0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40/A_notx[0] (net)     8               0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40/AN1_0_2/OUT (NOR)         0.12      0.10      10.22 r    d 
  mat_kron/dp_cluster_0/mult_40/ab[0][2] (net)     2                0.00      10.22 r
  U991/OUT (XOR)                                          0.09      0.08      10.29 f
  n1616 (net)                                   2                   0.00      10.29 f
  U608/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1615 (net)                                   2                   0.00      10.39 r
  U1505/OUT (INV)                                         0.05      0.04      10.43 f
  n1622 (net)                                   2                   0.00      10.43 f
  U2957/OUT (OR)                                          0.03      0.08      10.50 f
  n1621 (net)                                   1                   0.00      10.50 f
  U609/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1619 (net)                                   2                   0.00      10.57 r
  U1506/OUT (INV)                                         0.05      0.04      10.61 f
  n1626 (net)                                   2                   0.00      10.61 f
  U2958/OUT (OR)                                          0.03      0.08      10.69 f
  n1625 (net)                                   1                   0.00      10.69 f
  U610/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1623 (net)                                   2                   0.00      10.75 r
  U1507/OUT (INV)                                         0.05      0.04      10.79 f
  n1630 (net)                                   2                   0.00      10.79 f
  U2959/OUT (OR)                                          0.03      0.08      10.87 f
  n1629 (net)                                   1                   0.00      10.87 f
  U611/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1627 (net)                                   2                   0.00      10.94 r
  U1508/OUT (INV)                                         0.05      0.04      10.98 f
  n1634 (net)                                   2                   0.00      10.98 f
  U2960/OUT (OR)                                          0.03      0.08      11.05 f
  n1633 (net)                                   1                   0.00      11.05 f
  U612/OUT (AOI22)                                        0.07      0.05      11.11 r
  n1631 (net)                                   1                   0.00      11.11 r
  U2976/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2498 (net)                                   1                   0.00      11.18 r
  U1999/OUT (XOR)                                         0.09      0.09      11.27 r
  n2024 (net)                                   1                   0.00      11.27 r
  U994/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[127] (net)                              1                   0.00      11.34 r
  U151/OUT (AND)                                          0.03      0.07      11.41 r
  N132 (net)                                    1                   0.00      11.41 r
  C_reg_reg[127]/D (DFF)                                  0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[127]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[119]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/ab[0][2] (net)     2     0.00     10.22 r
  U935/OUT (XOR)                                          0.09      0.08      10.29 f
  n1376 (net)                                   2                   0.00      10.29 f
  U548/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1375 (net)                                   2                   0.00      10.39 r
  U1441/OUT (INV)                                         0.05      0.04      10.43 f
  n1382 (net)                                   2                   0.00      10.43 f
  U2825/OUT (OR)                                          0.03      0.08      10.50 f
  n1381 (net)                                   1                   0.00      10.50 f
  U549/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1379 (net)                                   2                   0.00      10.57 r
  U1442/OUT (INV)                                         0.05      0.04      10.61 f
  n1386 (net)                                   2                   0.00      10.61 f
  U2826/OUT (OR)                                          0.03      0.08      10.69 f
  n1385 (net)                                   1                   0.00      10.69 f
  U550/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1383 (net)                                   2                   0.00      10.75 r
  U1443/OUT (INV)                                         0.05      0.04      10.79 f
  n1390 (net)                                   2                   0.00      10.79 f
  U2827/OUT (OR)                                          0.03      0.08      10.87 f
  n1389 (net)                                   1                   0.00      10.87 f
  U551/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1387 (net)                                   2                   0.00      10.94 r
  U1444/OUT (INV)                                         0.05      0.04      10.98 f
  n1394 (net)                                   2                   0.00      10.98 f
  U2828/OUT (OR)                                          0.03      0.08      11.05 f
  n1393 (net)                                   1                   0.00      11.05 f
  U552/OUT (AOI22)                                        0.07      0.05      11.11 r
  n1391 (net)                                   1                   0.00      11.11 r
  U2844/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2454 (net)                                   1                   0.00      11.18 r
  U1939/OUT (XOR)                                         0.09      0.09      11.27 r
  n1984 (net)                                   1                   0.00      11.27 r
  U938/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[119] (net)                              1                   0.00      11.34 r
  U162/OUT (AND)                                          0.03      0.07      11.41 r
  N124 (net)                                    1                   0.00      11.41 r
  C_reg_reg[119]/D (DFF)                                  0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[119]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[87]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/ab[0][2] (net)     2     0.00     10.22 r
  U837/OUT (XOR)                                          0.09      0.08      10.29 f
  n956 (net)                                    2                   0.00      10.29 f
  U443/OUT (AOI22)                                        0.10      0.09      10.39 r
  n955 (net)                                    2                   0.00      10.39 r
  U1329/OUT (INV)                                         0.05      0.04      10.43 f
  n962 (net)                                    2                   0.00      10.43 f
  U2594/OUT (OR)                                          0.03      0.08      10.50 f
  n961 (net)                                    1                   0.00      10.50 f
  U444/OUT (AOI22)                                        0.10      0.07      10.57 r
  n959 (net)                                    2                   0.00      10.57 r
  U1330/OUT (INV)                                         0.05      0.04      10.61 f
  n966 (net)                                    2                   0.00      10.61 f
  U2595/OUT (OR)                                          0.03      0.08      10.69 f
  n965 (net)                                    1                   0.00      10.69 f
  U445/OUT (AOI22)                                        0.10      0.07      10.75 r
  n963 (net)                                    2                   0.00      10.75 r
  U1331/OUT (INV)                                         0.05      0.04      10.79 f
  n970 (net)                                    2                   0.00      10.79 f
  U2596/OUT (OR)                                          0.03      0.08      10.87 f
  n969 (net)                                    1                   0.00      10.87 f
  U446/OUT (AOI22)                                        0.10      0.07      10.94 r
  n967 (net)                                    2                   0.00      10.94 r
  U1332/OUT (INV)                                         0.05      0.04      10.98 f
  n974 (net)                                    2                   0.00      10.98 f
  U2597/OUT (OR)                                          0.03      0.08      11.05 f
  n973 (net)                                    1                   0.00      11.05 f
  U447/OUT (AOI22)                                        0.07      0.05      11.11 r
  n971 (net)                                    1                   0.00      11.11 r
  U2613/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2377 (net)                                   1                   0.00      11.18 r
  U1834/OUT (XOR)                                         0.09      0.09      11.27 r
  n1914 (net)                                   1                   0.00      11.27 r
  U840/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[87] (net)                               1                   0.00      11.34 r
  U11/OUT (AND)                                           0.03      0.07      11.41 r
  N92 (net)                                     1                   0.00      11.41 r
  C_reg_reg[87]/D (DFF)                                   0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[87]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[79]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/ab[0][2] (net)     2       0.00      10.22 r
  U851/OUT (XOR)                                          0.09      0.08      10.29 f
  n1016 (net)                                   2                   0.00      10.29 f
  U458/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1015 (net)                                   2                   0.00      10.39 r
  U1345/OUT (INV)                                         0.05      0.04      10.43 f
  n1022 (net)                                   2                   0.00      10.43 f
  U2627/OUT (OR)                                          0.03      0.08      10.50 f
  n1021 (net)                                   1                   0.00      10.50 f
  U459/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1019 (net)                                   2                   0.00      10.57 r
  U1346/OUT (INV)                                         0.05      0.04      10.61 f
  n1026 (net)                                   2                   0.00      10.61 f
  U2628/OUT (OR)                                          0.03      0.08      10.69 f
  n1025 (net)                                   1                   0.00      10.69 f
  U460/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1023 (net)                                   2                   0.00      10.75 r
  U1347/OUT (INV)                                         0.05      0.04      10.79 f
  n1030 (net)                                   2                   0.00      10.79 f
  U2629/OUT (OR)                                          0.03      0.08      10.87 f
  n1029 (net)                                   1                   0.00      10.87 f
  U461/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1027 (net)                                   2                   0.00      10.94 r
  U1348/OUT (INV)                                         0.05      0.04      10.98 f
  n1034 (net)                                   2                   0.00      10.98 f
  U2630/OUT (OR)                                          0.03      0.08      11.05 f
  n1033 (net)                                   1                   0.00      11.05 f
  U462/OUT (AOI22)                                        0.07      0.05      11.11 r
  n1031 (net)                                   1                   0.00      11.11 r
  U2646/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2388 (net)                                   1                   0.00      11.18 r
  U1849/OUT (XOR)                                         0.09      0.09      11.27 r
  n1924 (net)                                   1                   0.00      11.27 r
  U854/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[79] (net)                               1                   0.00      11.34 r
  U22/OUT (AND)                                           0.03      0.07      11.41 r
  N84 (net)                                     1                   0.00      11.41 r
  C_reg_reg[79]/D (DFF)                                   0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[79]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[71]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/ab[0][2] (net)     2     0.00     10.22 r
  U795/OUT (XOR)                                          0.09      0.08      10.29 f
  n776 (net)                                    2                   0.00      10.29 f
  U398/OUT (AOI22)                                        0.10      0.09      10.39 r
  n775 (net)                                    2                   0.00      10.39 r
  U1281/OUT (INV)                                         0.05      0.04      10.43 f
  n782 (net)                                    2                   0.00      10.43 f
  U2495/OUT (OR)                                          0.03      0.08      10.50 f
  n781 (net)                                    1                   0.00      10.50 f
  U399/OUT (AOI22)                                        0.10      0.07      10.57 r
  n779 (net)                                    2                   0.00      10.57 r
  U1282/OUT (INV)                                         0.05      0.04      10.61 f
  n786 (net)                                    2                   0.00      10.61 f
  U2496/OUT (OR)                                          0.03      0.08      10.69 f
  n785 (net)                                    1                   0.00      10.69 f
  U400/OUT (AOI22)                                        0.10      0.07      10.75 r
  n783 (net)                                    2                   0.00      10.75 r
  U1283/OUT (INV)                                         0.05      0.04      10.79 f
  n790 (net)                                    2                   0.00      10.79 f
  U2497/OUT (OR)                                          0.03      0.08      10.87 f
  n789 (net)                                    1                   0.00      10.87 f
  U401/OUT (AOI22)                                        0.10      0.07      10.94 r
  n787 (net)                                    2                   0.00      10.94 r
  U1284/OUT (INV)                                         0.05      0.04      10.98 f
  n794 (net)                                    2                   0.00      10.98 f
  U2498/OUT (OR)                                          0.03      0.08      11.05 f
  n793 (net)                                    1                   0.00      11.05 f
  U402/OUT (AOI22)                                        0.07      0.05      11.11 r
  n791 (net)                                    1                   0.00      11.11 r
  U2514/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2344 (net)                                   1                   0.00      11.18 r
  U1789/OUT (XOR)                                         0.09      0.09      11.27 r
  n1884 (net)                                   1                   0.00      11.27 r
  U798/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[71] (net)                               1                   0.00      11.34 r
  U33/OUT (AND)                                           0.03      0.07      11.41 r
  N76 (net)                                     1                   0.00      11.41 r
  C_reg_reg[71]/D (DFF)                                   0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[71]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[63]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0/OUT (INV)        0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2/A_notx[0] (net)     8            0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0_2/OUT (NOR)      0.12      0.10      10.22 r    d 
  mat_kron/dp_cluster_0/mult_40_G2/ab[0][2] (net)     2             0.00      10.22 r
  U977/OUT (XOR)                                          0.09      0.08      10.29 f
  n1556 (net)                                   2                   0.00      10.29 f
  U593/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1555 (net)                                   2                   0.00      10.39 r
  U1489/OUT (INV)                                         0.05      0.04      10.43 f
  n1562 (net)                                   2                   0.00      10.43 f
  U2924/OUT (OR)                                          0.03      0.08      10.50 f
  n1561 (net)                                   1                   0.00      10.50 f
  U594/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1559 (net)                                   2                   0.00      10.57 r
  U1490/OUT (INV)                                         0.05      0.04      10.61 f
  n1566 (net)                                   2                   0.00      10.61 f
  U2925/OUT (OR)                                          0.03      0.08      10.69 f
  n1565 (net)                                   1                   0.00      10.69 f
  U595/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1563 (net)                                   2                   0.00      10.75 r
  U1491/OUT (INV)                                         0.05      0.04      10.79 f
  n1570 (net)                                   2                   0.00      10.79 f
  U2926/OUT (OR)                                          0.03      0.08      10.87 f
  n1569 (net)                                   1                   0.00      10.87 f
  U596/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1567 (net)                                   2                   0.00      10.94 r
  U1492/OUT (INV)                                         0.05      0.04      10.98 f
  n1574 (net)                                   2                   0.00      10.98 f
  U2927/OUT (OR)                                          0.03      0.08      11.05 f
  n1573 (net)                                   1                   0.00      11.05 f
  U597/OUT (AOI22)                                        0.07      0.05      11.11 r
  n1571 (net)                                   1                   0.00      11.11 r
  U2943/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2487 (net)                                   1                   0.00      11.18 r
  U1984/OUT (XOR)                                         0.09      0.09      11.27 r
  n2014 (net)                                   1                   0.00      11.27 r
  U980/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[63] (net)                               1                   0.00      11.34 r
  U44/OUT (AND)                                           0.03      0.07      11.41 r
  N68 (net)                                     1                   0.00      11.41 r
  C_reg_reg[63]/D (DFF)                                   0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[63]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[55]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/ab[0][2] (net)     2     0.00     10.22 r
  U921/OUT (XOR)                                          0.09      0.08      10.29 f
  n1316 (net)                                   2                   0.00      10.29 f
  U533/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1315 (net)                                   2                   0.00      10.39 r
  U1425/OUT (INV)                                         0.05      0.04      10.43 f
  n1322 (net)                                   2                   0.00      10.43 f
  U2792/OUT (OR)                                          0.03      0.08      10.50 f
  n1321 (net)                                   1                   0.00      10.50 f
  U534/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1319 (net)                                   2                   0.00      10.57 r
  U1426/OUT (INV)                                         0.05      0.04      10.61 f
  n1326 (net)                                   2                   0.00      10.61 f
  U2793/OUT (OR)                                          0.03      0.08      10.69 f
  n1325 (net)                                   1                   0.00      10.69 f
  U535/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1323 (net)                                   2                   0.00      10.75 r
  U1427/OUT (INV)                                         0.05      0.04      10.79 f
  n1330 (net)                                   2                   0.00      10.79 f
  U2794/OUT (OR)                                          0.03      0.08      10.87 f
  n1329 (net)                                   1                   0.00      10.87 f
  U536/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1327 (net)                                   2                   0.00      10.94 r
  U1428/OUT (INV)                                         0.05      0.04      10.98 f
  n1334 (net)                                   2                   0.00      10.98 f
  U2795/OUT (OR)                                          0.03      0.08      11.05 f
  n1333 (net)                                   1                   0.00      11.05 f
  U537/OUT (AOI22)                                        0.07      0.05      11.11 r
  n1331 (net)                                   1                   0.00      11.11 r
  U2811/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2443 (net)                                   1                   0.00      11.18 r
  U1924/OUT (XOR)                                         0.09      0.09      11.27 r
  n1974 (net)                                   1                   0.00      11.27 r
  U924/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[55] (net)                               1                   0.00      11.34 r
  U52/OUT (AND)                                           0.03      0.07      11.41 r
  N60 (net)                                     1                   0.00      11.41 r
  C_reg_reg[55]/D (DFF)                                   0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[55]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[47]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0_2/OUT (NOR)     0.12     0.10     10.22 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/ab[0][2] (net)     2          0.00      10.22 r
  U865/OUT (XOR)                                          0.09      0.08      10.29 f
  n1076 (net)                                   2                   0.00      10.29 f
  U473/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1075 (net)                                   2                   0.00      10.39 r
  U1361/OUT (INV)                                         0.05      0.04      10.43 f
  n1082 (net)                                   2                   0.00      10.43 f
  U2660/OUT (OR)                                          0.03      0.08      10.50 f
  n1081 (net)                                   1                   0.00      10.50 f
  U474/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1079 (net)                                   2                   0.00      10.57 r
  U1362/OUT (INV)                                         0.05      0.04      10.61 f
  n1086 (net)                                   2                   0.00      10.61 f
  U2661/OUT (OR)                                          0.03      0.08      10.69 f
  n1085 (net)                                   1                   0.00      10.69 f
  U475/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1083 (net)                                   2                   0.00      10.75 r
  U1363/OUT (INV)                                         0.05      0.04      10.79 f
  n1090 (net)                                   2                   0.00      10.79 f
  U2662/OUT (OR)                                          0.03      0.08      10.87 f
  n1089 (net)                                   1                   0.00      10.87 f
  U476/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1087 (net)                                   2                   0.00      10.94 r
  U1364/OUT (INV)                                         0.05      0.04      10.98 f
  n1094 (net)                                   2                   0.00      10.98 f
  U2663/OUT (OR)                                          0.03      0.08      11.05 f
  n1093 (net)                                   1                   0.00      11.05 f
  U477/OUT (AOI22)                                        0.07      0.05      11.11 r
  n1091 (net)                                   1                   0.00      11.11 r
  U2679/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2399 (net)                                   1                   0.00      11.18 r
  U1864/OUT (XOR)                                         0.09      0.09      11.27 r
  n1934 (net)                                   1                   0.00      11.27 r
  U868/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[47] (net)                               1                   0.00      11.34 r
  U63/OUT (AND)                                           0.03      0.07      11.41 r
  N52 (net)                                     1                   0.00      11.41 r
  C_reg_reg[47]/D (DFF)                                   0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[47]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[39]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/ab[0][2] (net)     2     0.00     10.22 r
  U879/OUT (XOR)                                          0.09      0.08      10.29 f
  n1136 (net)                                   2                   0.00      10.29 f
  U488/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1135 (net)                                   2                   0.00      10.39 r
  U1377/OUT (INV)                                         0.05      0.04      10.43 f
  n1142 (net)                                   2                   0.00      10.43 f
  U2693/OUT (OR)                                          0.03      0.08      10.50 f
  n1141 (net)                                   1                   0.00      10.50 f
  U489/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1139 (net)                                   2                   0.00      10.57 r
  U1378/OUT (INV)                                         0.05      0.04      10.61 f
  n1146 (net)                                   2                   0.00      10.61 f
  U2694/OUT (OR)                                          0.03      0.08      10.69 f
  n1145 (net)                                   1                   0.00      10.69 f
  U490/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1143 (net)                                   2                   0.00      10.75 r
  U1379/OUT (INV)                                         0.05      0.04      10.79 f
  n1150 (net)                                   2                   0.00      10.79 f
  U2695/OUT (OR)                                          0.03      0.08      10.87 f
  n1149 (net)                                   1                   0.00      10.87 f
  U491/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1147 (net)                                   2                   0.00      10.94 r
  U1380/OUT (INV)                                         0.05      0.04      10.98 f
  n1154 (net)                                   2                   0.00      10.98 f
  U2696/OUT (OR)                                          0.03      0.08      11.05 f
  n1153 (net)                                   1                   0.00      11.05 f
  U492/OUT (AOI22)                                        0.07      0.05      11.11 r
  n1151 (net)                                   1                   0.00      11.11 r
  U2712/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2410 (net)                                   1                   0.00      11.18 r
  U1879/OUT (XOR)                                         0.09      0.09      11.27 r
  n1944 (net)                                   1                   0.00      11.27 r
  U882/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[39] (net)                               1                   0.00      11.34 r
  U74/OUT (AND)                                           0.03      0.07      11.41 r
  N44 (net)                                     1                   0.00      11.41 r
  C_reg_reg[39]/D (DFF)                                   0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[39]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[111]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1/AN1_0_2/OUT (NOR)     0.12     0.10     10.22 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1/ab[0][2] (net)     2          0.00      10.22 r
  U963/OUT (XOR)                                          0.09      0.08      10.29 f
  n1496 (net)                                   2                   0.00      10.29 f
  U578/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1495 (net)                                   2                   0.00      10.39 r
  U1473/OUT (INV)                                         0.05      0.04      10.43 f
  n1502 (net)                                   2                   0.00      10.43 f
  U2891/OUT (OR)                                          0.03      0.08      10.50 f
  n1501 (net)                                   1                   0.00      10.50 f
  U579/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1499 (net)                                   2                   0.00      10.57 r
  U1474/OUT (INV)                                         0.05      0.04      10.61 f
  n1506 (net)                                   2                   0.00      10.61 f
  U2892/OUT (OR)                                          0.03      0.08      10.69 f
  n1505 (net)                                   1                   0.00      10.69 f
  U580/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1503 (net)                                   2                   0.00      10.75 r
  U1475/OUT (INV)                                         0.05      0.04      10.79 f
  n1510 (net)                                   2                   0.00      10.79 f
  U2893/OUT (OR)                                          0.03      0.08      10.87 f
  n1509 (net)                                   1                   0.00      10.87 f
  U581/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1507 (net)                                   2                   0.00      10.94 r
  U1476/OUT (INV)                                         0.05      0.04      10.98 f
  n1514 (net)                                   2                   0.00      10.98 f
  U2894/OUT (OR)                                          0.03      0.08      11.05 f
  n1513 (net)                                   1                   0.00      11.05 f
  U582/OUT (AOI22)                                        0.07      0.05      11.11 r
  n1511 (net)                                   1                   0.00      11.11 r
  U2910/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2476 (net)                                   1                   0.00      11.18 r
  U1969/OUT (XOR)                                         0.09      0.09      11.27 r
  n2004 (net)                                   1                   0.00      11.27 r
  U966/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[111] (net)                              1                   0.00      11.34 r
  U173/OUT (AND)                                          0.03      0.07      11.41 r
  N116 (net)                                    1                   0.00      11.41 r
  C_reg_reg[111]/D (DFF)                                  0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[111]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[103]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/ab[0][2] (net)     2     0.00     10.22 r
  U893/OUT (XOR)                                          0.09      0.08      10.29 f
  n1196 (net)                                   2                   0.00      10.29 f
  U503/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1195 (net)                                   2                   0.00      10.39 r
  U1393/OUT (INV)                                         0.05      0.04      10.43 f
  n1202 (net)                                   2                   0.00      10.43 f
  U2726/OUT (OR)                                          0.03      0.08      10.50 f
  n1201 (net)                                   1                   0.00      10.50 f
  U504/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1199 (net)                                   2                   0.00      10.57 r
  U1394/OUT (INV)                                         0.05      0.04      10.61 f
  n1206 (net)                                   2                   0.00      10.61 f
  U2727/OUT (OR)                                          0.03      0.08      10.69 f
  n1205 (net)                                   1                   0.00      10.69 f
  U505/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1203 (net)                                   2                   0.00      10.75 r
  U1395/OUT (INV)                                         0.05      0.04      10.79 f
  n1210 (net)                                   2                   0.00      10.79 f
  U2728/OUT (OR)                                          0.03      0.08      10.87 f
  n1209 (net)                                   1                   0.00      10.87 f
  U506/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1207 (net)                                   2                   0.00      10.94 r
  U1396/OUT (INV)                                         0.05      0.04      10.98 f
  n1214 (net)                                   2                   0.00      10.98 f
  U2729/OUT (OR)                                          0.03      0.08      11.05 f
  n1213 (net)                                   1                   0.00      11.05 f
  U507/OUT (AOI22)                                        0.07      0.05      11.11 r
  n1211 (net)                                   1                   0.00      11.11 r
  U2745/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2421 (net)                                   1                   0.00      11.18 r
  U1894/OUT (XOR)                                         0.09      0.09      11.27 r
  n1954 (net)                                   1                   0.00      11.27 r
  U896/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[103] (net)                              1                   0.00      11.34 r
  U184/OUT (AND)                                          0.03      0.07      11.41 r
  N108 (net)                                    1                   0.00      11.41 r
  C_reg_reg[103]/D (DFF)                                  0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[103]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[95]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/ab[0][2] (net)     2       0.00      10.22 r
  U949/OUT (XOR)                                          0.09      0.08      10.29 f
  n1436 (net)                                   2                   0.00      10.29 f
  U563/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1435 (net)                                   2                   0.00      10.39 r
  U1457/OUT (INV)                                         0.05      0.04      10.43 f
  n1442 (net)                                   2                   0.00      10.43 f
  U2858/OUT (OR)                                          0.03      0.08      10.50 f
  n1441 (net)                                   1                   0.00      10.50 f
  U564/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1439 (net)                                   2                   0.00      10.57 r
  U1458/OUT (INV)                                         0.05      0.04      10.61 f
  n1446 (net)                                   2                   0.00      10.61 f
  U2859/OUT (OR)                                          0.03      0.08      10.69 f
  n1445 (net)                                   1                   0.00      10.69 f
  U565/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1443 (net)                                   2                   0.00      10.75 r
  U1459/OUT (INV)                                         0.05      0.04      10.79 f
  n1450 (net)                                   2                   0.00      10.79 f
  U2860/OUT (OR)                                          0.03      0.08      10.87 f
  n1449 (net)                                   1                   0.00      10.87 f
  U566/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1447 (net)                                   2                   0.00      10.94 r
  U1460/OUT (INV)                                         0.05      0.04      10.98 f
  n1454 (net)                                   2                   0.00      10.98 f
  U2861/OUT (OR)                                          0.03      0.08      11.05 f
  n1453 (net)                                   1                   0.00      11.05 f
  U567/OUT (AOI22)                                        0.07      0.05      11.11 r
  n1451 (net)                                   1                   0.00      11.11 r
  U2877/OUT (XNOR)                                        0.09      0.07      11.18 r
  n2465 (net)                                   1                   0.00      11.18 r
  U1954/OUT (XOR)                                         0.09      0.09      11.27 r
  n1994 (net)                                   1                   0.00      11.27 r
  U952/OUT (XOR)                                          0.07      0.08      11.34 r
  m_kro[95] (net)                               1                   0.00      11.34 r
  U192/OUT (AND)                                          0.03      0.07      11.41 r
  N100 (net)                                    1                   0.00      11.41 r
  C_reg_reg[95]/D (DFF)                                   0.03      0.00      11.41 r
  data arrival time                                                           11.41

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[95]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.41
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.37


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[29]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/ab[0][1] (net)     2        0.00      10.21 r
  U1168/OUT (NAND)                                        0.11      0.09      10.30 f
  n2108 (net)                                   3                   0.00      10.30 f
  U2211/OUT (NAND)                                        0.05      0.05      10.35 r
  n357 (net)                                    1                   0.00      10.35 r
  U293/OUT (AOI22)                                        0.10      0.07      10.42 f
  n355 (net)                                    2                   0.00      10.42 f
  U1169/OUT (INV)                                         0.06      0.05      10.48 r
  n362 (net)                                    2                   0.00      10.48 r
  U2212/OUT (OR)                                          0.03      0.05      10.53 r
  n361 (net)                                    1                   0.00      10.53 r
  U294/OUT (AOI22)                                        0.10      0.06      10.59 f
  n359 (net)                                    2                   0.00      10.59 f
  U1170/OUT (INV)                                         0.06      0.05      10.64 r
  n366 (net)                                    2                   0.00      10.64 r
  U2213/OUT (OR)                                          0.03      0.05      10.69 r
  n365 (net)                                    1                   0.00      10.69 r
  U295/OUT (AOI22)                                        0.10      0.06      10.75 f
  n363 (net)                                    2                   0.00      10.75 f
  U1686/OUT (XOR)                                         0.08      0.09      10.84 f
  n1815 (net)                                   1                   0.00      10.84 f
  U701/OUT (XNOR)                                         0.12      0.10      10.94 f
  mat_mul/dp_cluster_2/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[5] (net)     3     0.00    10.94 f
  U2276/OUT (XNOR)                                        0.09      0.09      11.03 f
  n2059 (net)                                   1                   0.00      11.03 f
  U1035/OUT (XOR)                                         0.06      0.09      11.12 f
  m_mul[29] (net)                               1                   0.00      11.12 f
  U90/OUT (AOI22)                                         0.09      0.06      11.18 r
  n16 (net)                                     1                   0.00      11.18 r
  U88/OUT (NAND)                                          0.06      0.05      11.23 f
  N34 (net)                                     1                   0.00      11.23 f
  C_reg_reg[29]/D (DFF)                                   0.06      0.00      11.23 f
  data arrival time                                                           11.23

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[29]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.23
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.52


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[21]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/ab[0][1] (net)     2        0.00      10.21 r
  U1136/OUT (NAND)                                        0.11      0.09      10.30 f
  n2104 (net)                                   3                   0.00      10.30 f
  U2127/OUT (NAND)                                        0.05      0.05      10.35 r
  n237 (net)                                    1                   0.00      10.35 r
  U263/OUT (AOI22)                                        0.10      0.07      10.42 f
  n235 (net)                                    2                   0.00      10.42 f
  U1137/OUT (INV)                                         0.06      0.05      10.48 r
  n242 (net)                                    2                   0.00      10.48 r
  U2128/OUT (OR)                                          0.03      0.05      10.53 r
  n241 (net)                                    1                   0.00      10.53 r
  U264/OUT (AOI22)                                        0.10      0.06      10.59 f
  n239 (net)                                    2                   0.00      10.59 f
  U1138/OUT (INV)                                         0.06      0.05      10.64 r
  n246 (net)                                    2                   0.00      10.64 r
  U2129/OUT (OR)                                          0.03      0.05      10.69 r
  n245 (net)                                    1                   0.00      10.69 r
  U265/OUT (AOI22)                                        0.10      0.06      10.75 f
  n243 (net)                                    2                   0.00      10.75 f
  U1656/OUT (XOR)                                         0.08      0.09      10.84 f
  n1795 (net)                                   1                   0.00      10.84 f
  U673/OUT (XNOR)                                         0.12      0.10      10.94 f
  mat_mul/dp_cluster_3/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[5] (net)     3     0.00    10.94 f
  U2192/OUT (XNOR)                                        0.09      0.09      11.03 f
  n2065 (net)                                   1                   0.00      11.03 f
  U1043/OUT (XOR)                                         0.06      0.09      11.12 f
  m_mul[21] (net)                               1                   0.00      11.12 f
  U114/OUT (AOI22)                                        0.09      0.06      11.18 r
  n32 (net)                                     1                   0.00      11.18 r
  U112/OUT (NAND)                                         0.06      0.05      11.23 f
  N26 (net)                                     1                   0.00      11.23 f
  C_reg_reg[21]/D (DFF)                                   0.06      0.00      11.23 f
  data arrival time                                                           11.23

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[21]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.23
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.52


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[13]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/ab[0][1] (net)     2        0.00      10.21 r
  U1232/OUT (NAND)                                        0.11      0.09      10.30 f
  n2116 (net)                                   3                   0.00      10.30 f
  U2379/OUT (NAND)                                        0.05      0.05      10.35 r
  n597 (net)                                    1                   0.00      10.35 r
  U353/OUT (AOI22)                                        0.10      0.07      10.42 f
  n595 (net)                                    2                   0.00      10.42 f
  U1233/OUT (INV)                                         0.06      0.05      10.48 r
  n602 (net)                                    2                   0.00      10.48 r
  U2380/OUT (OR)                                          0.03      0.05      10.53 r
  n601 (net)                                    1                   0.00      10.53 r
  U354/OUT (AOI22)                                        0.10      0.06      10.59 f
  n599 (net)                                    2                   0.00      10.59 f
  U1234/OUT (INV)                                         0.06      0.05      10.64 r
  n606 (net)                                    2                   0.00      10.64 r
  U2381/OUT (OR)                                          0.03      0.05      10.69 r
  n605 (net)                                    1                   0.00      10.69 r
  U355/OUT (AOI22)                                        0.10      0.06      10.75 f
  n603 (net)                                    2                   0.00      10.75 f
  U1746/OUT (XOR)                                         0.08      0.09      10.84 f
  n1855 (net)                                   1                   0.00      10.84 f
  U757/OUT (XNOR)                                         0.12      0.10      10.94 f
  mat_mul/dp_cluster_0/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[5] (net)     3     0.00    10.94 f
  U2445/OUT (XNOR)                                        0.09      0.09      11.03 f
  n2071 (net)                                   1                   0.00      11.03 f
  U1049/OUT (XOR)                                         0.06      0.09      11.12 f
  m_mul[13] (net)                               1                   0.00      11.12 f
  U138/OUT (AOI22)                                        0.09      0.06      11.18 r
  n48 (net)                                     1                   0.00      11.18 r
  U136/OUT (NAND)                                         0.06      0.05      11.23 f
  N18 (net)                                     1                   0.00      11.23 f
  C_reg_reg[13]/D (DFF)                                   0.06      0.00      11.23 f
  data arrival time                                                           11.23

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[13]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.23
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.52


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[5]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/ab[0][1] (net)     2        0.00      10.21 r
  U1200/OUT (NAND)                                        0.11      0.09      10.30 f
  n2112 (net)                                   3                   0.00      10.30 f
  U2295/OUT (NAND)                                        0.05      0.05      10.35 r
  n477 (net)                                    1                   0.00      10.35 r
  U323/OUT (AOI22)                                        0.10      0.07      10.42 f
  n475 (net)                                    2                   0.00      10.42 f
  U1201/OUT (INV)                                         0.06      0.05      10.48 r
  n482 (net)                                    2                   0.00      10.48 r
  U2296/OUT (OR)                                          0.03      0.05      10.53 r
  n481 (net)                                    1                   0.00      10.53 r
  U324/OUT (AOI22)                                        0.10      0.06      10.59 f
  n479 (net)                                    2                   0.00      10.59 f
  U1202/OUT (INV)                                         0.06      0.05      10.64 r
  n486 (net)                                    2                   0.00      10.64 r
  U2297/OUT (OR)                                          0.03      0.05      10.69 r
  n485 (net)                                    1                   0.00      10.69 r
  U325/OUT (AOI22)                                        0.10      0.06      10.75 f
  n483 (net)                                    2                   0.00      10.75 f
  U1716/OUT (XOR)                                         0.08      0.09      10.84 f
  n1835 (net)                                   1                   0.00      10.84 f
  U729/OUT (XNOR)                                         0.12      0.10      10.94 f
  mat_mul/dp_cluster_1/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[5] (net)     3     0.00    10.94 f
  U2360/OUT (XNOR)                                        0.09      0.09      11.03 f
  n2053 (net)                                   1                   0.00      11.03 f
  U1027/OUT (XOR)                                         0.06      0.09      11.12 f
  m_mul[5] (net)                                1                   0.00      11.12 f
  U195/OUT (AOI22)                                        0.09      0.06      11.18 r
  n64 (net)                                     1                   0.00      11.18 r
  U193/OUT (NAND)                                         0.06      0.05      11.23 f
  N10 (net)                                     1                   0.00      11.23 f
  C_reg_reg[5]/D (DFF)                                    0.06      0.00      11.23 f
  data arrival time                                                           11.23

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[5]/CLK (DFF)                                            0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.23
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.52


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[126]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40/AN1_0/OUT (INV)           0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40/A_notx[0] (net)     8               0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40/AN1_0_2/OUT (NOR)         0.12      0.10      10.22 r    d 
  mat_kron/dp_cluster_0/mult_40/ab[0][2] (net)     2                0.00      10.22 r
  U991/OUT (XOR)                                          0.09      0.08      10.29 f
  n1616 (net)                                   2                   0.00      10.29 f
  U608/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1615 (net)                                   2                   0.00      10.39 r
  U1505/OUT (INV)                                         0.05      0.04      10.43 f
  n1622 (net)                                   2                   0.00      10.43 f
  U2957/OUT (OR)                                          0.03      0.08      10.50 f
  n1621 (net)                                   1                   0.00      10.50 f
  U609/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1619 (net)                                   2                   0.00      10.57 r
  U1506/OUT (INV)                                         0.05      0.04      10.61 f
  n1626 (net)                                   2                   0.00      10.61 f
  U2958/OUT (OR)                                          0.03      0.08      10.69 f
  n1625 (net)                                   1                   0.00      10.69 f
  U610/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1623 (net)                                   2                   0.00      10.75 r
  U1507/OUT (INV)                                         0.05      0.04      10.79 f
  n1630 (net)                                   2                   0.00      10.79 f
  U2959/OUT (OR)                                          0.03      0.08      10.87 f
  n1629 (net)                                   1                   0.00      10.87 f
  U611/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1627 (net)                                   2                   0.00      10.94 r
  U2000/OUT (XOR)                                         0.09      0.09      11.02 r
  n2228 (net)                                   1                   0.00      11.02 r
  U1614/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[126] (net)                              1                   0.00      11.10 r
  U152/OUT (AND)                                          0.03      0.07      11.16 r
  N131 (net)                                    1                   0.00      11.16 r
  C_reg_reg[126]/D (DFF)                                  0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[126]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[118]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/ab[0][2] (net)     2     0.00     10.22 r
  U935/OUT (XOR)                                          0.09      0.08      10.29 f
  n1376 (net)                                   2                   0.00      10.29 f
  U548/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1375 (net)                                   2                   0.00      10.39 r
  U1441/OUT (INV)                                         0.05      0.04      10.43 f
  n1382 (net)                                   2                   0.00      10.43 f
  U2825/OUT (OR)                                          0.03      0.08      10.50 f
  n1381 (net)                                   1                   0.00      10.50 f
  U549/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1379 (net)                                   2                   0.00      10.57 r
  U1442/OUT (INV)                                         0.05      0.04      10.61 f
  n1386 (net)                                   2                   0.00      10.61 f
  U2826/OUT (OR)                                          0.03      0.08      10.69 f
  n1385 (net)                                   1                   0.00      10.69 f
  U550/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1383 (net)                                   2                   0.00      10.75 r
  U1443/OUT (INV)                                         0.05      0.04      10.79 f
  n1390 (net)                                   2                   0.00      10.79 f
  U2827/OUT (OR)                                          0.03      0.08      10.87 f
  n1389 (net)                                   1                   0.00      10.87 f
  U551/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1387 (net)                                   2                   0.00      10.94 r
  U1940/OUT (XOR)                                         0.09      0.09      11.02 r
  n2216 (net)                                   1                   0.00      11.02 r
  U1602/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[118] (net)                              1                   0.00      11.10 r
  U163/OUT (AND)                                          0.03      0.07      11.16 r
  N123 (net)                                    1                   0.00      11.16 r
  C_reg_reg[118]/D (DFF)                                  0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[118]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[86]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/ab[0][2] (net)     2     0.00     10.22 r
  U837/OUT (XOR)                                          0.09      0.08      10.29 f
  n956 (net)                                    2                   0.00      10.29 f
  U443/OUT (AOI22)                                        0.10      0.09      10.39 r
  n955 (net)                                    2                   0.00      10.39 r
  U1329/OUT (INV)                                         0.05      0.04      10.43 f
  n962 (net)                                    2                   0.00      10.43 f
  U2594/OUT (OR)                                          0.03      0.08      10.50 f
  n961 (net)                                    1                   0.00      10.50 f
  U444/OUT (AOI22)                                        0.10      0.07      10.57 r
  n959 (net)                                    2                   0.00      10.57 r
  U1330/OUT (INV)                                         0.05      0.04      10.61 f
  n966 (net)                                    2                   0.00      10.61 f
  U2595/OUT (OR)                                          0.03      0.08      10.69 f
  n965 (net)                                    1                   0.00      10.69 f
  U445/OUT (AOI22)                                        0.10      0.07      10.75 r
  n963 (net)                                    2                   0.00      10.75 r
  U1331/OUT (INV)                                         0.05      0.04      10.79 f
  n970 (net)                                    2                   0.00      10.79 f
  U2596/OUT (OR)                                          0.03      0.08      10.87 f
  n969 (net)                                    1                   0.00      10.87 f
  U446/OUT (AOI22)                                        0.10      0.07      10.94 r
  n967 (net)                                    2                   0.00      10.94 r
  U1835/OUT (XOR)                                         0.09      0.09      11.02 r
  n2195 (net)                                   1                   0.00      11.02 r
  U1581/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[86] (net)                               1                   0.00      11.10 r
  U12/OUT (AND)                                           0.03      0.07      11.16 r
  N91 (net)                                     1                   0.00      11.16 r
  C_reg_reg[86]/D (DFF)                                   0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[86]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[78]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/ab[0][2] (net)     2       0.00      10.22 r
  U851/OUT (XOR)                                          0.09      0.08      10.29 f
  n1016 (net)                                   2                   0.00      10.29 f
  U458/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1015 (net)                                   2                   0.00      10.39 r
  U1345/OUT (INV)                                         0.05      0.04      10.43 f
  n1022 (net)                                   2                   0.00      10.43 f
  U2627/OUT (OR)                                          0.03      0.08      10.50 f
  n1021 (net)                                   1                   0.00      10.50 f
  U459/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1019 (net)                                   2                   0.00      10.57 r
  U1346/OUT (INV)                                         0.05      0.04      10.61 f
  n1026 (net)                                   2                   0.00      10.61 f
  U2628/OUT (OR)                                          0.03      0.08      10.69 f
  n1025 (net)                                   1                   0.00      10.69 f
  U460/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1023 (net)                                   2                   0.00      10.75 r
  U1347/OUT (INV)                                         0.05      0.04      10.79 f
  n1030 (net)                                   2                   0.00      10.79 f
  U2629/OUT (OR)                                          0.03      0.08      10.87 f
  n1029 (net)                                   1                   0.00      10.87 f
  U461/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1027 (net)                                   2                   0.00      10.94 r
  U1850/OUT (XOR)                                         0.09      0.09      11.02 r
  n2198 (net)                                   1                   0.00      11.02 r
  U1584/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[78] (net)                               1                   0.00      11.10 r
  U23/OUT (AND)                                           0.03      0.07      11.16 r
  N83 (net)                                     1                   0.00      11.16 r
  C_reg_reg[78]/D (DFF)                                   0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[78]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[70]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/ab[0][2] (net)     2     0.00     10.22 r
  U795/OUT (XOR)                                          0.09      0.08      10.29 f
  n776 (net)                                    2                   0.00      10.29 f
  U398/OUT (AOI22)                                        0.10      0.09      10.39 r
  n775 (net)                                    2                   0.00      10.39 r
  U1281/OUT (INV)                                         0.05      0.04      10.43 f
  n782 (net)                                    2                   0.00      10.43 f
  U2495/OUT (OR)                                          0.03      0.08      10.50 f
  n781 (net)                                    1                   0.00      10.50 f
  U399/OUT (AOI22)                                        0.10      0.07      10.57 r
  n779 (net)                                    2                   0.00      10.57 r
  U1282/OUT (INV)                                         0.05      0.04      10.61 f
  n786 (net)                                    2                   0.00      10.61 f
  U2496/OUT (OR)                                          0.03      0.08      10.69 f
  n785 (net)                                    1                   0.00      10.69 f
  U400/OUT (AOI22)                                        0.10      0.07      10.75 r
  n783 (net)                                    2                   0.00      10.75 r
  U1283/OUT (INV)                                         0.05      0.04      10.79 f
  n790 (net)                                    2                   0.00      10.79 f
  U2497/OUT (OR)                                          0.03      0.08      10.87 f
  n789 (net)                                    1                   0.00      10.87 f
  U401/OUT (AOI22)                                        0.10      0.07      10.94 r
  n787 (net)                                    2                   0.00      10.94 r
  U1790/OUT (XOR)                                         0.09      0.09      11.02 r
  n2186 (net)                                   1                   0.00      11.02 r
  U1572/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[70] (net)                               1                   0.00      11.10 r
  U34/OUT (AND)                                           0.03      0.07      11.16 r
  N75 (net)                                     1                   0.00      11.16 r
  C_reg_reg[70]/D (DFF)                                   0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[70]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[62]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0/OUT (INV)        0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2/A_notx[0] (net)     8            0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0_2/OUT (NOR)      0.12      0.10      10.22 r    d 
  mat_kron/dp_cluster_0/mult_40_G2/ab[0][2] (net)     2             0.00      10.22 r
  U977/OUT (XOR)                                          0.09      0.08      10.29 f
  n1556 (net)                                   2                   0.00      10.29 f
  U593/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1555 (net)                                   2                   0.00      10.39 r
  U1489/OUT (INV)                                         0.05      0.04      10.43 f
  n1562 (net)                                   2                   0.00      10.43 f
  U2924/OUT (OR)                                          0.03      0.08      10.50 f
  n1561 (net)                                   1                   0.00      10.50 f
  U594/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1559 (net)                                   2                   0.00      10.57 r
  U1490/OUT (INV)                                         0.05      0.04      10.61 f
  n1566 (net)                                   2                   0.00      10.61 f
  U2925/OUT (OR)                                          0.03      0.08      10.69 f
  n1565 (net)                                   1                   0.00      10.69 f
  U595/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1563 (net)                                   2                   0.00      10.75 r
  U1491/OUT (INV)                                         0.05      0.04      10.79 f
  n1570 (net)                                   2                   0.00      10.79 f
  U2926/OUT (OR)                                          0.03      0.08      10.87 f
  n1569 (net)                                   1                   0.00      10.87 f
  U596/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1567 (net)                                   2                   0.00      10.94 r
  U1985/OUT (XOR)                                         0.09      0.09      11.02 r
  n2225 (net)                                   1                   0.00      11.02 r
  U1611/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[62] (net)                               1                   0.00      11.10 r
  U45/OUT (AND)                                           0.03      0.07      11.16 r
  N67 (net)                                     1                   0.00      11.16 r
  C_reg_reg[62]/D (DFF)                                   0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[62]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[54]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/ab[0][2] (net)     2     0.00     10.22 r
  U921/OUT (XOR)                                          0.09      0.08      10.29 f
  n1316 (net)                                   2                   0.00      10.29 f
  U533/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1315 (net)                                   2                   0.00      10.39 r
  U1425/OUT (INV)                                         0.05      0.04      10.43 f
  n1322 (net)                                   2                   0.00      10.43 f
  U2792/OUT (OR)                                          0.03      0.08      10.50 f
  n1321 (net)                                   1                   0.00      10.50 f
  U534/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1319 (net)                                   2                   0.00      10.57 r
  U1426/OUT (INV)                                         0.05      0.04      10.61 f
  n1326 (net)                                   2                   0.00      10.61 f
  U2793/OUT (OR)                                          0.03      0.08      10.69 f
  n1325 (net)                                   1                   0.00      10.69 f
  U535/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1323 (net)                                   2                   0.00      10.75 r
  U1427/OUT (INV)                                         0.05      0.04      10.79 f
  n1330 (net)                                   2                   0.00      10.79 f
  U2794/OUT (OR)                                          0.03      0.08      10.87 f
  n1329 (net)                                   1                   0.00      10.87 f
  U536/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1327 (net)                                   2                   0.00      10.94 r
  U1925/OUT (XOR)                                         0.09      0.09      11.02 r
  n2213 (net)                                   1                   0.00      11.02 r
  U1599/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[54] (net)                               1                   0.00      11.10 r
  U56/OUT (AND)                                           0.03      0.07      11.16 r
  N59 (net)                                     1                   0.00      11.16 r
  C_reg_reg[54]/D (DFF)                                   0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[54]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[46]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0_2/OUT (NOR)     0.12     0.10     10.22 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/ab[0][2] (net)     2          0.00      10.22 r
  U865/OUT (XOR)                                          0.09      0.08      10.29 f
  n1076 (net)                                   2                   0.00      10.29 f
  U473/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1075 (net)                                   2                   0.00      10.39 r
  U1361/OUT (INV)                                         0.05      0.04      10.43 f
  n1082 (net)                                   2                   0.00      10.43 f
  U2660/OUT (OR)                                          0.03      0.08      10.50 f
  n1081 (net)                                   1                   0.00      10.50 f
  U474/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1079 (net)                                   2                   0.00      10.57 r
  U1362/OUT (INV)                                         0.05      0.04      10.61 f
  n1086 (net)                                   2                   0.00      10.61 f
  U2661/OUT (OR)                                          0.03      0.08      10.69 f
  n1085 (net)                                   1                   0.00      10.69 f
  U475/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1083 (net)                                   2                   0.00      10.75 r
  U1363/OUT (INV)                                         0.05      0.04      10.79 f
  n1090 (net)                                   2                   0.00      10.79 f
  U2662/OUT (OR)                                          0.03      0.08      10.87 f
  n1089 (net)                                   1                   0.00      10.87 f
  U476/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1087 (net)                                   2                   0.00      10.94 r
  U1865/OUT (XOR)                                         0.09      0.09      11.02 r
  n2201 (net)                                   1                   0.00      11.02 r
  U1587/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[46] (net)                               1                   0.00      11.10 r
  U64/OUT (AND)                                           0.03      0.07      11.16 r
  N51 (net)                                     1                   0.00      11.16 r
  C_reg_reg[46]/D (DFF)                                   0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[46]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[38]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/ab[0][2] (net)     2     0.00     10.22 r
  U879/OUT (XOR)                                          0.09      0.08      10.29 f
  n1136 (net)                                   2                   0.00      10.29 f
  U488/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1135 (net)                                   2                   0.00      10.39 r
  U1377/OUT (INV)                                         0.05      0.04      10.43 f
  n1142 (net)                                   2                   0.00      10.43 f
  U2693/OUT (OR)                                          0.03      0.08      10.50 f
  n1141 (net)                                   1                   0.00      10.50 f
  U489/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1139 (net)                                   2                   0.00      10.57 r
  U1378/OUT (INV)                                         0.05      0.04      10.61 f
  n1146 (net)                                   2                   0.00      10.61 f
  U2694/OUT (OR)                                          0.03      0.08      10.69 f
  n1145 (net)                                   1                   0.00      10.69 f
  U490/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1143 (net)                                   2                   0.00      10.75 r
  U1379/OUT (INV)                                         0.05      0.04      10.79 f
  n1150 (net)                                   2                   0.00      10.79 f
  U2695/OUT (OR)                                          0.03      0.08      10.87 f
  n1149 (net)                                   1                   0.00      10.87 f
  U491/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1147 (net)                                   2                   0.00      10.94 r
  U1880/OUT (XOR)                                         0.09      0.09      11.02 r
  n2204 (net)                                   1                   0.00      11.02 r
  U1590/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[38] (net)                               1                   0.00      11.10 r
  U75/OUT (AND)                                           0.03      0.07      11.16 r
  N43 (net)                                     1                   0.00      11.16 r
  C_reg_reg[38]/D (DFF)                                   0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[38]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[110]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1/AN1_0_2/OUT (NOR)     0.12     0.10     10.22 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1/ab[0][2] (net)     2          0.00      10.22 r
  U963/OUT (XOR)                                          0.09      0.08      10.29 f
  n1496 (net)                                   2                   0.00      10.29 f
  U578/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1495 (net)                                   2                   0.00      10.39 r
  U1473/OUT (INV)                                         0.05      0.04      10.43 f
  n1502 (net)                                   2                   0.00      10.43 f
  U2891/OUT (OR)                                          0.03      0.08      10.50 f
  n1501 (net)                                   1                   0.00      10.50 f
  U579/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1499 (net)                                   2                   0.00      10.57 r
  U1474/OUT (INV)                                         0.05      0.04      10.61 f
  n1506 (net)                                   2                   0.00      10.61 f
  U2892/OUT (OR)                                          0.03      0.08      10.69 f
  n1505 (net)                                   1                   0.00      10.69 f
  U580/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1503 (net)                                   2                   0.00      10.75 r
  U1475/OUT (INV)                                         0.05      0.04      10.79 f
  n1510 (net)                                   2                   0.00      10.79 f
  U2893/OUT (OR)                                          0.03      0.08      10.87 f
  n1509 (net)                                   1                   0.00      10.87 f
  U581/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1507 (net)                                   2                   0.00      10.94 r
  U1970/OUT (XOR)                                         0.09      0.09      11.02 r
  n2222 (net)                                   1                   0.00      11.02 r
  U1608/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[110] (net)                              1                   0.00      11.10 r
  U174/OUT (AND)                                          0.03      0.07      11.16 r
  N115 (net)                                    1                   0.00      11.16 r
  C_reg_reg[110]/D (DFF)                                  0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[110]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[102]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/ab[0][2] (net)     2     0.00     10.22 r
  U893/OUT (XOR)                                          0.09      0.08      10.29 f
  n1196 (net)                                   2                   0.00      10.29 f
  U503/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1195 (net)                                   2                   0.00      10.39 r
  U1393/OUT (INV)                                         0.05      0.04      10.43 f
  n1202 (net)                                   2                   0.00      10.43 f
  U2726/OUT (OR)                                          0.03      0.08      10.50 f
  n1201 (net)                                   1                   0.00      10.50 f
  U504/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1199 (net)                                   2                   0.00      10.57 r
  U1394/OUT (INV)                                         0.05      0.04      10.61 f
  n1206 (net)                                   2                   0.00      10.61 f
  U2727/OUT (OR)                                          0.03      0.08      10.69 f
  n1205 (net)                                   1                   0.00      10.69 f
  U505/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1203 (net)                                   2                   0.00      10.75 r
  U1395/OUT (INV)                                         0.05      0.04      10.79 f
  n1210 (net)                                   2                   0.00      10.79 f
  U2728/OUT (OR)                                          0.03      0.08      10.87 f
  n1209 (net)                                   1                   0.00      10.87 f
  U506/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1207 (net)                                   2                   0.00      10.94 r
  U1895/OUT (XOR)                                         0.09      0.09      11.02 r
  n2207 (net)                                   1                   0.00      11.02 r
  U1593/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[102] (net)                              1                   0.00      11.10 r
  U185/OUT (AND)                                          0.03      0.07      11.16 r
  N107 (net)                                    1                   0.00      11.16 r
  C_reg_reg[102]/D (DFF)                                  0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[102]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[94]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0_2/OUT (NOR)     0.12     0.10    10.22 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/ab[0][2] (net)     2       0.00      10.22 r
  U949/OUT (XOR)                                          0.09      0.08      10.29 f
  n1436 (net)                                   2                   0.00      10.29 f
  U563/OUT (AOI22)                                        0.10      0.09      10.39 r
  n1435 (net)                                   2                   0.00      10.39 r
  U1457/OUT (INV)                                         0.05      0.04      10.43 f
  n1442 (net)                                   2                   0.00      10.43 f
  U2858/OUT (OR)                                          0.03      0.08      10.50 f
  n1441 (net)                                   1                   0.00      10.50 f
  U564/OUT (AOI22)                                        0.10      0.07      10.57 r
  n1439 (net)                                   2                   0.00      10.57 r
  U1458/OUT (INV)                                         0.05      0.04      10.61 f
  n1446 (net)                                   2                   0.00      10.61 f
  U2859/OUT (OR)                                          0.03      0.08      10.69 f
  n1445 (net)                                   1                   0.00      10.69 f
  U565/OUT (AOI22)                                        0.10      0.07      10.75 r
  n1443 (net)                                   2                   0.00      10.75 r
  U1459/OUT (INV)                                         0.05      0.04      10.79 f
  n1450 (net)                                   2                   0.00      10.79 f
  U2860/OUT (OR)                                          0.03      0.08      10.87 f
  n1449 (net)                                   1                   0.00      10.87 f
  U566/OUT (AOI22)                                        0.10      0.07      10.94 r
  n1447 (net)                                   2                   0.00      10.94 r
  U1955/OUT (XOR)                                         0.09      0.09      11.02 r
  n2219 (net)                                   1                   0.00      11.02 r
  U1605/OUT (XNOR)                                        0.07      0.07      11.10 r
  m_kro[94] (net)                               1                   0.00      11.10 r
  U4/OUT (AND)                                            0.03      0.07      11.16 r
  N99 (net)                                     1                   0.00      11.16 r
  C_reg_reg[94]/D (DFF)                                   0.03      0.00      11.16 r
  data arrival time                                                           11.16

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[94]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.02      39.78
  data required time                                                          39.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.78
  data arrival time                                                          -11.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.61


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[28]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/ab[0][1] (net)     2        0.00      10.21 r
  U1168/OUT (NAND)                                        0.11      0.09      10.30 f
  n2108 (net)                                   3                   0.00      10.30 f
  U2211/OUT (NAND)                                        0.05      0.05      10.35 r
  n357 (net)                                    1                   0.00      10.35 r
  U293/OUT (AOI22)                                        0.10      0.07      10.42 f
  n355 (net)                                    2                   0.00      10.42 f
  U1169/OUT (INV)                                         0.06      0.05      10.48 r
  n362 (net)                                    2                   0.00      10.48 r
  U2212/OUT (OR)                                          0.03      0.05      10.53 r
  n361 (net)                                    1                   0.00      10.53 r
  U294/OUT (AOI22)                                        0.10      0.06      10.59 f
  n359 (net)                                    2                   0.00      10.59 f
  U1687/OUT (XOR)                                         0.08      0.09      10.68 f
  n2166 (net)                                   1                   0.00      10.68 f
  U1552/OUT (XNOR)                                        0.12      0.10      10.78 f
  mat_mul/dp_cluster_2/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[4] (net)     3     0.00    10.78 f
  U2277/OUT (XNOR)                                        0.09      0.09      10.87 f
  n2060 (net)                                   1                   0.00      10.87 f
  U1036/OUT (XOR)                                         0.06      0.09      10.96 f
  m_mul[28] (net)                               1                   0.00      10.96 f
  U93/OUT (AOI22)                                         0.09      0.06      11.02 r
  n18 (net)                                     1                   0.00      11.02 r
  U91/OUT (NAND)                                          0.06      0.05      11.07 f
  N33 (net)                                     1                   0.00      11.07 f
  C_reg_reg[28]/D (DFF)                                   0.06      0.00      11.07 f
  data arrival time                                                           11.07

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[28]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.07
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.68


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[20]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/ab[0][1] (net)     2        0.00      10.21 r
  U1136/OUT (NAND)                                        0.11      0.09      10.30 f
  n2104 (net)                                   3                   0.00      10.30 f
  U2127/OUT (NAND)                                        0.05      0.05      10.35 r
  n237 (net)                                    1                   0.00      10.35 r
  U263/OUT (AOI22)                                        0.10      0.07      10.42 f
  n235 (net)                                    2                   0.00      10.42 f
  U1137/OUT (INV)                                         0.06      0.05      10.48 r
  n242 (net)                                    2                   0.00      10.48 r
  U2128/OUT (OR)                                          0.03      0.05      10.53 r
  n241 (net)                                    1                   0.00      10.53 r
  U264/OUT (AOI22)                                        0.10      0.06      10.59 f
  n239 (net)                                    2                   0.00      10.59 f
  U1657/OUT (XOR)                                         0.08      0.09      10.68 f
  n2160 (net)                                   1                   0.00      10.68 f
  U1546/OUT (XNOR)                                        0.12      0.10      10.78 f
  mat_mul/dp_cluster_3/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[4] (net)     3     0.00    10.78 f
  U2193/OUT (XNOR)                                        0.09      0.09      10.87 f
  n2066 (net)                                   1                   0.00      10.87 f
  U1044/OUT (XOR)                                         0.06      0.09      10.96 f
  m_mul[20] (net)                               1                   0.00      10.96 f
  U117/OUT (AOI22)                                        0.09      0.06      11.02 r
  n34 (net)                                     1                   0.00      11.02 r
  U115/OUT (NAND)                                         0.06      0.05      11.07 f
  N25 (net)                                     1                   0.00      11.07 f
  C_reg_reg[20]/D (DFF)                                   0.06      0.00      11.07 f
  data arrival time                                                           11.07

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[20]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.07
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.68


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[12]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/ab[0][1] (net)     2        0.00      10.21 r
  U1232/OUT (NAND)                                        0.11      0.09      10.30 f
  n2116 (net)                                   3                   0.00      10.30 f
  U2379/OUT (NAND)                                        0.05      0.05      10.35 r
  n597 (net)                                    1                   0.00      10.35 r
  U353/OUT (AOI22)                                        0.10      0.07      10.42 f
  n595 (net)                                    2                   0.00      10.42 f
  U1233/OUT (INV)                                         0.06      0.05      10.48 r
  n602 (net)                                    2                   0.00      10.48 r
  U2380/OUT (OR)                                          0.03      0.05      10.53 r
  n601 (net)                                    1                   0.00      10.53 r
  U354/OUT (AOI22)                                        0.10      0.06      10.59 f
  n599 (net)                                    2                   0.00      10.59 f
  U1747/OUT (XOR)                                         0.08      0.09      10.68 f
  n2178 (net)                                   1                   0.00      10.68 f
  U1564/OUT (XNOR)                                        0.12      0.10      10.78 f
  mat_mul/dp_cluster_0/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[4] (net)     3     0.00    10.78 f
  U2446/OUT (XNOR)                                        0.09      0.09      10.87 f
  n2072 (net)                                   1                   0.00      10.87 f
  U1050/OUT (XOR)                                         0.06      0.09      10.96 f
  m_mul[12] (net)                               1                   0.00      10.96 f
  U141/OUT (AOI22)                                        0.09      0.06      11.02 r
  n50 (net)                                     1                   0.00      11.02 r
  U139/OUT (NAND)                                         0.06      0.05      11.07 f
  N17 (net)                                     1                   0.00      11.07 f
  C_reg_reg[12]/D (DFF)                                   0.06      0.00      11.07 f
  data arrival time                                                           11.07

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[12]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.07
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.68


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[4]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/ab[0][1] (net)     2        0.00      10.21 r
  U1200/OUT (NAND)                                        0.11      0.09      10.30 f
  n2112 (net)                                   3                   0.00      10.30 f
  U2295/OUT (NAND)                                        0.05      0.05      10.35 r
  n477 (net)                                    1                   0.00      10.35 r
  U323/OUT (AOI22)                                        0.10      0.07      10.42 f
  n475 (net)                                    2                   0.00      10.42 f
  U1201/OUT (INV)                                         0.06      0.05      10.48 r
  n482 (net)                                    2                   0.00      10.48 r
  U2296/OUT (OR)                                          0.03      0.05      10.53 r
  n481 (net)                                    1                   0.00      10.53 r
  U324/OUT (AOI22)                                        0.10      0.06      10.59 f
  n479 (net)                                    2                   0.00      10.59 f
  U1717/OUT (XOR)                                         0.08      0.09      10.68 f
  n2172 (net)                                   1                   0.00      10.68 f
  U1558/OUT (XNOR)                                        0.12      0.10      10.78 f
  mat_mul/dp_cluster_1/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[4] (net)     3     0.00    10.78 f
  U2361/OUT (XNOR)                                        0.09      0.09      10.87 f
  n2054 (net)                                   1                   0.00      10.87 f
  U1028/OUT (XOR)                                         0.06      0.09      10.96 f
  m_mul[4] (net)                                1                   0.00      10.96 f
  U16/OUT (AOI22)                                         0.09      0.06      11.02 r
  n2 (net)                                      1                   0.00      11.02 r
  U14/OUT (NAND)                                          0.06      0.05      11.07 f
  N9 (net)                                      1                   0.00      11.07 f
  C_reg_reg[4]/D (DFF)                                    0.06      0.00      11.07 f
  data arrival time                                                           11.07

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[4]/CLK (DFF)                                            0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -11.07
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.68


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[125]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40/AN1_0/OUT (INV)           0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40/A_notx[0] (net)     8               0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40/AN1_0_1/OUT (NOR)         0.12      0.10      10.21 r    d 
  mat_kron/dp_cluster_0/mult_40/ab[0][1] (net)     2                0.00      10.21 r
  U1504/OUT (NAND)                                        0.11      0.09      10.30 f
  n2150 (net)                                   3                   0.00      10.30 f
  U2956/OUT (NAND)                                        0.05      0.05      10.36 r
  n1617 (net)                                   1                   0.00      10.36 r
  U608/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1615 (net)                                   2                   0.00      10.42 f
  U1505/OUT (INV)                                         0.06      0.05      10.48 r
  n1622 (net)                                   2                   0.00      10.48 r
  U2957/OUT (OR)                                          0.03      0.05      10.53 r
  n1621 (net)                                   1                   0.00      10.53 r
  U609/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1619 (net)                                   2                   0.00      10.59 f
  U1506/OUT (INV)                                         0.06      0.05      10.64 r
  n1626 (net)                                   2                   0.00      10.64 r
  U2958/OUT (OR)                                          0.03      0.05      10.69 r
  n1625 (net)                                   1                   0.00      10.69 r
  U610/OUT (AOI22)                                        0.10      0.06      10.75 f
  n1623 (net)                                   2                   0.00      10.75 f
  U2001/OUT (XOR)                                         0.08      0.09      10.84 f
  n2025 (net)                                   1                   0.00      10.84 f
  U995/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[125] (net)                              1                   0.00      10.92 f
  U153/OUT (AND)                                          0.02      0.06      10.97 f
  N130 (net)                                    1                   0.00      10.97 f
  C_reg_reg[125]/D (DFF)                                  0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[125]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[93]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/ab[0][1] (net)     2       0.00      10.21 r
  U1456/OUT (NAND)                                        0.11      0.09      10.30 f
  n2144 (net)                                   3                   0.00      10.30 f
  U2857/OUT (NAND)                                        0.05      0.05      10.36 r
  n1437 (net)                                   1                   0.00      10.36 r
  U563/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1435 (net)                                   2                   0.00      10.42 f
  U1457/OUT (INV)                                         0.06      0.05      10.48 r
  n1442 (net)                                   2                   0.00      10.48 r
  U2858/OUT (OR)                                          0.03      0.05      10.53 r
  n1441 (net)                                   1                   0.00      10.53 r
  U564/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1439 (net)                                   2                   0.00      10.59 f
  U1458/OUT (INV)                                         0.06      0.05      10.64 r
  n1446 (net)                                   2                   0.00      10.64 r
  U2859/OUT (OR)                                          0.03      0.05      10.69 r
  n1445 (net)                                   1                   0.00      10.69 r
  U565/OUT (AOI22)                                        0.10      0.06      10.75 f
  n1443 (net)                                   2                   0.00      10.75 f
  U1956/OUT (XOR)                                         0.08      0.09      10.84 f
  n1995 (net)                                   1                   0.00      10.84 f
  U953/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[93] (net)                               1                   0.00      10.92 f
  U5/OUT (AND)                                            0.02      0.06      10.97 f
  N98 (net)                                     1                   0.00      10.97 f
  C_reg_reg[93]/D (DFF)                                   0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[93]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[85]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1328/OUT (NAND)                                        0.11      0.09      10.30 f
  n2128 (net)                                   3                   0.00      10.30 f
  U2593/OUT (NAND)                                        0.05      0.05      10.36 r
  n957 (net)                                    1                   0.00      10.36 r
  U443/OUT (AOI22)                                        0.10      0.07      10.42 f
  n955 (net)                                    2                   0.00      10.42 f
  U1329/OUT (INV)                                         0.06      0.05      10.48 r
  n962 (net)                                    2                   0.00      10.48 r
  U2594/OUT (OR)                                          0.03      0.05      10.53 r
  n961 (net)                                    1                   0.00      10.53 r
  U444/OUT (AOI22)                                        0.10      0.06      10.59 f
  n959 (net)                                    2                   0.00      10.59 f
  U1330/OUT (INV)                                         0.06      0.05      10.64 r
  n966 (net)                                    2                   0.00      10.64 r
  U2595/OUT (OR)                                          0.03      0.05      10.69 r
  n965 (net)                                    1                   0.00      10.69 r
  U445/OUT (AOI22)                                        0.10      0.06      10.75 f
  n963 (net)                                    2                   0.00      10.75 f
  U1836/OUT (XOR)                                         0.08      0.09      10.84 f
  n1915 (net)                                   1                   0.00      10.84 f
  U841/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[85] (net)                               1                   0.00      10.92 f
  U13/OUT (AND)                                           0.02      0.06      10.97 f
  N90 (net)                                     1                   0.00      10.97 f
  C_reg_reg[85]/D (DFF)                                   0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[85]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[77]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/ab[0][1] (net)     2       0.00      10.21 r
  U1344/OUT (NAND)                                        0.11      0.09      10.30 f
  n2130 (net)                                   3                   0.00      10.30 f
  U2626/OUT (NAND)                                        0.05      0.05      10.36 r
  n1017 (net)                                   1                   0.00      10.36 r
  U458/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1015 (net)                                   2                   0.00      10.42 f
  U1345/OUT (INV)                                         0.06      0.05      10.48 r
  n1022 (net)                                   2                   0.00      10.48 r
  U2627/OUT (OR)                                          0.03      0.05      10.53 r
  n1021 (net)                                   1                   0.00      10.53 r
  U459/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1019 (net)                                   2                   0.00      10.59 f
  U1346/OUT (INV)                                         0.06      0.05      10.64 r
  n1026 (net)                                   2                   0.00      10.64 r
  U2628/OUT (OR)                                          0.03      0.05      10.69 r
  n1025 (net)                                   1                   0.00      10.69 r
  U460/OUT (AOI22)                                        0.10      0.06      10.75 f
  n1023 (net)                                   2                   0.00      10.75 f
  U1851/OUT (XOR)                                         0.08      0.09      10.84 f
  n1925 (net)                                   1                   0.00      10.84 f
  U855/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[77] (net)                               1                   0.00      10.92 f
  U24/OUT (AND)                                           0.02      0.06      10.97 f
  N82 (net)                                     1                   0.00      10.97 f
  C_reg_reg[77]/D (DFF)                                   0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[77]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[69]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1280/OUT (NAND)                                        0.11      0.09      10.30 f
  n2122 (net)                                   3                   0.00      10.30 f
  U2494/OUT (NAND)                                        0.05      0.05      10.36 r
  n777 (net)                                    1                   0.00      10.36 r
  U398/OUT (AOI22)                                        0.10      0.07      10.42 f
  n775 (net)                                    2                   0.00      10.42 f
  U1281/OUT (INV)                                         0.06      0.05      10.48 r
  n782 (net)                                    2                   0.00      10.48 r
  U2495/OUT (OR)                                          0.03      0.05      10.53 r
  n781 (net)                                    1                   0.00      10.53 r
  U399/OUT (AOI22)                                        0.10      0.06      10.59 f
  n779 (net)                                    2                   0.00      10.59 f
  U1282/OUT (INV)                                         0.06      0.05      10.64 r
  n786 (net)                                    2                   0.00      10.64 r
  U2496/OUT (OR)                                          0.03      0.05      10.69 r
  n785 (net)                                    1                   0.00      10.69 r
  U400/OUT (AOI22)                                        0.10      0.06      10.75 f
  n783 (net)                                    2                   0.00      10.75 f
  U1791/OUT (XOR)                                         0.08      0.09      10.84 f
  n1885 (net)                                   1                   0.00      10.84 f
  U799/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[69] (net)                               1                   0.00      10.92 f
  U35/OUT (AND)                                           0.02      0.06      10.97 f
  N74 (net)                                     1                   0.00      10.97 f
  C_reg_reg[69]/D (DFF)                                   0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[69]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[61]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0/OUT (INV)        0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2/A_notx[0] (net)     8            0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0_1/OUT (NOR)      0.12      0.10      10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2/ab[0][1] (net)     2             0.00      10.21 r
  U1488/OUT (NAND)                                        0.11      0.09      10.30 f
  n2148 (net)                                   3                   0.00      10.30 f
  U2923/OUT (NAND)                                        0.05      0.05      10.36 r
  n1557 (net)                                   1                   0.00      10.36 r
  U593/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1555 (net)                                   2                   0.00      10.42 f
  U1489/OUT (INV)                                         0.06      0.05      10.48 r
  n1562 (net)                                   2                   0.00      10.48 r
  U2924/OUT (OR)                                          0.03      0.05      10.53 r
  n1561 (net)                                   1                   0.00      10.53 r
  U594/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1559 (net)                                   2                   0.00      10.59 f
  U1490/OUT (INV)                                         0.06      0.05      10.64 r
  n1566 (net)                                   2                   0.00      10.64 r
  U2925/OUT (OR)                                          0.03      0.05      10.69 r
  n1565 (net)                                   1                   0.00      10.69 r
  U595/OUT (AOI22)                                        0.10      0.06      10.75 f
  n1563 (net)                                   2                   0.00      10.75 f
  U1986/OUT (XOR)                                         0.08      0.09      10.84 f
  n2015 (net)                                   1                   0.00      10.84 f
  U981/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[61] (net)                               1                   0.00      10.92 f
  U46/OUT (AND)                                           0.02      0.06      10.97 f
  N66 (net)                                     1                   0.00      10.97 f
  C_reg_reg[61]/D (DFF)                                   0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[61]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[53]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/ab[0][1] (net)     2     0.00     10.21 r
  U1424/OUT (NAND)                                        0.11      0.09      10.30 f
  n2140 (net)                                   3                   0.00      10.30 f
  U2791/OUT (NAND)                                        0.05      0.05      10.36 r
  n1317 (net)                                   1                   0.00      10.36 r
  U533/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1315 (net)                                   2                   0.00      10.42 f
  U1425/OUT (INV)                                         0.06      0.05      10.48 r
  n1322 (net)                                   2                   0.00      10.48 r
  U2792/OUT (OR)                                          0.03      0.05      10.53 r
  n1321 (net)                                   1                   0.00      10.53 r
  U534/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1319 (net)                                   2                   0.00      10.59 f
  U1426/OUT (INV)                                         0.06      0.05      10.64 r
  n1326 (net)                                   2                   0.00      10.64 r
  U2793/OUT (OR)                                          0.03      0.05      10.69 r
  n1325 (net)                                   1                   0.00      10.69 r
  U535/OUT (AOI22)                                        0.10      0.06      10.75 f
  n1323 (net)                                   2                   0.00      10.75 f
  U1926/OUT (XOR)                                         0.08      0.09      10.84 f
  n1975 (net)                                   1                   0.00      10.84 f
  U925/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[53] (net)                               1                   0.00      10.92 f
  U57/OUT (AND)                                           0.02      0.06      10.97 f
  N58 (net)                                     1                   0.00      10.97 f
  C_reg_reg[53]/D (DFF)                                   0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[53]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[45]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10     10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/ab[0][1] (net)     2          0.00      10.21 r
  U1360/OUT (NAND)                                        0.11      0.09      10.30 f
  n2132 (net)                                   3                   0.00      10.30 f
  U2659/OUT (NAND)                                        0.05      0.05      10.36 r
  n1077 (net)                                   1                   0.00      10.36 r
  U473/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1075 (net)                                   2                   0.00      10.42 f
  U1361/OUT (INV)                                         0.06      0.05      10.48 r
  n1082 (net)                                   2                   0.00      10.48 r
  U2660/OUT (OR)                                          0.03      0.05      10.53 r
  n1081 (net)                                   1                   0.00      10.53 r
  U474/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1079 (net)                                   2                   0.00      10.59 f
  U1362/OUT (INV)                                         0.06      0.05      10.64 r
  n1086 (net)                                   2                   0.00      10.64 r
  U2661/OUT (OR)                                          0.03      0.05      10.69 r
  n1085 (net)                                   1                   0.00      10.69 r
  U475/OUT (AOI22)                                        0.10      0.06      10.75 f
  n1083 (net)                                   2                   0.00      10.75 f
  U1866/OUT (XOR)                                         0.08      0.09      10.84 f
  n1935 (net)                                   1                   0.00      10.84 f
  U869/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[45] (net)                               1                   0.00      10.92 f
  U65/OUT (AND)                                           0.02      0.06      10.97 f
  N50 (net)                                     1                   0.00      10.97 f
  C_reg_reg[45]/D (DFF)                                   0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[45]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[37]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/ab[0][1] (net)     2     0.00     10.21 r
  U1376/OUT (NAND)                                        0.11      0.09      10.30 f
  n2134 (net)                                   3                   0.00      10.30 f
  U2692/OUT (NAND)                                        0.05      0.05      10.36 r
  n1137 (net)                                   1                   0.00      10.36 r
  U488/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1135 (net)                                   2                   0.00      10.42 f
  U1377/OUT (INV)                                         0.06      0.05      10.48 r
  n1142 (net)                                   2                   0.00      10.48 r
  U2693/OUT (OR)                                          0.03      0.05      10.53 r
  n1141 (net)                                   1                   0.00      10.53 r
  U489/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1139 (net)                                   2                   0.00      10.59 f
  U1378/OUT (INV)                                         0.06      0.05      10.64 r
  n1146 (net)                                   2                   0.00      10.64 r
  U2694/OUT (OR)                                          0.03      0.05      10.69 r
  n1145 (net)                                   1                   0.00      10.69 r
  U490/OUT (AOI22)                                        0.10      0.06      10.75 f
  n1143 (net)                                   2                   0.00      10.75 f
  U1881/OUT (XOR)                                         0.08      0.09      10.84 f
  n1945 (net)                                   1                   0.00      10.84 f
  U883/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[37] (net)                               1                   0.00      10.92 f
  U76/OUT (AND)                                           0.02      0.06      10.97 f
  N42 (net)                                     1                   0.00      10.97 f
  C_reg_reg[37]/D (DFF)                                   0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[37]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[117]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1440/OUT (NAND)                                        0.11      0.09      10.30 f
  n2142 (net)                                   3                   0.00      10.30 f
  U2824/OUT (NAND)                                        0.05      0.05      10.36 r
  n1377 (net)                                   1                   0.00      10.36 r
  U548/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1375 (net)                                   2                   0.00      10.42 f
  U1441/OUT (INV)                                         0.06      0.05      10.48 r
  n1382 (net)                                   2                   0.00      10.48 r
  U2825/OUT (OR)                                          0.03      0.05      10.53 r
  n1381 (net)                                   1                   0.00      10.53 r
  U549/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1379 (net)                                   2                   0.00      10.59 f
  U1442/OUT (INV)                                         0.06      0.05      10.64 r
  n1386 (net)                                   2                   0.00      10.64 r
  U2826/OUT (OR)                                          0.03      0.05      10.69 r
  n1385 (net)                                   1                   0.00      10.69 r
  U550/OUT (AOI22)                                        0.10      0.06      10.75 f
  n1383 (net)                                   2                   0.00      10.75 f
  U1941/OUT (XOR)                                         0.08      0.09      10.84 f
  n1985 (net)                                   1                   0.00      10.84 f
  U939/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[117] (net)                              1                   0.00      10.92 f
  U164/OUT (AND)                                          0.02      0.06      10.97 f
  N122 (net)                                    1                   0.00      10.97 f
  C_reg_reg[117]/D (DFF)                                  0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[117]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[109]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10     10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1/ab[0][1] (net)     2          0.00      10.21 r
  U1472/OUT (NAND)                                        0.11      0.09      10.30 f
  n2146 (net)                                   3                   0.00      10.30 f
  U2890/OUT (NAND)                                        0.05      0.05      10.36 r
  n1497 (net)                                   1                   0.00      10.36 r
  U578/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1495 (net)                                   2                   0.00      10.42 f
  U1473/OUT (INV)                                         0.06      0.05      10.48 r
  n1502 (net)                                   2                   0.00      10.48 r
  U2891/OUT (OR)                                          0.03      0.05      10.53 r
  n1501 (net)                                   1                   0.00      10.53 r
  U579/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1499 (net)                                   2                   0.00      10.59 f
  U1474/OUT (INV)                                         0.06      0.05      10.64 r
  n1506 (net)                                   2                   0.00      10.64 r
  U2892/OUT (OR)                                          0.03      0.05      10.69 r
  n1505 (net)                                   1                   0.00      10.69 r
  U580/OUT (AOI22)                                        0.10      0.06      10.75 f
  n1503 (net)                                   2                   0.00      10.75 f
  U1971/OUT (XOR)                                         0.08      0.09      10.84 f
  n2005 (net)                                   1                   0.00      10.84 f
  U967/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[109] (net)                              1                   0.00      10.92 f
  U175/OUT (AND)                                          0.02      0.06      10.97 f
  N114 (net)                                    1                   0.00      10.97 f
  C_reg_reg[109]/D (DFF)                                  0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[109]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[101]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1392/OUT (NAND)                                        0.11      0.09      10.30 f
  n2136 (net)                                   3                   0.00      10.30 f
  U2725/OUT (NAND)                                        0.05      0.05      10.36 r
  n1197 (net)                                   1                   0.00      10.36 r
  U503/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1195 (net)                                   2                   0.00      10.42 f
  U1393/OUT (INV)                                         0.06      0.05      10.48 r
  n1202 (net)                                   2                   0.00      10.48 r
  U2726/OUT (OR)                                          0.03      0.05      10.53 r
  n1201 (net)                                   1                   0.00      10.53 r
  U504/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1199 (net)                                   2                   0.00      10.59 f
  U1394/OUT (INV)                                         0.06      0.05      10.64 r
  n1206 (net)                                   2                   0.00      10.64 r
  U2727/OUT (OR)                                          0.03      0.05      10.69 r
  n1205 (net)                                   1                   0.00      10.69 r
  U505/OUT (AOI22)                                        0.10      0.06      10.75 f
  n1203 (net)                                   2                   0.00      10.75 f
  U1896/OUT (XOR)                                         0.08      0.09      10.84 f
  n1955 (net)                                   1                   0.00      10.84 f
  U897/OUT (XNOR)                                         0.07      0.07      10.92 f
  m_kro[101] (net)                              1                   0.00      10.92 f
  U186/OUT (AND)                                          0.02      0.06      10.97 f
  N106 (net)                                    1                   0.00      10.97 f
  C_reg_reg[101]/D (DFF)                                  0.02      0.00      10.97 f
  data arrival time                                                           10.97

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[101]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.97
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.78


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[27]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/ab[0][1] (net)     2        0.00      10.21 r
  U1168/OUT (NAND)                                        0.11      0.09      10.30 f
  n2108 (net)                                   3                   0.00      10.30 f
  U2211/OUT (NAND)                                        0.05      0.05      10.35 r
  n357 (net)                                    1                   0.00      10.35 r
  U293/OUT (AOI22)                                        0.10      0.07      10.42 f
  n355 (net)                                    2                   0.00      10.42 f
  U1688/OUT (XOR)                                         0.08      0.09      10.51 f
  n1816 (net)                                   1                   0.00      10.51 f
  U702/OUT (XNOR)                                         0.12      0.10      10.61 f
  mat_mul/dp_cluster_2/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[3] (net)     3     0.00    10.61 f
  U2278/OUT (XNOR)                                        0.09      0.09      10.70 f
  n2061 (net)                                   1                   0.00      10.70 f
  U1037/OUT (XOR)                                         0.06      0.09      10.79 f
  m_mul[27] (net)                               1                   0.00      10.79 f
  U96/OUT (AOI22)                                         0.09      0.06      10.85 r
  n20 (net)                                     1                   0.00      10.85 r
  U94/OUT (NAND)                                          0.06      0.05      10.90 f
  N32 (net)                                     1                   0.00      10.90 f
  C_reg_reg[27]/D (DFF)                                   0.06      0.00      10.90 f
  data arrival time                                                           10.90

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[27]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -10.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.85


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[19]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/ab[0][1] (net)     2        0.00      10.21 r
  U1136/OUT (NAND)                                        0.11      0.09      10.30 f
  n2104 (net)                                   3                   0.00      10.30 f
  U2127/OUT (NAND)                                        0.05      0.05      10.35 r
  n237 (net)                                    1                   0.00      10.35 r
  U263/OUT (AOI22)                                        0.10      0.07      10.42 f
  n235 (net)                                    2                   0.00      10.42 f
  U1658/OUT (XOR)                                         0.08      0.09      10.51 f
  n1796 (net)                                   1                   0.00      10.51 f
  U674/OUT (XNOR)                                         0.12      0.10      10.61 f
  mat_mul/dp_cluster_3/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[3] (net)     3     0.00    10.61 f
  U2194/OUT (XNOR)                                        0.09      0.09      10.70 f
  n2067 (net)                                   1                   0.00      10.70 f
  U1045/OUT (XOR)                                         0.06      0.09      10.79 f
  m_mul[19] (net)                               1                   0.00      10.79 f
  U120/OUT (AOI22)                                        0.09      0.06      10.85 r
  n36 (net)                                     1                   0.00      10.85 r
  U118/OUT (NAND)                                         0.06      0.05      10.90 f
  N24 (net)                                     1                   0.00      10.90 f
  C_reg_reg[19]/D (DFF)                                   0.06      0.00      10.90 f
  data arrival time                                                           10.90

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[19]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -10.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.85


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[11]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/ab[0][1] (net)     2        0.00      10.21 r
  U1232/OUT (NAND)                                        0.11      0.09      10.30 f
  n2116 (net)                                   3                   0.00      10.30 f
  U2379/OUT (NAND)                                        0.05      0.05      10.35 r
  n597 (net)                                    1                   0.00      10.35 r
  U353/OUT (AOI22)                                        0.10      0.07      10.42 f
  n595 (net)                                    2                   0.00      10.42 f
  U1748/OUT (XOR)                                         0.08      0.09      10.51 f
  n1856 (net)                                   1                   0.00      10.51 f
  U758/OUT (XNOR)                                         0.12      0.10      10.61 f
  mat_mul/dp_cluster_0/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[3] (net)     3     0.00    10.61 f
  U2447/OUT (XNOR)                                        0.09      0.09      10.70 f
  n2073 (net)                                   1                   0.00      10.70 f
  U1051/OUT (XOR)                                         0.06      0.09      10.79 f
  m_mul[11] (net)                               1                   0.00      10.79 f
  U144/OUT (AOI22)                                        0.09      0.06      10.85 r
  n52 (net)                                     1                   0.00      10.85 r
  U142/OUT (NAND)                                         0.06      0.05      10.90 f
  N16 (net)                                     1                   0.00      10.90 f
  C_reg_reg[11]/D (DFF)                                   0.06      0.00      10.90 f
  data arrival time                                                           10.90

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[11]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -10.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.85


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[3]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/ab[0][1] (net)     2        0.00      10.21 r
  U1200/OUT (NAND)                                        0.11      0.09      10.30 f
  n2112 (net)                                   3                   0.00      10.30 f
  U2295/OUT (NAND)                                        0.05      0.05      10.35 r
  n477 (net)                                    1                   0.00      10.35 r
  U323/OUT (AOI22)                                        0.10      0.07      10.42 f
  n475 (net)                                    2                   0.00      10.42 f
  U1718/OUT (XOR)                                         0.08      0.09      10.51 f
  n1836 (net)                                   1                   0.00      10.51 f
  U730/OUT (XNOR)                                         0.12      0.10      10.61 f
  mat_mul/dp_cluster_1/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[3] (net)     3     0.00    10.61 f
  U2362/OUT (XNOR)                                        0.09      0.09      10.70 f
  n2055 (net)                                   1                   0.00      10.70 f
  U1029/OUT (XOR)                                         0.06      0.09      10.79 f
  m_mul[3] (net)                                1                   0.00      10.79 f
  U29/OUT (AOI22)                                         0.09      0.06      10.85 r
  n4 (net)                                      1                   0.00      10.85 r
  U27/OUT (NAND)                                          0.06      0.05      10.90 f
  N8 (net)                                      1                   0.00      10.90 f
  C_reg_reg[3]/D (DFF)                                    0.06      0.00      10.90 f
  data arrival time                                                           10.90

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[3]/CLK (DFF)                                            0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -10.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.85


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[124]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40/AN1_0/OUT (INV)           0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40/A_notx[0] (net)     8               0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40/AN1_0_1/OUT (NOR)         0.12      0.10      10.21 r    d 
  mat_kron/dp_cluster_0/mult_40/ab[0][1] (net)     2                0.00      10.21 r
  U1504/OUT (NAND)                                        0.11      0.09      10.30 f
  n2150 (net)                                   3                   0.00      10.30 f
  U2956/OUT (NAND)                                        0.05      0.05      10.36 r
  n1617 (net)                                   1                   0.00      10.36 r
  U608/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1615 (net)                                   2                   0.00      10.42 f
  U1505/OUT (INV)                                         0.06      0.05      10.48 r
  n1622 (net)                                   2                   0.00      10.48 r
  U2957/OUT (OR)                                          0.03      0.05      10.53 r
  n1621 (net)                                   1                   0.00      10.53 r
  U609/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1619 (net)                                   2                   0.00      10.59 f
  U2002/OUT (XOR)                                         0.08      0.09      10.68 f
  n2229 (net)                                   1                   0.00      10.68 f
  U1615/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[124] (net)                              1                   0.00      10.75 f
  U157/OUT (AND)                                          0.02      0.06      10.81 f
  N129 (net)                                    1                   0.00      10.81 f
  C_reg_reg[124]/D (DFF)                                  0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[124]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[92]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/ab[0][1] (net)     2       0.00      10.21 r
  U1456/OUT (NAND)                                        0.11      0.09      10.30 f
  n2144 (net)                                   3                   0.00      10.30 f
  U2857/OUT (NAND)                                        0.05      0.05      10.36 r
  n1437 (net)                                   1                   0.00      10.36 r
  U563/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1435 (net)                                   2                   0.00      10.42 f
  U1457/OUT (INV)                                         0.06      0.05      10.48 r
  n1442 (net)                                   2                   0.00      10.48 r
  U2858/OUT (OR)                                          0.03      0.05      10.53 r
  n1441 (net)                                   1                   0.00      10.53 r
  U564/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1439 (net)                                   2                   0.00      10.59 f
  U1957/OUT (XOR)                                         0.08      0.09      10.68 f
  n2220 (net)                                   1                   0.00      10.68 f
  U1606/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[92] (net)                               1                   0.00      10.75 f
  U6/OUT (AND)                                            0.02      0.06      10.81 f
  N97 (net)                                     1                   0.00      10.81 f
  C_reg_reg[92]/D (DFF)                                   0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[92]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[84]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1328/OUT (NAND)                                        0.11      0.09      10.30 f
  n2128 (net)                                   3                   0.00      10.30 f
  U2593/OUT (NAND)                                        0.05      0.05      10.36 r
  n957 (net)                                    1                   0.00      10.36 r
  U443/OUT (AOI22)                                        0.10      0.07      10.42 f
  n955 (net)                                    2                   0.00      10.42 f
  U1329/OUT (INV)                                         0.06      0.05      10.48 r
  n962 (net)                                    2                   0.00      10.48 r
  U2594/OUT (OR)                                          0.03      0.05      10.53 r
  n961 (net)                                    1                   0.00      10.53 r
  U444/OUT (AOI22)                                        0.10      0.06      10.59 f
  n959 (net)                                    2                   0.00      10.59 f
  U1837/OUT (XOR)                                         0.08      0.09      10.68 f
  n2196 (net)                                   1                   0.00      10.68 f
  U1582/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[84] (net)                               1                   0.00      10.75 f
  U17/OUT (AND)                                           0.02      0.06      10.81 f
  N89 (net)                                     1                   0.00      10.81 f
  C_reg_reg[84]/D (DFF)                                   0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[84]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[76]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/ab[0][1] (net)     2       0.00      10.21 r
  U1344/OUT (NAND)                                        0.11      0.09      10.30 f
  n2130 (net)                                   3                   0.00      10.30 f
  U2626/OUT (NAND)                                        0.05      0.05      10.36 r
  n1017 (net)                                   1                   0.00      10.36 r
  U458/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1015 (net)                                   2                   0.00      10.42 f
  U1345/OUT (INV)                                         0.06      0.05      10.48 r
  n1022 (net)                                   2                   0.00      10.48 r
  U2627/OUT (OR)                                          0.03      0.05      10.53 r
  n1021 (net)                                   1                   0.00      10.53 r
  U459/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1019 (net)                                   2                   0.00      10.59 f
  U1852/OUT (XOR)                                         0.08      0.09      10.68 f
  n2199 (net)                                   1                   0.00      10.68 f
  U1585/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[76] (net)                               1                   0.00      10.75 f
  U25/OUT (AND)                                           0.02      0.06      10.81 f
  N81 (net)                                     1                   0.00      10.81 f
  C_reg_reg[76]/D (DFF)                                   0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[76]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[68]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1280/OUT (NAND)                                        0.11      0.09      10.30 f
  n2122 (net)                                   3                   0.00      10.30 f
  U2494/OUT (NAND)                                        0.05      0.05      10.36 r
  n777 (net)                                    1                   0.00      10.36 r
  U398/OUT (AOI22)                                        0.10      0.07      10.42 f
  n775 (net)                                    2                   0.00      10.42 f
  U1281/OUT (INV)                                         0.06      0.05      10.48 r
  n782 (net)                                    2                   0.00      10.48 r
  U2495/OUT (OR)                                          0.03      0.05      10.53 r
  n781 (net)                                    1                   0.00      10.53 r
  U399/OUT (AOI22)                                        0.10      0.06      10.59 f
  n779 (net)                                    2                   0.00      10.59 f
  U1792/OUT (XOR)                                         0.08      0.09      10.68 f
  n2187 (net)                                   1                   0.00      10.68 f
  U1573/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[68] (net)                               1                   0.00      10.75 f
  U36/OUT (AND)                                           0.02      0.06      10.81 f
  N73 (net)                                     1                   0.00      10.81 f
  C_reg_reg[68]/D (DFF)                                   0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[68]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[60]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0/OUT (INV)        0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2/A_notx[0] (net)     8            0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0_1/OUT (NOR)      0.12      0.10      10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2/ab[0][1] (net)     2             0.00      10.21 r
  U1488/OUT (NAND)                                        0.11      0.09      10.30 f
  n2148 (net)                                   3                   0.00      10.30 f
  U2923/OUT (NAND)                                        0.05      0.05      10.36 r
  n1557 (net)                                   1                   0.00      10.36 r
  U593/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1555 (net)                                   2                   0.00      10.42 f
  U1489/OUT (INV)                                         0.06      0.05      10.48 r
  n1562 (net)                                   2                   0.00      10.48 r
  U2924/OUT (OR)                                          0.03      0.05      10.53 r
  n1561 (net)                                   1                   0.00      10.53 r
  U594/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1559 (net)                                   2                   0.00      10.59 f
  U1987/OUT (XOR)                                         0.08      0.09      10.68 f
  n2226 (net)                                   1                   0.00      10.68 f
  U1612/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[60] (net)                               1                   0.00      10.75 f
  U47/OUT (AND)                                           0.02      0.06      10.81 f
  N65 (net)                                     1                   0.00      10.81 f
  C_reg_reg[60]/D (DFF)                                   0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[60]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[52]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/ab[0][1] (net)     2     0.00     10.21 r
  U1424/OUT (NAND)                                        0.11      0.09      10.30 f
  n2140 (net)                                   3                   0.00      10.30 f
  U2791/OUT (NAND)                                        0.05      0.05      10.36 r
  n1317 (net)                                   1                   0.00      10.36 r
  U533/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1315 (net)                                   2                   0.00      10.42 f
  U1425/OUT (INV)                                         0.06      0.05      10.48 r
  n1322 (net)                                   2                   0.00      10.48 r
  U2792/OUT (OR)                                          0.03      0.05      10.53 r
  n1321 (net)                                   1                   0.00      10.53 r
  U534/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1319 (net)                                   2                   0.00      10.59 f
  U1927/OUT (XOR)                                         0.08      0.09      10.68 f
  n2214 (net)                                   1                   0.00      10.68 f
  U1600/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[52] (net)                               1                   0.00      10.75 f
  U58/OUT (AND)                                           0.02      0.06      10.81 f
  N57 (net)                                     1                   0.00      10.81 f
  C_reg_reg[52]/D (DFF)                                   0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[52]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[44]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10     10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/ab[0][1] (net)     2          0.00      10.21 r
  U1360/OUT (NAND)                                        0.11      0.09      10.30 f
  n2132 (net)                                   3                   0.00      10.30 f
  U2659/OUT (NAND)                                        0.05      0.05      10.36 r
  n1077 (net)                                   1                   0.00      10.36 r
  U473/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1075 (net)                                   2                   0.00      10.42 f
  U1361/OUT (INV)                                         0.06      0.05      10.48 r
  n1082 (net)                                   2                   0.00      10.48 r
  U2660/OUT (OR)                                          0.03      0.05      10.53 r
  n1081 (net)                                   1                   0.00      10.53 r
  U474/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1079 (net)                                   2                   0.00      10.59 f
  U1867/OUT (XOR)                                         0.08      0.09      10.68 f
  n2202 (net)                                   1                   0.00      10.68 f
  U1588/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[44] (net)                               1                   0.00      10.75 f
  U69/OUT (AND)                                           0.02      0.06      10.81 f
  N49 (net)                                     1                   0.00      10.81 f
  C_reg_reg[44]/D (DFF)                                   0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[44]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[36]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/ab[0][1] (net)     2     0.00     10.21 r
  U1376/OUT (NAND)                                        0.11      0.09      10.30 f
  n2134 (net)                                   3                   0.00      10.30 f
  U2692/OUT (NAND)                                        0.05      0.05      10.36 r
  n1137 (net)                                   1                   0.00      10.36 r
  U488/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1135 (net)                                   2                   0.00      10.42 f
  U1377/OUT (INV)                                         0.06      0.05      10.48 r
  n1142 (net)                                   2                   0.00      10.48 r
  U2693/OUT (OR)                                          0.03      0.05      10.53 r
  n1141 (net)                                   1                   0.00      10.53 r
  U489/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1139 (net)                                   2                   0.00      10.59 f
  U1882/OUT (XOR)                                         0.08      0.09      10.68 f
  n2205 (net)                                   1                   0.00      10.68 f
  U1591/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[36] (net)                               1                   0.00      10.75 f
  U77/OUT (AND)                                           0.02      0.06      10.81 f
  N41 (net)                                     1                   0.00      10.81 f
  C_reg_reg[36]/D (DFF)                                   0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[36]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[116]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1440/OUT (NAND)                                        0.11      0.09      10.30 f
  n2142 (net)                                   3                   0.00      10.30 f
  U2824/OUT (NAND)                                        0.05      0.05      10.36 r
  n1377 (net)                                   1                   0.00      10.36 r
  U548/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1375 (net)                                   2                   0.00      10.42 f
  U1441/OUT (INV)                                         0.06      0.05      10.48 r
  n1382 (net)                                   2                   0.00      10.48 r
  U2825/OUT (OR)                                          0.03      0.05      10.53 r
  n1381 (net)                                   1                   0.00      10.53 r
  U549/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1379 (net)                                   2                   0.00      10.59 f
  U1942/OUT (XOR)                                         0.08      0.09      10.68 f
  n2217 (net)                                   1                   0.00      10.68 f
  U1603/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[116] (net)                              1                   0.00      10.75 f
  U165/OUT (AND)                                          0.02      0.06      10.81 f
  N121 (net)                                    1                   0.00      10.81 f
  C_reg_reg[116]/D (DFF)                                  0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[116]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[108]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10     10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1/ab[0][1] (net)     2          0.00      10.21 r
  U1472/OUT (NAND)                                        0.11      0.09      10.30 f
  n2146 (net)                                   3                   0.00      10.30 f
  U2890/OUT (NAND)                                        0.05      0.05      10.36 r
  n1497 (net)                                   1                   0.00      10.36 r
  U578/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1495 (net)                                   2                   0.00      10.42 f
  U1473/OUT (INV)                                         0.06      0.05      10.48 r
  n1502 (net)                                   2                   0.00      10.48 r
  U2891/OUT (OR)                                          0.03      0.05      10.53 r
  n1501 (net)                                   1                   0.00      10.53 r
  U579/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1499 (net)                                   2                   0.00      10.59 f
  U1972/OUT (XOR)                                         0.08      0.09      10.68 f
  n2223 (net)                                   1                   0.00      10.68 f
  U1609/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[108] (net)                              1                   0.00      10.75 f
  U176/OUT (AND)                                          0.02      0.06      10.81 f
  N113 (net)                                    1                   0.00      10.81 f
  C_reg_reg[108]/D (DFF)                                  0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[108]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[100]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1392/OUT (NAND)                                        0.11      0.09      10.30 f
  n2136 (net)                                   3                   0.00      10.30 f
  U2725/OUT (NAND)                                        0.05      0.05      10.36 r
  n1197 (net)                                   1                   0.00      10.36 r
  U503/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1195 (net)                                   2                   0.00      10.42 f
  U1393/OUT (INV)                                         0.06      0.05      10.48 r
  n1202 (net)                                   2                   0.00      10.48 r
  U2726/OUT (OR)                                          0.03      0.05      10.53 r
  n1201 (net)                                   1                   0.00      10.53 r
  U504/OUT (AOI22)                                        0.10      0.06      10.59 f
  n1199 (net)                                   2                   0.00      10.59 f
  U1897/OUT (XOR)                                         0.08      0.09      10.68 f
  n2208 (net)                                   1                   0.00      10.68 f
  U1594/OUT (XNOR)                                        0.07      0.07      10.75 f
  m_kro[100] (net)                              1                   0.00      10.75 f
  U187/OUT (AND)                                          0.02      0.06      10.81 f
  N105 (net)                                    1                   0.00      10.81 f
  C_reg_reg[100]/D (DFF)                                  0.02      0.00      10.81 f
  data arrival time                                                           10.81

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[100]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.95


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[26]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_2/mult_37_G2_G1_G1/ab[0][1] (net)     2        0.00      10.21 r
  U1168/OUT (NAND)                                        0.11      0.09      10.30 f
  n2108 (net)                                   3                   0.00      10.30 f
  U1689/OUT (XOR)                                         0.07      0.10      10.40 f
  n2167 (net)                                   1                   0.00      10.40 f
  U1553/OUT (XOR)                                         0.11      0.09      10.50 f
  mat_mul/dp_cluster_2/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[2] (net)     3     0.00    10.50 f
  U2279/OUT (XNOR)                                        0.09      0.09      10.59 f
  n2062 (net)                                   1                   0.00      10.59 f
  U1038/OUT (XOR)                                         0.06      0.09      10.68 f
  m_mul[26] (net)                               1                   0.00      10.68 f
  U99/OUT (AOI22)                                         0.09      0.06      10.74 r
  n22 (net)                                     1                   0.00      10.74 r
  U97/OUT (NAND)                                          0.06      0.05      10.78 f
  N31 (net)                                     1                   0.00      10.78 f
  C_reg_reg[26]/D (DFF)                                   0.06      0.00      10.78 f
  data arrival time                                                           10.78

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[26]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -10.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.97


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[18]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_3/mult_37_G2_G2_G1/ab[0][1] (net)     2        0.00      10.21 r
  U1136/OUT (NAND)                                        0.11      0.09      10.30 f
  n2104 (net)                                   3                   0.00      10.30 f
  U1659/OUT (XOR)                                         0.07      0.10      10.40 f
  n2161 (net)                                   1                   0.00      10.40 f
  U1547/OUT (XOR)                                         0.11      0.09      10.50 f
  mat_mul/dp_cluster_3/mul_mat_matrixproduct_wire_gen_block_1[0].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[2] (net)     3     0.00    10.50 f
  U2195/OUT (XNOR)                                        0.09      0.09      10.59 f
  n2068 (net)                                   1                   0.00      10.59 f
  U1046/OUT (XOR)                                         0.06      0.09      10.68 f
  m_mul[18] (net)                               1                   0.00      10.68 f
  U123/OUT (AOI22)                                        0.09      0.06      10.74 r
  n38 (net)                                     1                   0.00      10.74 r
  U121/OUT (NAND)                                         0.06      0.05      10.78 f
  N23 (net)                                     1                   0.00      10.78 f
  C_reg_reg[18]/D (DFF)                                   0.06      0.00      10.78 f
  data arrival time                                                           10.78

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[18]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -10.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.97


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[10]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/ab[0][1] (net)     2        0.00      10.21 r
  U1232/OUT (NAND)                                        0.11      0.09      10.30 f
  n2116 (net)                                   3                   0.00      10.30 f
  U1749/OUT (XOR)                                         0.07      0.10      10.40 f
  n2179 (net)                                   1                   0.00      10.40 f
  U1565/OUT (XOR)                                         0.11      0.09      10.50 f
  mat_mul/dp_cluster_0/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[0].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[2] (net)     3     0.00    10.50 f
  U2448/OUT (XNOR)                                        0.09      0.09      10.59 f
  n2074 (net)                                   1                   0.00      10.59 f
  U1052/OUT (XOR)                                         0.06      0.09      10.68 f
  m_mul[10] (net)                               1                   0.00      10.68 f
  U147/OUT (AOI22)                                        0.09      0.06      10.74 r
  n54 (net)                                     1                   0.00      10.74 r
  U145/OUT (NAND)                                         0.06      0.05      10.78 f
  N15 (net)                                     1                   0.00      10.78 f
  C_reg_reg[10]/D (DFF)                                   0.06      0.00      10.78 f
  data arrival time                                                           10.78

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[10]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -10.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.97


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[2]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/AN1_0/OUT (INV)     0.13     0.11     10.11 f    d 
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/A_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r   d 
  mat_mul/dp_cluster_1/mult_37_G2_G2_G2/ab[0][1] (net)     2        0.00      10.21 r
  U1200/OUT (NAND)                                        0.11      0.09      10.30 f
  n2112 (net)                                   3                   0.00      10.30 f
  U1719/OUT (XOR)                                         0.07      0.10      10.40 f
  n2173 (net)                                   1                   0.00      10.40 f
  U1559/OUT (XOR)                                         0.11      0.09      10.50 f
  mat_mul/dp_cluster_1/mul_mat_matrixproduct_wire_gen_block_1[1].mul_mat_matrixproduct_wire_gen_block_2[1].mul_mat_matrixproduct_wire_gen_block_3[1].temp_res0_w[2] (net)     3     0.00    10.50 f
  U2363/OUT (XNOR)                                        0.09      0.09      10.59 f
  n2058 (net)                                   1                   0.00      10.59 f
  U1034/OUT (XOR)                                         0.06      0.09      10.68 f
  m_mul[2] (net)                                1                   0.00      10.68 f
  U42/OUT (AOI22)                                         0.09      0.06      10.74 r
  n6 (net)                                      1                   0.00      10.74 r
  U40/OUT (NAND)                                          0.06      0.05      10.78 f
  N7 (net)                                      1                   0.00      10.78 f
  C_reg_reg[2]/D (DFF)                                    0.06      0.00      10.78 f
  data arrival time                                                           10.78

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[2]/CLK (DFF)                                            0.00      39.80 f
  library setup time                                               -0.05      39.75
  data required time                                                          39.75
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.75
  data arrival time                                                          -10.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 28.97


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[123]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40/AN1_0/OUT (INV)           0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40/A_notx[0] (net)     8               0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40/AN1_0_1/OUT (NOR)         0.12      0.10      10.21 r    d 
  mat_kron/dp_cluster_0/mult_40/ab[0][1] (net)     2                0.00      10.21 r
  U1504/OUT (NAND)                                        0.11      0.09      10.30 f
  n2150 (net)                                   3                   0.00      10.30 f
  U2956/OUT (NAND)                                        0.05      0.05      10.36 r
  n1617 (net)                                   1                   0.00      10.36 r
  U608/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1615 (net)                                   2                   0.00      10.42 f
  U2003/OUT (XOR)                                         0.08      0.09      10.51 f
  n2026 (net)                                   1                   0.00      10.51 f
  U996/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[123] (net)                              1                   0.00      10.59 f
  U158/OUT (AND)                                          0.02      0.06      10.64 f
  N128 (net)                                    1                   0.00      10.64 f
  C_reg_reg[123]/D (DFF)                                  0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[123]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[91]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/ab[0][1] (net)     2       0.00      10.21 r
  U1456/OUT (NAND)                                        0.11      0.09      10.30 f
  n2144 (net)                                   3                   0.00      10.30 f
  U2857/OUT (NAND)                                        0.05      0.05      10.36 r
  n1437 (net)                                   1                   0.00      10.36 r
  U563/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1435 (net)                                   2                   0.00      10.42 f
  U1958/OUT (XOR)                                         0.08      0.09      10.51 f
  n1996 (net)                                   1                   0.00      10.51 f
  U954/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[91] (net)                               1                   0.00      10.59 f
  U7/OUT (AND)                                            0.02      0.06      10.64 f
  N96 (net)                                     1                   0.00      10.64 f
  C_reg_reg[91]/D (DFF)                                   0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[91]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[83]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1328/OUT (NAND)                                        0.11      0.09      10.30 f
  n2128 (net)                                   3                   0.00      10.30 f
  U2593/OUT (NAND)                                        0.05      0.05      10.36 r
  n957 (net)                                    1                   0.00      10.36 r
  U443/OUT (AOI22)                                        0.10      0.07      10.42 f
  n955 (net)                                    2                   0.00      10.42 f
  U1838/OUT (XOR)                                         0.08      0.09      10.51 f
  n1916 (net)                                   1                   0.00      10.51 f
  U842/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[83] (net)                               1                   0.00      10.59 f
  U18/OUT (AND)                                           0.02      0.06      10.64 f
  N88 (net)                                     1                   0.00      10.64 f
  C_reg_reg[83]/D (DFF)                                   0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[83]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[75]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/ab[0][1] (net)     2       0.00      10.21 r
  U1344/OUT (NAND)                                        0.11      0.09      10.30 f
  n2130 (net)                                   3                   0.00      10.30 f
  U2626/OUT (NAND)                                        0.05      0.05      10.36 r
  n1017 (net)                                   1                   0.00      10.36 r
  U458/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1015 (net)                                   2                   0.00      10.42 f
  U1853/OUT (XOR)                                         0.08      0.09      10.51 f
  n1926 (net)                                   1                   0.00      10.51 f
  U856/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[75] (net)                               1                   0.00      10.59 f
  U26/OUT (AND)                                           0.02      0.06      10.64 f
  N80 (net)                                     1                   0.00      10.64 f
  C_reg_reg[75]/D (DFF)                                   0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[75]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[67]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1280/OUT (NAND)                                        0.11      0.09      10.30 f
  n2122 (net)                                   3                   0.00      10.30 f
  U2494/OUT (NAND)                                        0.05      0.05      10.36 r
  n777 (net)                                    1                   0.00      10.36 r
  U398/OUT (AOI22)                                        0.10      0.07      10.42 f
  n775 (net)                                    2                   0.00      10.42 f
  U1793/OUT (XOR)                                         0.08      0.09      10.51 f
  n1886 (net)                                   1                   0.00      10.51 f
  U800/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[67] (net)                               1                   0.00      10.59 f
  U37/OUT (AND)                                           0.02      0.06      10.64 f
  N72 (net)                                     1                   0.00      10.64 f
  C_reg_reg[67]/D (DFF)                                   0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[67]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[59]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0/OUT (INV)        0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2/A_notx[0] (net)     8            0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0_1/OUT (NOR)      0.12      0.10      10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2/ab[0][1] (net)     2             0.00      10.21 r
  U1488/OUT (NAND)                                        0.11      0.09      10.30 f
  n2148 (net)                                   3                   0.00      10.30 f
  U2923/OUT (NAND)                                        0.05      0.05      10.36 r
  n1557 (net)                                   1                   0.00      10.36 r
  U593/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1555 (net)                                   2                   0.00      10.42 f
  U1988/OUT (XOR)                                         0.08      0.09      10.51 f
  n2016 (net)                                   1                   0.00      10.51 f
  U982/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[59] (net)                               1                   0.00      10.59 f
  U48/OUT (AND)                                           0.02      0.06      10.64 f
  N64 (net)                                     1                   0.00      10.64 f
  C_reg_reg[59]/D (DFF)                                   0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[59]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[51]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/ab[0][1] (net)     2     0.00     10.21 r
  U1424/OUT (NAND)                                        0.11      0.09      10.30 f
  n2140 (net)                                   3                   0.00      10.30 f
  U2791/OUT (NAND)                                        0.05      0.05      10.36 r
  n1317 (net)                                   1                   0.00      10.36 r
  U533/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1315 (net)                                   2                   0.00      10.42 f
  U1928/OUT (XOR)                                         0.08      0.09      10.51 f
  n1976 (net)                                   1                   0.00      10.51 f
  U926/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[51] (net)                               1                   0.00      10.59 f
  U59/OUT (AND)                                           0.02      0.06      10.64 f
  N56 (net)                                     1                   0.00      10.64 f
  C_reg_reg[51]/D (DFF)                                   0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[51]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[43]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10     10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/ab[0][1] (net)     2          0.00      10.21 r
  U1360/OUT (NAND)                                        0.11      0.09      10.30 f
  n2132 (net)                                   3                   0.00      10.30 f
  U2659/OUT (NAND)                                        0.05      0.05      10.36 r
  n1077 (net)                                   1                   0.00      10.36 r
  U473/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1075 (net)                                   2                   0.00      10.42 f
  U1868/OUT (XOR)                                         0.08      0.09      10.51 f
  n1936 (net)                                   1                   0.00      10.51 f
  U870/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[43] (net)                               1                   0.00      10.59 f
  U70/OUT (AND)                                           0.02      0.06      10.64 f
  N48 (net)                                     1                   0.00      10.64 f
  C_reg_reg[43]/D (DFF)                                   0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[43]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[35]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/ab[0][1] (net)     2     0.00     10.21 r
  U1376/OUT (NAND)                                        0.11      0.09      10.30 f
  n2134 (net)                                   3                   0.00      10.30 f
  U2692/OUT (NAND)                                        0.05      0.05      10.36 r
  n1137 (net)                                   1                   0.00      10.36 r
  U488/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1135 (net)                                   2                   0.00      10.42 f
  U1883/OUT (XOR)                                         0.08      0.09      10.51 f
  n1946 (net)                                   1                   0.00      10.51 f
  U884/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[35] (net)                               1                   0.00      10.59 f
  U78/OUT (AND)                                           0.02      0.06      10.64 f
  N40 (net)                                     1                   0.00      10.64 f
  C_reg_reg[35]/D (DFF)                                   0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[35]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[115]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1440/OUT (NAND)                                        0.11      0.09      10.30 f
  n2142 (net)                                   3                   0.00      10.30 f
  U2824/OUT (NAND)                                        0.05      0.05      10.36 r
  n1377 (net)                                   1                   0.00      10.36 r
  U548/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1375 (net)                                   2                   0.00      10.42 f
  U1943/OUT (XOR)                                         0.08      0.09      10.51 f
  n1986 (net)                                   1                   0.00      10.51 f
  U940/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[115] (net)                              1                   0.00      10.59 f
  U166/OUT (AND)                                          0.02      0.06      10.64 f
  N120 (net)                                    1                   0.00      10.64 f
  C_reg_reg[115]/D (DFF)                                  0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[115]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[107]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10     10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1/ab[0][1] (net)     2          0.00      10.21 r
  U1472/OUT (NAND)                                        0.11      0.09      10.30 f
  n2146 (net)                                   3                   0.00      10.30 f
  U2890/OUT (NAND)                                        0.05      0.05      10.36 r
  n1497 (net)                                   1                   0.00      10.36 r
  U578/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1495 (net)                                   2                   0.00      10.42 f
  U1973/OUT (XOR)                                         0.08      0.09      10.51 f
  n2006 (net)                                   1                   0.00      10.51 f
  U968/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[107] (net)                              1                   0.00      10.59 f
  U177/OUT (AND)                                          0.02      0.06      10.64 f
  N112 (net)                                    1                   0.00      10.64 f
  C_reg_reg[107]/D (DFF)                                  0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[107]/CLK (DFF)                                          0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[99]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1392/OUT (NAND)                                        0.11      0.09      10.30 f
  n2136 (net)                                   3                   0.00      10.30 f
  U2725/OUT (NAND)                                        0.05      0.05      10.36 r
  n1197 (net)                                   1                   0.00      10.36 r
  U503/OUT (AOI22)                                        0.10      0.07      10.42 f
  n1195 (net)                                   2                   0.00      10.42 f
  U1898/OUT (XOR)                                         0.08      0.09      10.51 f
  n1956 (net)                                   1                   0.00      10.51 f
  U898/OUT (XNOR)                                         0.07      0.07      10.59 f
  m_kro[99] (net)                               1                   0.00      10.59 f
  U188/OUT (AND)                                          0.02      0.06      10.64 f
  N104 (net)                                    1                   0.00      10.64 f
  C_reg_reg[99]/D (DFF)                                   0.02      0.00      10.64 f
  data arrival time                                                           10.64

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[99]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.64
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.11


  Startpoint: B[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[25]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  B[24] (in)                                              0.20      0.00      10.00 r
  B[24] (net)                                   8                   0.00      10.00 r
  mat_mul/dp_cluster_2/mult_37/AN1_0_0/OUT (INV)          0.13      0.11      10.11 f    d 
  mat_mul/dp_cluster_2/mult_37/B_notx[0] (net)     8                0.00      10.11 f
  mat_mul/dp_cluster_2/mult_37/AN1_1_0_0/OUT (NOR)        0.12      0.10      10.21 r    d 
  mat_mul/dp_cluster_2/mult_37/ab[1][0] (net)     2                 0.00      10.21 r
  U1031/OUT (XOR)                                         0.14      0.13      10.34 r
  n1730 (net)                                   3                   0.00      10.34 r
  U2280/OUT (XNOR)                                        0.09      0.09      10.43 r
  n2232 (net)                                   1                   0.00      10.43 r
  U1623/OUT (XNOR)                                        0.07      0.07      10.50 r
  m_mul[25] (net)                               1                   0.00      10.50 r
  U102/OUT (AOI22)                                        0.15      0.06      10.56 f
  n24 (net)                                     1                   0.00      10.56 f
  U100/OUT (NAND)                                         0.06      0.06      10.62 r
  N30 (net)                                     1                   0.00      10.62 r
  C_reg_reg[25]/D (DFF)                                   0.06      0.00      10.62 r
  data arrival time                                                           10.62

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[25]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.03      39.77
  data required time                                                          39.77
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.77
  data arrival time                                                          -10.62
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.15


  Startpoint: B[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[17]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  B[16] (in)                                              0.20      0.00      10.00 r
  B[16] (net)                                   8                   0.00      10.00 r
  mat_mul/dp_cluster_3/mult_37_G2_G1/AN1_0_0/OUT (INV)     0.13     0.11      10.11 f    d 
  mat_mul/dp_cluster_3/mult_37_G2_G1/B_notx[0] (net)     8          0.00      10.11 f
  mat_mul/dp_cluster_3/mult_37_G2_G1/AN1_1_0_0/OUT (NOR)     0.12     0.10    10.21 r    d 
  mat_mul/dp_cluster_3/mult_37_G2_G1/ab[1][0] (net)     2           0.00      10.21 r
  U1040/OUT (XOR)                                         0.14      0.13      10.34 r
  n1750 (net)                                   3                   0.00      10.34 r
  U2196/OUT (XNOR)                                        0.09      0.09      10.43 r
  n2234 (net)                                   1                   0.00      10.43 r
  U1626/OUT (XNOR)                                        0.07      0.07      10.50 r
  m_mul[17] (net)                               1                   0.00      10.50 r
  U126/OUT (AOI22)                                        0.15      0.06      10.56 f
  n40 (net)                                     1                   0.00      10.56 f
  U124/OUT (NAND)                                         0.06      0.06      10.62 r
  N22 (net)                                     1                   0.00      10.62 r
  C_reg_reg[17]/D (DFF)                                   0.06      0.00      10.62 r
  data arrival time                                                           10.62

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[17]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.03      39.77
  data required time                                                          39.77
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.77
  data arrival time                                                          -10.62
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.15


  Startpoint: B[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[1]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  B[16] (in)                                              0.20      0.00      10.00 r
  B[16] (net)                                   8                   0.00      10.00 r
  mat_mul/dp_cluster_1/mult_37_G2_G2/AN1_0_0/OUT (INV)     0.13     0.11      10.11 f    d 
  mat_mul/dp_cluster_1/mult_37_G2_G2/B_notx[0] (net)     8          0.00      10.11 f
  mat_mul/dp_cluster_1/mult_37_G2_G2/AN1_1_0_0/OUT (NOR)     0.12     0.10    10.21 r    d 
  mat_mul/dp_cluster_1/mult_37_G2_G2/ab[1][0] (net)     2           0.00      10.21 r
  U1024/OUT (XOR)                                         0.14      0.13      10.34 r
  n1710 (net)                                   3                   0.00      10.34 r
  U2364/OUT (XNOR)                                        0.09      0.09      10.43 r
  n2233 (net)                                   1                   0.00      10.43 r
  U1625/OUT (XNOR)                                        0.07      0.07      10.50 r
  m_mul[1] (net)                                1                   0.00      10.50 r
  U55/OUT (AOI22)                                         0.15      0.06      10.56 f
  n8 (net)                                      1                   0.00      10.56 f
  U53/OUT (NAND)                                          0.06      0.06      10.62 r
  N6 (net)                                      1                   0.00      10.62 r
  C_reg_reg[1]/D (DFF)                                    0.06      0.00      10.62 r
  data arrival time                                                           10.62

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[1]/CLK (DFF)                                            0.00      39.80 f
  library setup time                                               -0.03      39.77
  data required time                                                          39.77
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.77
  data arrival time                                                          -10.62
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.15


  Startpoint: B[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[9]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  B[8] (in)                                               0.20      0.00      10.00 r
  B[8] (net)                                    8                   0.00      10.00 r
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_0_0/OUT (INV)     0.13     0.11    10.11 f   d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/B_notx[0] (net)     8       0.00      10.11 f
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/AN1_1_0_0/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_mul/dp_cluster_0/mult_37_G2_G1_G2/ab[1][0] (net)     2        0.00      10.21 r
  U1021/OUT (XOR)                                         0.14      0.13      10.34 r
  n1771 (net)                                   3                   0.00      10.34 r
  U2442/OUT (XNOR)                                        0.09      0.09      10.43 r
  n2231 (net)                                   1                   0.00      10.43 r
  U1621/OUT (XNOR)                                        0.07      0.07      10.50 r
  m_mul[9] (net)                                1                   0.00      10.50 r
  U150/OUT (AOI22)                                        0.15      0.06      10.56 f
  n56 (net)                                     1                   0.00      10.56 f
  U148/OUT (NAND)                                         0.06      0.06      10.62 r
  N14 (net)                                     1                   0.00      10.62 r
  C_reg_reg[9]/D (DFF)                                    0.06      0.00      10.62 r
  data arrival time                                                           10.62

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[9]/CLK (DFF)                                            0.00      39.80 f
  library setup time                                               -0.03      39.77
  data required time                                                          39.77
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.77
  data arrival time                                                          -10.62
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.15


  Startpoint: op[1] (input port clocked by main_clk)
  Endpoint: C_reg_reg[24]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                              10.00      10.00 r
  op[1] (in)                               0.20      0.00      10.00 r
  op[1] (net)                    4                   0.00      10.00 r
  I_3/OUT (INV)                            0.07      0.06      10.06 f
  N138 (net)                     1                   0.00      10.06 f
  C408/OUT (OR)                            0.03      0.07      10.13 f
  N139 (net)                     1                   0.00      10.13 f
  I_4/OUT (INV)                            0.48      0.24      10.38 r
  N140 (net)                    32                   0.00      10.38 r
  U105/OUT (AOI22)                         0.15      0.13      10.51 f
  n26 (net)                      1                   0.00      10.51 f
  U103/OUT (NAND)                          0.06      0.06      10.57 r
  N29 (net)                      1                   0.00      10.57 r
  C_reg_reg[24]/D (DFF)                    0.06      0.00      10.57 r
  data arrival time                                            10.57

  clock main_clk' (fall edge)                       40.00      40.00
  clock network delay (ideal)                        0.00      40.00
  clock uncertainty                                 -0.20      39.80
  C_reg_reg[24]/CLK (DFF)                            0.00      39.80 f
  library setup time                                -0.03      39.77
  data required time                                           39.77
  ------------------------------------------------------------------------------------------
  data required time                                           39.77
  data arrival time                                           -10.57
  ------------------------------------------------------------------------------------------
  slack (MET)                                                  29.20


  Startpoint: op[1] (input port clocked by main_clk)
  Endpoint: C_reg_reg[16]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                              10.00      10.00 r
  op[1] (in)                               0.20      0.00      10.00 r
  op[1] (net)                    4                   0.00      10.00 r
  I_3/OUT (INV)                            0.07      0.06      10.06 f
  N138 (net)                     1                   0.00      10.06 f
  C408/OUT (OR)                            0.03      0.07      10.13 f
  N139 (net)                     1                   0.00      10.13 f
  I_4/OUT (INV)                            0.48      0.24      10.38 r
  N140 (net)                    32                   0.00      10.38 r
  U129/OUT (AOI22)                         0.15      0.13      10.51 f
  n42 (net)                      1                   0.00      10.51 f
  U127/OUT (NAND)                          0.06      0.06      10.57 r
  N21 (net)                      1                   0.00      10.57 r
  C_reg_reg[16]/D (DFF)                    0.06      0.00      10.57 r
  data arrival time                                            10.57

  clock main_clk' (fall edge)                       40.00      40.00
  clock network delay (ideal)                        0.00      40.00
  clock uncertainty                                 -0.20      39.80
  C_reg_reg[16]/CLK (DFF)                            0.00      39.80 f
  library setup time                                -0.03      39.77
  data required time                                           39.77
  ------------------------------------------------------------------------------------------
  data required time                                           39.77
  data arrival time                                           -10.57
  ------------------------------------------------------------------------------------------
  slack (MET)                                                  29.20


  Startpoint: op[1] (input port clocked by main_clk)
  Endpoint: C_reg_reg[8]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                              10.00      10.00 r
  op[1] (in)                               0.20      0.00      10.00 r
  op[1] (net)                    4                   0.00      10.00 r
  I_3/OUT (INV)                            0.07      0.06      10.06 f
  N138 (net)                     1                   0.00      10.06 f
  C408/OUT (OR)                            0.03      0.07      10.13 f
  N139 (net)                     1                   0.00      10.13 f
  I_4/OUT (INV)                            0.48      0.24      10.38 r
  N140 (net)                    32                   0.00      10.38 r
  U156/OUT (AOI22)                         0.15      0.13      10.51 f
  n58 (net)                      1                   0.00      10.51 f
  U154/OUT (NAND)                          0.06      0.06      10.57 r
  N13 (net)                      1                   0.00      10.57 r
  C_reg_reg[8]/D (DFF)                     0.06      0.00      10.57 r
  data arrival time                                            10.57

  clock main_clk' (fall edge)                       40.00      40.00
  clock network delay (ideal)                        0.00      40.00
  clock uncertainty                                 -0.20      39.80
  C_reg_reg[8]/CLK (DFF)                             0.00      39.80 f
  library setup time                                -0.03      39.77
  data required time                                           39.77
  ------------------------------------------------------------------------------------------
  data required time                                           39.77
  data arrival time                                           -10.57
  ------------------------------------------------------------------------------------------
  slack (MET)                                                  29.20


  Startpoint: op[1] (input port clocked by main_clk)
  Endpoint: C_reg_reg[0]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                              10.00      10.00 r
  op[1] (in)                               0.20      0.00      10.00 r
  op[1] (net)                    4                   0.00      10.00 r
  I_3/OUT (INV)                            0.07      0.06      10.06 f
  N138 (net)                     1                   0.00      10.06 f
  C408/OUT (OR)                            0.03      0.07      10.13 f
  N139 (net)                     1                   0.00      10.13 f
  I_4/OUT (INV)                            0.48      0.24      10.38 r
  N140 (net)                    32                   0.00      10.38 r
  U68/OUT (AOI22)                          0.15      0.13      10.51 f
  n10 (net)                      1                   0.00      10.51 f
  U66/OUT (NAND)                           0.06      0.06      10.57 r
  N5 (net)                       1                   0.00      10.57 r
  C_reg_reg[0]/D (DFF)                     0.06      0.00      10.57 r
  data arrival time                                            10.57

  clock main_clk' (fall edge)                       40.00      40.00
  clock network delay (ideal)                        0.00      40.00
  clock uncertainty                                 -0.20      39.80
  C_reg_reg[0]/CLK (DFF)                             0.00      39.80 f
  library setup time                                -0.03      39.77
  data required time                                           39.77
  ------------------------------------------------------------------------------------------
  data required time                                           39.77
  data arrival time                                           -10.57
  ------------------------------------------------------------------------------------------
  slack (MET)                                                  29.20


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[90]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1/ab[0][1] (net)     2       0.00      10.21 r
  U1456/OUT (NAND)                                        0.11      0.09      10.30 f
  n2144 (net)                                   3                   0.00      10.30 f
  U1959/OUT (XOR)                                         0.07      0.10      10.40 f
  n2221 (net)                                   1                   0.00      10.40 f
  U1607/OUT (XOR)                                         0.06      0.08      10.48 f
  m_kro[90] (net)                               1                   0.00      10.48 f
  U8/OUT (AND)                                            0.02      0.05      10.54 f
  N95 (net)                                     1                   0.00      10.54 f
  C_reg_reg[90]/D (DFF)                                   0.02      0.00      10.54 f
  data arrival time                                                           10.54

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[90]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.54
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.22


  Startpoint: A[24] (input port clocked by main_clk)
  Endpoint: C_reg_reg[82]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[24] (in)                                              0.20      0.00      10.00 r
  A[24] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1328/OUT (NAND)                                        0.11      0.09      10.30 f
  n2128 (net)                                   3                   0.00      10.30 f
  U1839/OUT (XOR)                                         0.07      0.10      10.40 f
  n2197 (net)                                   1                   0.00      10.40 f
  U1583/OUT (XOR)                                         0.06      0.08      10.48 f
  m_kro[82] (net)                               1                   0.00      10.48 f
  U19/OUT (AND)                                           0.02      0.05      10.54 f
  N87 (net)                                     1                   0.00      10.54 f
  C_reg_reg[82]/D (DFF)                                   0.02      0.00      10.54 f
  data arrival time                                                           10.54

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[82]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.54
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.22


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[74]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/A_notx[0] (net)     8      0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r  d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G1/ab[0][1] (net)     2       0.00      10.21 r
  U1344/OUT (NAND)                                        0.11      0.09      10.30 f
  n2130 (net)                                   3                   0.00      10.30 f
  U1854/OUT (XOR)                                         0.07      0.10      10.40 f
  n2200 (net)                                   1                   0.00      10.40 f
  U1586/OUT (XOR)                                         0.06      0.08      10.48 f
  m_kro[74] (net)                               1                   0.00      10.48 f
  U30/OUT (AND)                                           0.02      0.05      10.54 f
  N79 (net)                                     1                   0.00      10.54 f
  C_reg_reg[74]/D (DFF)                                   0.02      0.00      10.54 f
  data arrival time                                                           10.54

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[74]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.54
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.22


  Startpoint: A[16] (input port clocked by main_clk)
  Endpoint: C_reg_reg[66]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[16] (in)                                              0.20      0.00      10.00 r
  A[16] (net)                                   9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G2_G2_G1/ab[0][1] (net)     2     0.00     10.21 r
  U1280/OUT (NAND)                                        0.11      0.09      10.30 f
  n2122 (net)                                   3                   0.00      10.30 f
  U1794/OUT (XOR)                                         0.07      0.10      10.40 f
  n2188 (net)                                   1                   0.00      10.40 f
  U1574/OUT (XOR)                                         0.06      0.08      10.48 f
  m_kro[66] (net)                               1                   0.00      10.48 f
  U38/OUT (AND)                                           0.02      0.05      10.54 f
  N71 (net)                                     1                   0.00      10.54 f
  C_reg_reg[66]/D (DFF)                                   0.02      0.00      10.54 f
  data arrival time                                                           10.54

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[66]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.54
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.22


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[58]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0/OUT (INV)        0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2/A_notx[0] (net)     8            0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2/AN1_0_1/OUT (NOR)      0.12      0.10      10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2/ab[0][1] (net)     2             0.00      10.21 r
  U1488/OUT (NAND)                                        0.11      0.09      10.30 f
  n2148 (net)                                   3                   0.00      10.30 f
  U1989/OUT (XOR)                                         0.07      0.10      10.40 f
  n2227 (net)                                   1                   0.00      10.40 f
  U1613/OUT (XOR)                                         0.06      0.08      10.48 f
  m_kro[58] (net)                               1                   0.00      10.48 f
  U49/OUT (AND)                                           0.02      0.05      10.54 f
  N63 (net)                                     1                   0.00      10.54 f
  C_reg_reg[58]/D (DFF)                                   0.02      0.00      10.54 f
  data arrival time                                                           10.54

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[58]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.54
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.22


  Startpoint: A[8] (input port clocked by main_clk)
  Endpoint: C_reg_reg[50]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[8] (in)                                               0.20      0.00      10.00 r
  A[8] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G1_G2/ab[0][1] (net)     2     0.00     10.21 r
  U1424/OUT (NAND)                                        0.11      0.09      10.30 f
  n2140 (net)                                   3                   0.00      10.30 f
  U1929/OUT (XOR)                                         0.07      0.10      10.40 f
  n2215 (net)                                   1                   0.00      10.40 f
  U1601/OUT (XOR)                                         0.06      0.08      10.48 f
  m_kro[50] (net)                               1                   0.00      10.48 f
  U60/OUT (AND)                                           0.02      0.05      10.54 f
  N55 (net)                                     1                   0.00      10.54 f
  C_reg_reg[50]/D (DFF)                                   0.02      0.00      10.54 f
  data arrival time                                                           10.54

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[50]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.54
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.22


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[42]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0/OUT (INV)     0.13      0.11      10.11 f    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/A_notx[0] (net)     8         0.00      10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10     10.21 r    d 
  mat_kron/dp_cluster_0/mult_40_G2_G2/ab[0][1] (net)     2          0.00      10.21 r
  U1360/OUT (NAND)                                        0.11      0.09      10.30 f
  n2132 (net)                                   3                   0.00      10.30 f
  U1869/OUT (XOR)                                         0.07      0.10      10.40 f
  n2203 (net)                                   1                   0.00      10.40 f
  U1589/OUT (XOR)                                         0.06      0.08      10.48 f
  m_kro[42] (net)                               1                   0.00      10.48 f
  U71/OUT (AND)                                           0.02      0.05      10.54 f
  N47 (net)                                     1                   0.00      10.54 f
  C_reg_reg[42]/D (DFF)                                   0.02      0.00      10.54 f
  data arrival time                                                           10.54

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[42]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.54
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.22


  Startpoint: A[0] (input port clocked by main_clk)
  Endpoint: C_reg_reg[34]
            (falling edge-triggered flip-flop clocked by main_clk')
  Path Group: main_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock main_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             10.00      10.00 r
  A[0] (in)                                               0.20      0.00      10.00 r
  A[0] (net)                                    9                   0.00      10.00 r
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0/OUT (INV)     0.13     0.11    10.11 f d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/A_notx[0] (net)     8     0.00    10.11 f
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/AN1_0_1/OUT (NOR)     0.12     0.10    10.21 r d 
  mat_kron/dp_cluster_0/mult_40_G2_G1_G2_G2/ab[0][1] (net)     2     0.00     10.21 r
  U1376/OUT (NAND)                                        0.11      0.09      10.30 f
  n2134 (net)                                   3                   0.00      10.30 f
  U1884/OUT (XOR)                                         0.07      0.10      10.40 f
  n2206 (net)                                   1                   0.00      10.40 f
  U1592/OUT (XOR)                                         0.06      0.08      10.48 f
  m_kro[34] (net)                               1                   0.00      10.48 f
  U79/OUT (AND)                                           0.02      0.05      10.54 f
  N39 (net)                                     1                   0.00      10.54 f
  C_reg_reg[34]/D (DFF)                                   0.02      0.00      10.54 f
  data arrival time                                                           10.54

  clock main_clk' (fall edge)                                      40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.20      39.80
  C_reg_reg[34]/CLK (DFF)                                           0.00      39.80 f
  library setup time                                               -0.04      39.76
  data required time                                                          39.76
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.76
  data arrival time                                                          -10.54
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 29.22


1
