@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":163:2:163:7|Initial value is not supported on state machine M_state_q
@W: CL246 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":13:17:13:28|Input port bits 15 to 8 of port_address[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":14:16:14:24|Input port bit 7 of port_data[7:0] is unused
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Initial value is not supported on state machine M_vstate_q
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Initial value is not supported on state machine M_hstate_q

