Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Sep  3 15:52:20 2021
| Host         : DELL-TACO-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CD/ClkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.705        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.705        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 2.349ns (54.695%)  route 1.946ns (45.305%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           1.142     6.885    CD/DivCnt[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.697 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    CD/DivCnt0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.931    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.048    CD/DivCnt0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.165    CD/DivCnt0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.480 r  CD/DivCnt0_carry__4/O[3]
                         net (fo=1, routed)           0.804     9.284    CD/data0[24]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.335     9.619 r  CD/DivCnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.619    CD/DivCnt_0[24]
    SLICE_X3Y90          FDRE                                         r  CD/DivCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    CD/Clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CD/DivCnt_reg[24]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDRE (Setup_fdre_C_D)        0.075    15.324    CD/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 2.267ns (53.667%)  route 1.957ns (46.333%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           1.142     6.885    CD/DivCnt[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.697 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    CD/DivCnt0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.931    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.048    CD/DivCnt0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.165    CD/DivCnt0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.404 r  CD/DivCnt0_carry__4/O[2]
                         net (fo=1, routed)           0.816     9.220    CD/data0[23]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.329     9.549 r  CD/DivCnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.549    CD/DivCnt_0[23]
    SLICE_X4Y91          FDRE                                         r  CD/DivCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    CD/Clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  CD/DivCnt_reg[23]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.075    15.340    CD/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.357ns (56.880%)  route 1.787ns (43.120%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           1.142     6.885    CD/DivCnt[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.697 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    CD/DivCnt0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.931    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.048    CD/DivCnt0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.165    CD/DivCnt0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.488 r  CD/DivCnt0_carry__4/O[1]
                         net (fo=1, routed)           0.645     9.134    CD/data0[22]
    SLICE_X3Y91          LUT3 (Prop_lut3_I2_O)        0.335     9.469 r  CD/DivCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.469    CD/DivCnt_0[22]
    SLICE_X3Y91          FDRE                                         r  CD/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    CD/Clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  CD/DivCnt_reg[22]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.075    15.325    CD/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 2.005ns (49.056%)  route 2.082ns (50.944%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           1.142     6.885    CD/DivCnt[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.697 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    CD/DivCnt0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.931    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.170 r  CD/DivCnt0_carry__2/O[2]
                         net (fo=1, routed)           0.940     9.111    CD/data0[15]
    SLICE_X3Y91          LUT3 (Prop_lut3_I2_O)        0.301     9.412 r  CD/DivCnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.412    CD/DivCnt_0[15]
    SLICE_X3Y91          FDRE                                         r  CD/DivCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    CD/Clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  CD/DivCnt_reg[15]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.031    15.281    CD/DivCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 2.239ns (54.515%)  route 1.868ns (45.485%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           1.142     6.885    CD/DivCnt[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.697 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    CD/DivCnt0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.931    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.048    CD/DivCnt0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.165    CD/DivCnt0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.384 r  CD/DivCnt0_carry__4/O[0]
                         net (fo=1, routed)           0.726     9.111    CD/data0[21]
    SLICE_X3Y91          LUT3 (Prop_lut3_I2_O)        0.321     9.432 r  CD/DivCnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.432    CD/DivCnt_0[21]
    SLICE_X3Y91          FDRE                                         r  CD/DivCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    CD/Clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  CD/DivCnt_reg[21]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.075    15.325    CD/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 2.122ns (52.331%)  route 1.933ns (47.669%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           1.142     6.885    CD/DivCnt[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.697 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    CD/DivCnt0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.931    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.048    CD/DivCnt0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.287 r  CD/DivCnt0_carry__3/O[2]
                         net (fo=1, routed)           0.791     9.079    CD/data0[19]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.301     9.380 r  CD/DivCnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.380    CD/DivCnt_0[19]
    SLICE_X4Y91          FDRE                                         r  CD/DivCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    CD/Clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  CD/DivCnt_reg[19]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.031    15.296    CD/DivCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 2.087ns (51.526%)  route 1.963ns (48.474%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           1.142     6.885    CD/DivCnt[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.697 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    CD/DivCnt0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.931    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.246 r  CD/DivCnt0_carry__2/O[3]
                         net (fo=1, routed)           0.822     9.068    CD/data0[16]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.307     9.375 r  CD/DivCnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.375    CD/DivCnt_0[16]
    SLICE_X4Y91          FDRE                                         r  CD/DivCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    CD/Clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  CD/DivCnt_reg[16]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.031    15.296    CD/DivCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 2.232ns (55.342%)  route 1.801ns (44.658%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           1.142     6.885    CD/DivCnt[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.697 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    CD/DivCnt0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.931    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.048    CD/DivCnt0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.363 r  CD/DivCnt0_carry__3/O[3]
                         net (fo=1, routed)           0.659     9.023    CD/data0[20]
    SLICE_X3Y91          LUT3 (Prop_lut3_I2_O)        0.335     9.358 r  CD/DivCnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.358    CD/DivCnt_0[20]
    SLICE_X3Y91          FDRE                                         r  CD/DivCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    CD/Clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  CD/DivCnt_reg[20]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.075    15.325    CD/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 2.326ns (57.591%)  route 1.713ns (42.409%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           1.142     6.885    CD/DivCnt[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.697 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    CD/DivCnt0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.931    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.048    CD/DivCnt0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.165    CD/DivCnt0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  CD/DivCnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.282    CD/DivCnt0_carry__4_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.501 r  CD/DivCnt0_carry__5/O[0]
                         net (fo=1, routed)           0.571     9.073    CD/data0[25]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.291     9.364 r  CD/DivCnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.364    CD/DivCnt_0[25]
    SLICE_X4Y91          FDRE                                         r  CD/DivCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    CD/Clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  CD/DivCnt_reg[25]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.075    15.340    CD/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.977ns (50.291%)  route 1.954ns (49.709%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           1.142     6.885    CD/DivCnt[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.697 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    CD/DivCnt0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.814 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.137 r  CD/DivCnt0_carry__1/O[1]
                         net (fo=1, routed)           0.812     8.950    CD/data0[10]
    SLICE_X3Y91          LUT3 (Prop_lut3_I2_O)        0.306     9.256 r  CD/DivCnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.256    CD/DivCnt_0[10]
    SLICE_X3Y91          FDRE                                         r  CD/DivCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    CD/Clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  CD/DivCnt_reg[10]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.029    15.279    CD/DivCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  6.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    TDD/Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  TDD/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.768    TDD/cnt_reg_n_0_[3]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  TDD/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    TDD/cnt_reg[0]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    TDD/Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[3]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    TDD/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.769    TDD/cnt_reg_n_0_[7]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  TDD/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    TDD/cnt_reg[4]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.769    TDD/cnt_reg_n_0_[11]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  TDD/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    TDD/cnt_reg[8]_i_1_n_4
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  TDD/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.769    TDD/cnt_reg_n_0_[15]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  TDD/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    TDD/cnt_reg[12]_i_1_n_4
    SLICE_X1Y86          FDRE                                         r  TDD/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    TDD/Clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  TDD/cnt_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    TDD/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  TDD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  TDD/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.767    TDD/cnt_reg_n_0_[16]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  TDD/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    TDD/cnt_reg[16]_i_1_n_7
    SLICE_X1Y87          FDRE                                         r  TDD/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    TDD/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  TDD/cnt_reg[16]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    TDD/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.766    TDD/cnt_reg_n_0_[4]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  TDD/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    TDD/cnt_reg[4]_i_1_n_7
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.766    TDD/cnt_reg_n_0_[8]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  TDD/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    TDD/cnt_reg[8]_i_1_n_7
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[8]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    TDD/Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  TDD/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.769    TDD/cnt_reg_n_0_[2]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  TDD/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    TDD/cnt_reg[0]_i_1_n_5
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    TDD/Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[2]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    TDD/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.770    TDD/cnt_reg_n_0_[6]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  TDD/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    TDD/cnt_reg[4]_i_1_n_5
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.770    TDD/cnt_reg_n_0_[10]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  TDD/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    TDD/cnt_reg[8]_i_1_n_5
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     CD/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     CD/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     CD/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     CD/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     CD/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     CD/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     CD/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     CD/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     CD/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     CD/DivCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CD/DivCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CD/DivCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     CD/DivCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     CD/DivCnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CD/DivCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CD/DivCnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     TDD/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     TDD/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     TDD/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     TDD/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     TDD/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     TDD/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     TDD/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     TDD/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     TDD/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     TDD/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     TDD/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     CD/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     CD/ClkOut_reg/C



