Filelist:
    * ac97_ctrl.v: The original verilog file with several clock domain. It is
processed by cdc.py into the following subfiles:
        * bit_clk_pad_i.v
        * clk_i.v
        * n_77.v
    * s27.v: The original verilog file.
        * s27_cdc.v: generated by create_cdc.py according to s27.v
