<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p151" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_151{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_151{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_151{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_151{left:96px;bottom:1088px;}
#t5_151{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_151{left:96px;bottom:1063px;}
#t7_151{left:122px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_151{left:96px;bottom:1039px;}
#t9_151{left:122px;bottom:1039px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_151{left:96px;bottom:1014px;}
#tb_151{left:122px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_151{left:96px;bottom:990px;}
#td_151{left:122px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_151{left:96px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_151{left:96px;bottom:943px;}
#tg_151{left:122px;bottom:943px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_151{left:122px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_151{left:96px;bottom:901px;}
#tj_151{left:122px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_151{left:122px;bottom:885px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tl_151{left:96px;bottom:860px;}
#tm_151{left:122px;bottom:860px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_151{left:122px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#to_151{left:122px;bottom:826px;letter-spacing:-0.07px;}
#tp_151{left:96px;bottom:802px;}
#tq_151{left:122px;bottom:802px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tr_151{left:122px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#ts_151{left:122px;bottom:768px;letter-spacing:-0.12px;}
#tt_151{left:96px;bottom:744px;}
#tu_151{left:122px;bottom:744px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_151{left:122px;bottom:727px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tw_151{left:70px;bottom:701px;}
#tx_151{left:96px;bottom:704px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#ty_151{left:199px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_151{left:479px;bottom:711px;}
#t10_151{left:491px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_151{left:96px;bottom:687px;letter-spacing:-0.18px;}
#t12_151{left:96px;bottom:663px;}
#t13_151{left:122px;bottom:663px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_151{left:122px;bottom:646px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t15_151{left:96px;bottom:622px;}
#t16_151{left:122px;bottom:622px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t17_151{left:122px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t18_151{left:96px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t19_151{left:96px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_151{left:96px;bottom:541px;}
#t1b_151{left:122px;bottom:541px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t1c_151{left:122px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1d_151{left:96px;bottom:499px;}
#t1e_151{left:122px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_151{left:96px;bottom:475px;}
#t1g_151{left:122px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_151{left:96px;bottom:451px;}
#t1i_151{left:122px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1j_151{left:96px;bottom:426px;}
#t1k_151{left:122px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_151{left:96px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_151{left:96px;bottom:379px;}
#t1n_151{left:122px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_151{left:122px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1p_151{left:96px;bottom:338px;}
#t1q_151{left:122px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_151{left:122px;bottom:321px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1s_151{left:96px;bottom:296px;}
#t1t_151{left:122px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1u_151{left:122px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1v_151{left:122px;bottom:263px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1w_151{left:96px;bottom:238px;}
#t1x_151{left:122px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t1y_151{left:122px;bottom:221px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#t1z_151{left:96px;bottom:197px;}
#t20_151{left:122px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t21_151{left:122px;bottom:180px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t22_151{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t23_151{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t24_151{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_151{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_151{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_151{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_151{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_151{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_151{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_151{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts151" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg151Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg151" style="-webkit-user-select: none;"><object width="935" height="1210" data="151/151.svg" type="image/svg+xml" id="pdf151" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_151" class="t s1_151">Vol. 3A </span><span id="t2_151" class="t s1_151">4-45 </span>
<span id="t3_151" class="t s2_151">PAGING </span>
<span id="t4_151" class="t s3_151">— </span><span id="t5_151" class="t s3_151">The physical address from the PML4E (the address of the page-directory-pointer table). </span>
<span id="t6_151" class="t s3_151">— </span><span id="t7_151" class="t s3_151">The logical-AND of the R/W flags in the PML5E and the PML4E. </span>
<span id="t8_151" class="t s3_151">— </span><span id="t9_151" class="t s3_151">The logical-AND of the U/S flags in the PML5E and the PML4E. </span>
<span id="ta_151" class="t s3_151">— </span><span id="tb_151" class="t s3_151">The logical-OR of the XD flags in the PML5E and the PML4E. </span>
<span id="tc_151" class="t s3_151">— </span><span id="td_151" class="t s3_151">The values of the PCD and PWT flags of the PML4E. </span>
<span id="te_151" class="t s3_151">The following items detail how a processor may use the PML4E cache: </span>
<span id="tf_151" class="t s3_151">— </span><span id="tg_151" class="t s3_151">If the processor has a PML4E-cache entry for a linear address, it may use that entry when translating the </span>
<span id="th_151" class="t s3_151">linear address (instead of the PML5E and PML4E in memory). </span>
<span id="ti_151" class="t s3_151">— </span><span id="tj_151" class="t s3_151">The processor does not create a PML4E-cache entry unless the P flags are 1 and all reserved bits are 0 in </span>
<span id="tk_151" class="t s3_151">the PML5E and the PML4E in memory. </span>
<span id="tl_151" class="t s3_151">— </span><span id="tm_151" class="t s3_151">The processor does not create a PML4E-cache entry unless the accessed flags are 1 in the PML5E and the </span>
<span id="tn_151" class="t s3_151">PML4E in memory; before caching a translation, the processor sets any accessed flags that are not already </span>
<span id="to_151" class="t s3_151">1. </span>
<span id="tp_151" class="t s3_151">— </span><span id="tq_151" class="t s3_151">The processor may create a PML4E-cache entry even if there are no translations for any linear address that </span>
<span id="tr_151" class="t s3_151">might use that entry (e.g., because the P flags are 0 in all entries in the referenced page-directory-pointer </span>
<span id="ts_151" class="t s3_151">table). </span>
<span id="tt_151" class="t s3_151">— </span><span id="tu_151" class="t s3_151">If the processor creates a PML4E-cache entry, the processor may retain it unmodified even if software </span>
<span id="tv_151" class="t s3_151">subsequently modifies the corresponding PML4E in memory. </span>
<span id="tw_151" class="t s4_151">• </span><span id="tx_151" class="t s5_151">PDPTE cache </span><span id="ty_151" class="t s3_151">(4-level paging and 5-level paging only). </span>
<span id="tz_151" class="t s6_151">1 </span>
<span id="t10_151" class="t s3_151">The use of the PML4E cache depends on the paging </span>
<span id="t11_151" class="t s3_151">mode: </span>
<span id="t12_151" class="t s3_151">— </span><span id="t13_151" class="t s3_151">For 4-level paging, each PDPTE-cache entry is referenced by an 18-bit value and is used for linear </span>
<span id="t14_151" class="t s3_151">addresses for which bits 47:30 have that value. </span>
<span id="t15_151" class="t s3_151">— </span><span id="t16_151" class="t s3_151">For 5-level paging, each PDPTE-cache entry is referenced by a 27-bit value and is used for linear addresses </span>
<span id="t17_151" class="t s3_151">for which bits 56:30 have that value. </span>
<span id="t18_151" class="t s3_151">A PDPTE-cache entry contains information from the PML5E, PML4E, PDPTE used to translate the relevant linear </span>
<span id="t19_151" class="t s3_151">addresses (for 4-level paging, the PML5E does not apply): </span>
<span id="t1a_151" class="t s3_151">— </span><span id="t1b_151" class="t s3_151">The physical address from the PDPTE (the address of the page directory). (No PDPTE-cache entry is created </span>
<span id="t1c_151" class="t s3_151">for a PDPTE that maps a 1-GByte page.) </span>
<span id="t1d_151" class="t s3_151">— </span><span id="t1e_151" class="t s3_151">The logical-AND of the R/W flags in the PML5E, PML4E, and PDPTE. </span>
<span id="t1f_151" class="t s3_151">— </span><span id="t1g_151" class="t s3_151">The logical-AND of the U/S flags in the PML5E, PML4E, and PDPTE. </span>
<span id="t1h_151" class="t s3_151">— </span><span id="t1i_151" class="t s3_151">The logical-OR of the XD flags in the PML5E, PML4E, and PDPTE. </span>
<span id="t1j_151" class="t s3_151">— </span><span id="t1k_151" class="t s3_151">The values of the PCD and PWT flags of the PDPTE. </span>
<span id="t1l_151" class="t s3_151">The following items detail how a processor may use the PDPTE cache: </span>
<span id="t1m_151" class="t s3_151">— </span><span id="t1n_151" class="t s3_151">If the processor has a PDPTE-cache entry for a linear address, it may use that entry when translating the </span>
<span id="t1o_151" class="t s3_151">linear address (instead of the PML5E, PML4E, and PDPTE in memory). </span>
<span id="t1p_151" class="t s3_151">— </span><span id="t1q_151" class="t s3_151">The processor does not create a PDPTE-cache entry unless the P flags are 1, the PS flags are 0, and the </span>
<span id="t1r_151" class="t s3_151">reserved bits are 0 in the PML5E, PML4E, and PDPTE in memory. </span>
<span id="t1s_151" class="t s3_151">— </span><span id="t1t_151" class="t s3_151">The processor does not create a PDPTE-cache entry unless the accessed flags are 1 in the PML5E, PML4E, </span>
<span id="t1u_151" class="t s3_151">and PDPTE in memory; before caching a translation, the processor sets any accessed flags that are not </span>
<span id="t1v_151" class="t s3_151">already 1. </span>
<span id="t1w_151" class="t s3_151">— </span><span id="t1x_151" class="t s3_151">The processor may create a PDPTE-cache entry even if there are no translations for any linear address that </span>
<span id="t1y_151" class="t s3_151">might use that entry. </span>
<span id="t1z_151" class="t s3_151">— </span><span id="t20_151" class="t s3_151">If the processor creates a PDPTE-cache entry, the processor may retain it unmodified even if software </span>
<span id="t21_151" class="t s3_151">subsequently modifies the corresponding PML5E, PML4E, or PDPTE in memory. </span>
<span id="t22_151" class="t s7_151">1. </span><span id="t23_151" class="t s7_151">With PAE paging, the PDPTEs are stored in internal, non-architectural registers. The operation of these registers is described in Sec- </span>
<span id="t24_151" class="t s7_151">tion 4.4.1 and differs from that described here. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
