0.6
2017.4
Dec 15 2017
21:07:18
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.sim/sim_1/behav/xsim/glbl.v,1513218860,verilog,,,,glbl,,,,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sim_1/new/top_tb.v,1717689776,verilog,,,,top_tb,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/RAM/sim/RAM.v,1716974322,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v,,RAM,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/cpu_clk/cpu_clk.v,1717354388,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/ALU.v,,cpu_clk,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/cpu_clk/cpu_clk_clk_wiz.v,1717354388,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/cpu_clk/cpu_clk.v,,cpu_clk_clk_wiz,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v,1720618860,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/cpu_clk/cpu_clk_clk_wiz.v,,prgrom,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/ALU.v,1717743878,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/CPU.v,,ALU,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/CPU.v,1717706424,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Clock.v,,CPU,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Clock.v,1717699012,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Controller.v,,Clock,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Controller.v,1717702616,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/DataMem.v,,Controller,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/DataMem.v,1717356178,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Decoder.v,,DataMem,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Decoder.v,1717654522,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/IFetch.v,,Decoder,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/IFetch.v,1717654290,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Led.v,,IFetch,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Led.v,1717251104,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/MemOrIO.v,,Led,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/MemOrIO.v,1717693436,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Switch.v,,MemOrIO,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Switch.v,1717247812,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Tube.v,,Switch,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/Tube.v,1717707174,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/clock_divider.v,,Tube,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/clock_divider.v,1717703014,verilog,,D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sim_1/new/top_tb.v,,clock_divider,,,../../../../Final_CPU.srcs/sources_1/ip/cpu_clk,,,,,
