vhdl xil_defaultlib  \
"../../../../ddr4_4_ex.gen/sources_1/ip/ddr4_4/bd_0/ip/ip_0/sim/bd_a064_microblaze_I_0.vhd" \
"../../../../ddr4_4_ex.gen/sources_1/ip/ddr4_4/bd_0/ip/ip_1/sim/bd_a064_rst_0_0.vhd" \
"../../../../ddr4_4_ex.gen/sources_1/ip/ddr4_4/bd_0/ip/ip_2/sim/bd_a064_ilmb_0.vhd" \
"../../../../ddr4_4_ex.gen/sources_1/ip/ddr4_4/bd_0/ip/ip_3/sim/bd_a064_dlmb_0.vhd" \
"../../../../ddr4_4_ex.gen/sources_1/ip/ddr4_4/bd_0/ip/ip_4/sim/bd_a064_dlmb_cntlr_0.vhd" \
"../../../../ddr4_4_ex.gen/sources_1/ip/ddr4_4/bd_0/ip/ip_5/sim/bd_a064_ilmb_cntlr_0.vhd" \
"../../../../ddr4_4_ex.gen/sources_1/ip/ddr4_4/bd_0/ip/ip_7/sim/bd_a064_second_dlmb_cntlr_0.vhd" \
"../../../../ddr4_4_ex.gen/sources_1/ip/ddr4_4/bd_0/ip/ip_8/sim/bd_a064_second_ilmb_cntlr_0.vhd" \
"../../../../ddr4_4_ex.gen/sources_1/ip/ddr4_4/bd_0/ip/ip_10/sim/bd_a064_iomodule_0_0.vhd" \

# Do not sort compile order
nosort
