Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: Car_Control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Car_Control.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Car_Control"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Car_Control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/VM/uart_rx/rx.vhd" into library work
Parsing entity <rx>.
Parsing architecture <Behavioral> of entity <rx>.
Parsing VHDL file "/home/ise/VM/uart_rx/Car_Control.vhd" into library work
Parsing entity <Car_Control>.
Parsing architecture <Behavioral> of entity <car_control>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Car_Control> (architecture <Behavioral>) from library <work>.

Elaborating entity <rx> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Car_Control>.
    Related source file is "/home/ise/VM/uart_rx/Car_Control.vhd".
WARNING:Xst:2935 - Signal 'MN<7:4>', unconnected in block 'Car_Control', is tied to its initial value (0000).
    Register <Motor> equivalent to <state> has been removed
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <MN<3>>.
    Found 1-bit register for signal <MN<2>>.
    Found 1-bit register for signal <MN<1>>.
    Found 1-bit register for signal <MN<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Car_Control> synthesized.

Synthesizing Unit <rx>.
    Related source file is "/home/ise/VM/uart_rx/rx.vhd".
    Found 10-bit register for signal <Data_Pack>.
    Found 1-bit register for signal <Start_bit_check>.
    Found 16-bit register for signal <Clk_Count>.
    Found 8-bit register for signal <Led>.
    Found 8-bit register for signal <Data>.
    Found 4-bit register for signal <shift_bit>.
    Found 4-bit adder for signal <shift_bit[3]_GND_7_o_add_1_OUT> created at line 69.
    Found 16-bit adder for signal <Clk_Count[15]_GND_7_o_add_9_OUT> created at line 81.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <rx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 5
 10-bit register                                       : 1
 16-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Led_6> in Unit <rx_inst> is equivalent to the following FF/Latch, which will be removed : <Data_6> 
INFO:Xst:2261 - The FF/Latch <Led_1> in Unit <rx_inst> is equivalent to the following FF/Latch, which will be removed : <Data_1> 
INFO:Xst:2261 - The FF/Latch <Led_5> in Unit <rx_inst> is equivalent to the following FF/Latch, which will be removed : <Data_5> 
INFO:Xst:2261 - The FF/Latch <Led_0> in Unit <rx_inst> is equivalent to the following FF/Latch, which will be removed : <Data_0> 
INFO:Xst:2261 - The FF/Latch <Led_4> in Unit <rx_inst> is equivalent to the following FF/Latch, which will be removed : <Data_4> 
INFO:Xst:2261 - The FF/Latch <Led_3> in Unit <rx_inst> is equivalent to the following FF/Latch, which will be removed : <Data_3> 
INFO:Xst:2261 - The FF/Latch <Led_7> in Unit <rx_inst> is equivalent to the following FF/Latch, which will be removed : <Data_7> 
INFO:Xst:2261 - The FF/Latch <Led_2> in Unit <rx_inst> is equivalent to the following FF/Latch, which will be removed : <Data_2> 

Synthesizing (advanced) Unit <rx>.
The following registers are absorbed into counter <Clk_Count>: 1 register on signal <Clk_Count>.
The following registers are absorbed into counter <shift_bit>: 1 register on signal <shift_bit>.
Unit <rx> synthesized (advanced).
WARNING:Xst:2677 - Node <Data_Pack_0> of sequential type is unconnected in block <rx>.
WARNING:Xst:2677 - Node <Data_Pack_9> of sequential type is unconnected in block <rx>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Led_6> in Unit <rx> is equivalent to the following FF/Latch, which will be removed : <Data_6> 
INFO:Xst:2261 - The FF/Latch <Led_1> in Unit <rx> is equivalent to the following FF/Latch, which will be removed : <Data_1> 
INFO:Xst:2261 - The FF/Latch <Led_5> in Unit <rx> is equivalent to the following FF/Latch, which will be removed : <Data_5> 
INFO:Xst:2261 - The FF/Latch <Led_0> in Unit <rx> is equivalent to the following FF/Latch, which will be removed : <Data_0> 
INFO:Xst:2261 - The FF/Latch <Led_4> in Unit <rx> is equivalent to the following FF/Latch, which will be removed : <Data_4> 
INFO:Xst:2261 - The FF/Latch <Led_3> in Unit <rx> is equivalent to the following FF/Latch, which will be removed : <Data_3> 
INFO:Xst:2261 - The FF/Latch <Led_7> in Unit <rx> is equivalent to the following FF/Latch, which will be removed : <Data_7> 
INFO:Xst:2261 - The FF/Latch <Led_2> in Unit <rx> is equivalent to the following FF/Latch, which will be removed : <Data_2> 

Optimizing unit <Car_Control> ...

Optimizing unit <rx> ...
INFO:Xst:2261 - The FF/Latch <state_0> in Unit <Car_Control> is equivalent to the following FF/Latch, which will be removed : <MN_0> 
INFO:Xst:2261 - The FF/Latch <state_1> in Unit <Car_Control> is equivalent to the following FF/Latch, which will be removed : <MN_1> 
INFO:Xst:2261 - The FF/Latch <state_2> in Unit <Car_Control> is equivalent to the following FF/Latch, which will be removed : <MN_2> 
INFO:Xst:2261 - The FF/Latch <MN_3> in Unit <Car_Control> is equivalent to the following FF/Latch, which will be removed : <state_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Car_Control, actual ratio is 1.
FlipFlop rx_inst/Start_bit_check has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Car_Control.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 142
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 15
#      LUT2                        : 8
#      LUT3                        : 19
#      LUT4                        : 21
#      LUT5                        : 6
#      LUT6                        : 37
#      MUXCY                       : 15
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 42
#      FD                          : 26
#      FDR                         : 8
#      FDRE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 2
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  11440     0%  
 Number of Slice LUTs:                  107  out of   5720     1%  
    Number used as Logic:               107  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    108
   Number with an unused Flip Flop:      66  out of    108    61%  
   Number with an unused LUT:             1  out of    108     0%  
   Number of fully used LUT-FF pairs:    41  out of    108    37%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    102    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SysClk                             | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.048ns (Maximum Frequency: 247.026MHz)
   Minimum input arrival time before clock: 4.428ns
   Maximum output required time after clock: 3.820ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SysClk'
  Clock period: 4.048ns (frequency: 247.026MHz)
  Total number of paths / destination ports: 1153 / 58
-------------------------------------------------------------------------
Delay:               4.048ns (Levels of Logic = 3)
  Source:            rx_inst/Clk_Count_13 (FF)
  Destination:       rx_inst/Clk_Count_15 (FF)
  Source Clock:      SysClk rising
  Destination Clock: SysClk rising

  Data Path: rx_inst/Clk_Count_13 to rx_inst/Clk_Count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.059  rx_inst/Clk_Count_13 (rx_inst/Clk_Count_13)
     LUT5:I0->O            2   0.203   0.845  rx_inst/Reset_OR_DriverANDClockEnable2_SW0 (N27)
     LUT6:I3->O           15   0.205   0.982  rx_inst/Reset_OR_DriverANDClockEnable2 (rx_inst/Reset_OR_DriverANDClockEnable)
     LUT4:I3->O            1   0.205   0.000  rx_inst/Clk_Count_15_rstpot (rx_inst/Clk_Count_15_rstpot)
     FD:D                      0.102          rx_inst/Clk_Count_15
    ----------------------------------------
    Total                      4.048ns (1.162ns logic, 2.886ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SysClk'
  Total number of paths / destination ports: 90 / 46
-------------------------------------------------------------------------
Offset:              4.428ns (Levels of Logic = 4)
  Source:            Rx (PAD)
  Destination:       rx_inst/Data_Pack_8 (FF)
  Destination Clock: SysClk rising

  Data Path: Rx to rx_inst/Data_Pack_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.109  Rx_IBUF (Rx_IBUF)
     LUT2:I0->O            1   0.203   0.580  rx_inst/Rx_Start_bit_check_AND_2_o1 (rx_inst/Rx_Start_bit_check_AND_2_o)
     LUT6:I5->O            8   0.205   0.803  rx_inst/_n0150_inv11 (rx_inst/_n0150_inv1)
     LUT3:I2->O            1   0.205   0.000  rx_inst/Data_Pack_8_rstpot (rx_inst/Data_Pack_8_rstpot)
     FDR:D                     0.102          rx_inst/Data_Pack_8
    ----------------------------------------
    Total                      4.428ns (1.937ns logic, 2.491ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SysClk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            rx_inst/Led_5 (FF)
  Destination:       Led<5> (PAD)
  Source Clock:      SysClk rising

  Data Path: rx_inst/Led_5 to Led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   0.802  rx_inst/Led_5 (rx_inst/Led_5)
     OBUF:I->O                 2.571          Led_5_OBUF (Led<5>)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SysClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SysClk         |    4.048|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 1.28 secs
 
--> 


Total memory usage is 486996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   20 (   0 filtered)

