Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    TK-FRAMEWERK
Date:        Wed Aug 02 08:03:33 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch DividerFPGA_syn.prj
ProductType: synplify_pro





log file: "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.srr"
Running: DividerFPGA_Implmnt in foreground

Running DividerFPGA_syn|DividerFPGA_Implmnt

Running: compile (Compile) on DividerFPGA_syn|DividerFPGA_Implmnt
# Wed Aug 02 08:03:33 2023

Running: compile_flow (Compile Process) on DividerFPGA_syn|DividerFPGA_Implmnt
# Wed Aug 02 08:03:33 2023

Running: compiler (Compile Input) on DividerFPGA_syn|DividerFPGA_Implmnt
# Wed Aug 02 08:03:33 2023
Copied D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_comp.srs to D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.srs

compiler completed
# Wed Aug 02 08:03:35 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on DividerFPGA_syn|DividerFPGA_Implmnt
# Wed Aug 02 08:03:35 2023

multi_srs_gen completed
# Wed Aug 02 08:03:35 2023

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_mult.srs to D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.srs
Complete: Compile Process on DividerFPGA_syn|DividerFPGA_Implmnt

Running: premap (Pre-mapping) on DividerFPGA_syn|DividerFPGA_Implmnt
# Wed Aug 02 08:03:35 2023

premap completed with warnings
# Wed Aug 02 08:03:36 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on DividerFPGA_syn|DividerFPGA_Implmnt

Running: map (Map) on DividerFPGA_syn|DividerFPGA_Implmnt
# Wed Aug 02 08:03:36 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on DividerFPGA_syn|DividerFPGA_Implmnt
# Wed Aug 02 08:03:36 2023
Copied D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_m.srm to D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.srm

fpga_mapper completed with warnings
# Wed Aug 02 08:03:38 2023

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on DividerFPGA_syn|DividerFPGA_Implmnt
Complete: Logic Synthesis on DividerFPGA_syn|DividerFPGA_Implmnt

exit status=0

exit status=0

