// Seed: 1943314816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[1!=?1] = id_2;
  assign id_1[1] = id_2;
  wire id_9;
  module_0(
      id_4, id_2, id_8, id_9, id_6, id_9
  );
  tri0 id_10 = id_8 ~^ id_2;
endmodule
