[{"id": "1", "content": "Define the TopModule with the clk, load, data, and q signals.", "source": "input clk, input load, input data (512 bits), output q (512 bits)", "parent_tasks": []}, {"id": "2", "content": "Implement the 512-bit register to hold the state of the cellular automaton, which will be loaded with the input data when load is high.", "source": "The synchronous active high load input indicates the state of the system should be loaded with data[511:0].", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement the combinational logic for the Rule 110 cellular automaton for each cell, taking into account the boundary conditions where the Right boundary of q[0] bit is 0 and the Left boundary of q[511] is 0.", "source": "Left[i+1] | Center[i] | Right[i-1] | Center's next state", "parent_tasks": ["2"]}, {"id": "4", "content": "Implement the sequential logic to update the state of the cellular automaton at each positive edge of the clock, using the combinational logic from the previous step.", "source": "Assume all sequential logic is triggered on the positive edge of the clock.", "parent_tasks": ["3"]}]