OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/tmp/routing/17-global.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 37 pins.
[INFO ODB-0131]     Created 1059 components and 4709 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 4006 connections.
[INFO ODB-0133]     Created 302 nets and 703 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/tmp/routing/17-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_clkgen_with_edgedetect
Die area:                 ( 0 0 ) ( 160000 64000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     1059
Number of terminals:      37
Number of snets:          4
Number of nets:           302

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 52.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11875.
[INFO DRT-0033] mcon shape region query size = 15906.
[INFO DRT-0033] met1 shape region query size = 6484.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 404.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 423.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 87 pins.
[INFO DRT-0081]   Complete 36 unique inst patterns.
[INFO DRT-0084]   Complete 343 groups.
#scanned instances     = 1059
#unique  instances     = 52
#stdCellGenAp          = 658
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 518
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 633
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 111.30 (MB), peak = 111.30 (MB)

Number of guides:     1700

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 9 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 623.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 525.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 286.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 54.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 909 vertical wires in 1 frboxes and 579 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 60 vertical wires in 1 frboxes and 358 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.59 (MB), peak = 119.59 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.59 (MB), peak = 119.59 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 171.68 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 164.62 (MB).
    Completing 30% with 233 violations.
    elapsed time = 00:00:07, memory = 164.62 (MB).
    Completing 40% with 233 violations.
    elapsed time = 00:00:07, memory = 164.62 (MB).
    Completing 50% with 256 violations.
    elapsed time = 00:00:07, memory = 171.51 (MB).
    Completing 60% with 256 violations.
    elapsed time = 00:00:17, memory = 174.95 (MB).
    Completing 70% with 506 violations.
    elapsed time = 00:00:18, memory = 174.95 (MB).
    Completing 80% with 506 violations.
    elapsed time = 00:00:18, memory = 174.95 (MB).
[INFO DRT-0199]   Number of violations = 604.
Viol/Layer         li1   met1    via   met2   met3
Metal Spacing        0    124      0     20     15
NS Metal             1      0      0      0      0
Recheck              0     43      0     30     11
Short                0    341      2      9      8
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:19, memory = 493.99 (MB), peak = 505.95 (MB)
Total wire length = 13143 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4840 um.
Total wire length on LAYER met2 = 3574 um.
Total wire length on LAYER met3 = 4729 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2160.
Up-via summary (total 2160):.

-----------------------
 FR_MASTERSLICE       0
            li1     703
           met1    1137
           met2     320
           met3       0
           met4       0
-----------------------
                   2160


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 604 violations.
    elapsed time = 00:00:00, memory = 493.99 (MB).
    Completing 20% with 604 violations.
    elapsed time = 00:00:02, memory = 497.01 (MB).
    Completing 30% with 487 violations.
    elapsed time = 00:00:03, memory = 497.01 (MB).
    Completing 40% with 487 violations.
    elapsed time = 00:00:05, memory = 497.01 (MB).
    Completing 50% with 361 violations.
    elapsed time = 00:00:05, memory = 497.01 (MB).
    Completing 60% with 361 violations.
    elapsed time = 00:00:12, memory = 497.01 (MB).
    Completing 70% with 239 violations.
    elapsed time = 00:00:13, memory = 497.01 (MB).
    Completing 80% with 239 violations.
    elapsed time = 00:00:16, memory = 497.01 (MB).
[INFO DRT-0199]   Number of violations = 96.
Viol/Layer        met1   met2
Metal Spacing       14      0
Short               81      1
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:16, memory = 497.19 (MB), peak = 508.91 (MB)
Total wire length = 13079 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4489 um.
Total wire length on LAYER met2 = 3515 um.
Total wire length on LAYER met3 = 5063 um.
Total wire length on LAYER met4 = 11 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2126.
Up-via summary (total 2126):.

-----------------------
 FR_MASTERSLICE       0
            li1     703
           met1    1077
           met2     344
           met3       2
           met4       0
-----------------------
                   2126


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 96 violations.
    elapsed time = 00:00:00, memory = 497.19 (MB).
    Completing 20% with 96 violations.
    elapsed time = 00:00:00, memory = 497.19 (MB).
    Completing 30% with 83 violations.
    elapsed time = 00:00:00, memory = 497.19 (MB).
    Completing 40% with 83 violations.
    elapsed time = 00:00:07, memory = 504.34 (MB).
    Completing 50% with 82 violations.
    elapsed time = 00:00:07, memory = 504.34 (MB).
    Completing 60% with 82 violations.
    elapsed time = 00:00:07, memory = 504.34 (MB).
    Completing 70% with 94 violations.
    elapsed time = 00:00:10, memory = 504.34 (MB).
    Completing 80% with 94 violations.
    elapsed time = 00:00:13, memory = 504.34 (MB).
[INFO DRT-0199]   Number of violations = 103.
Viol/Layer        met1   met2
Metal Spacing       19      0
Short               81      3
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:14, memory = 504.34 (MB), peak = 516.19 (MB)
Total wire length = 13073 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4425 um.
Total wire length on LAYER met2 = 3524 um.
Total wire length on LAYER met3 = 5117 um.
Total wire length on LAYER met4 = 5 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2080.
Up-via summary (total 2080):.

-----------------------
 FR_MASTERSLICE       0
            li1     703
           met1    1037
           met2     338
           met3       2
           met4       0
-----------------------
                   2080


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 103 violations.
    elapsed time = 00:00:00, memory = 505.63 (MB).
    Completing 20% with 103 violations.
    elapsed time = 00:00:01, memory = 505.63 (MB).
    Completing 30% with 54 violations.
    elapsed time = 00:00:01, memory = 505.63 (MB).
    Completing 40% with 54 violations.
    elapsed time = 00:00:01, memory = 505.63 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:01, memory = 505.63 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:03, memory = 505.63 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:04, memory = 505.63 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:04, memory = 505.63 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 505.63 (MB), peak = 517.48 (MB)
Total wire length = 13085 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3914 um.
Total wire length on LAYER met2 = 3552 um.
Total wire length on LAYER met3 = 5612 um.
Total wire length on LAYER met4 = 5 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2091.
Up-via summary (total 2091):.

-----------------------
 FR_MASTERSLICE       0
            li1     703
           met1     993
           met2     393
           met3       2
           met4       0
-----------------------
                   2091


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 505.63 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 505.63 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 505.63 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 505.63 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 505.63 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 505.63 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 505.63 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 505.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 505.63 (MB), peak = 517.48 (MB)
Total wire length = 13085 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3909 um.
Total wire length on LAYER met2 = 3551 um.
Total wire length on LAYER met3 = 5619 um.
Total wire length on LAYER met4 = 5 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2091.
Up-via summary (total 2091):.

-----------------------
 FR_MASTERSLICE       0
            li1     703
           met1     991
           met2     395
           met3       2
           met4       0
-----------------------
                   2091


[INFO DRT-0198] Complete detail routing.
Total wire length = 13085 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3909 um.
Total wire length on LAYER met2 = 3551 um.
Total wire length on LAYER met3 = 5619 um.
Total wire length on LAYER met4 = 5 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2091.
Up-via summary (total 2091):.

-----------------------
 FR_MASTERSLICE       0
            li1     703
           met1     991
           met2     395
           met3       2
           met4       0
-----------------------
                   2091


[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:54, memory = 505.63 (MB), peak = 517.48 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/results/routing/adc_clkgen_with_edgedetect.def
