/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Mon Oct  2 08:29:20 2023 GMT

[ 13:29:21 ] Analysis has started
[ 13:29:21 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/yosys -s /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/analysis/up_counter_neg_analyzer.cmd
[ 13:29:21 ] Duration: 78 ms. Max utilization: 44 MB
[ 13:29:21 ] Synthesize has started
[ 13:29:21 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/yosys -s up_counter_neg.ys -l up_counter_neg_synth.log
[ 13:29:32 ] Duration: 11028 ms. Max utilization: 68 MB
[ 13:29:32 ] Packing has started
[ 13:29:32 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/synthesis/up_counter_neg_post_synth.eblif --sdc_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/packing/up_counter_neg_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report up_counter_neg_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top up_counter_neg --net_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/packing/up_counter_neg_post_synth.net --place_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/placement/up_counter_neg_post_synth.place --route_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/routing/up_counter_neg_post_synth.route --pack
[ 13:29:48 ] Duration: 16789 ms. Max utilization: 1889 MB
[ 13:29:49 ] Placement has started
[ 13:29:49 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/synthesis/up_counter_neg_post_synth.eblif --sdc_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/packing/up_counter_neg_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report up_counter_neg_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top up_counter_neg --net_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/packing/up_counter_neg_post_synth.net --place_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/placement/up_counter_neg_post_synth.place --route_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/routing/up_counter_neg_post_synth.route --place
[ 13:31:14 ] Duration: 85235 ms. Max utilization: 3329 MB
[ 13:31:14 ] Route has started
[ 13:31:14 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/synthesis/up_counter_neg_post_synth.eblif --sdc_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/packing/up_counter_neg_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report up_counter_neg_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top up_counter_neg --net_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/packing/up_counter_neg_post_synth.net --place_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/placement/up_counter_neg_post_synth.place --route_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/routing/up_counter_neg_post_synth.route --route
[ 13:32:00 ] Duration: 46592 ms. Max utilization: 3317 MB
[ 13:32:01 ] TimingAnalysis has started
[ 13:32:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/synthesis/up_counter_neg_post_synth.eblif --sdc_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/packing/up_counter_neg_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report up_counter_neg_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top up_counter_neg --net_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/packing/up_counter_neg_post_synth.net --place_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/placement/up_counter_neg_post_synth.place --route_file /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/routing/up_counter_neg_post_synth.route --analysis
[ 13:32:16 ] Duration: 15427 ms. Max utilization: 3316 MB
[ 13:32:16 ] PowerAnalysis has started
[ 13:32:16 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/tclsh8.6 /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/get_power_data.tcl --netlist=/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/synthesis/up_counter_neg_post_synth.v 
[ 13:32:16 ] Duration: 89 ms. Max utilization: 130 MB
[ 13:32:16 ] GenerateBitstream has started
[ 13:32:16 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/openfpga -batch -f up_counter_neg.openfpga
[ 13:34:58 ] Duration: 162214 ms. Max utilization: 3882 MB
