INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chmis/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/synth/func/xsim/TOP_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLK_DIV'
INFO: [VRFC 10-3107] analyzing entity 'COMPTEUR_TEMPO'
INFO: [VRFC 10-3107] analyzing entity 'DCC_Compteur'
INFO: [VRFC 10-3107] analyzing entity 'DCC_Compteur_0'
INFO: [VRFC 10-3107] analyzing entity 'DCC_Compteur_1'
INFO: [VRFC 10-3107] analyzing entity 'DCC_Compteur_2'
INFO: [VRFC 10-3107] analyzing entity 'DDC_MAE'
INFO: [VRFC 10-3107] analyzing entity 'DDC_MAE_3'
INFO: [VRFC 10-3107] analyzing entity 'MAE_Compteur'
INFO: [VRFC 10-3107] analyzing entity 'REGISTRE_DCC'
INFO: [VRFC 10-3107] analyzing entity 'DCC_Bit0'
INFO: [VRFC 10-3107] analyzing entity 'DCC_Bit1'
INFO: [VRFC 10-3107] analyzing entity 'MAE'
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chmis/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/TOP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_tb'
