module clk_adc(clk_in1_p, clk_in1_n, clk_250Mhz, locked)
;
  input clk_in1_p;
  input clk_in1_n;
  output clk_250Mhz;
  output locked;
endmodule