Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 15:23:03 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   229 |
|    Minimum number of control sets                        |   229 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   229 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   213 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             255 |           55 |
| Yes          | No                    | No                     |            6667 |         1847 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------+-----------------------+------------------+----------------+
| Clock Signal |           Enable Signal          |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------+----------------------------------+-----------------------+------------------+----------------+
|  clk         | fsm4/out[1]_i_1__2_n_0           |                       |                2 |              2 |
|  clk         | fsm1/out[1]_i_1__8_n_0           |                       |                2 |              2 |
|  clk         | fsm0/fsm0_write_en               |                       |                2 |              2 |
|  clk         | fsm7/fsm7_write_en               |                       |                1 |              2 |
|  clk         | fsm/fsm_write_en                 |                       |                1 |              3 |
|  clk         | fsm5/fsm5_write_en               |                       |                2 |              3 |
|  clk         | fsm2/fsm2_write_en               |                       |                2 |              3 |
|  clk         | fsm6/fsm6_write_en               |                       |                1 |              3 |
|  clk         | fsm8/fsm8_write_en               |                       |                1 |              3 |
|  clk         | fsm7/E[0]                        |                       |                1 |              4 |
|  clk         | fsm7/done_reg                    | i01/out[3]_i_1__6_n_0 |                1 |              4 |
|  clk         | fsm3/fsm3_write_en               |                       |                2 |              4 |
|  clk         | fsm5/done_reg[0]                 |                       |                2 |              4 |
|  clk         | fsm5/E[0]                        |                       |                1 |              4 |
|  clk         | i0/out[3]_i_2__4_n_0             | i0/out[3]_i_1__5_n_0  |                1 |              4 |
|  clk         | fsm4/E[0]                        |                       |                1 |              4 |
|  clk         | fsm3/out_reg[2]_31               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_34               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_32               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_33               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_30               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[2]_29               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[2]_23               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_28               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[2]_27               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[2]_26               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[2]_25               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[2]_24               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_14               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_35               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_36               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_5                |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_6                |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_7                |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_8                |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_9                |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_10               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_11               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_12               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_13               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_14               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_15               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_10               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_52               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_53               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_54               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_55               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_56               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_57               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_58               |                       |               30 |             32 |
|  clk         | fsm3/out_reg[1]_59               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_60               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_61               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_62               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_63               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_22               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_11               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_12               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_13               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_23               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_15               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_16               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_17               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_18               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[2]_19               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[2]_20               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[2]_21               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_6                |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_4                |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_40               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_41               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_42               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_43               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_44               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_45               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_46               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_47               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_48               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_49               |                       |               30 |             32 |
|  clk         | fsm3/out_reg[3]_5                |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_39               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_7                |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_8                |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_9                |                       |               31 |             32 |
|  clk         | fsm3/t_0_write_en                |                       |                4 |             32 |
|  clk         | fsm3/E[0]                        |                       |               31 |             32 |
|  clk         | fsm6/A_sh_read0_0_write_en       |                       |               32 |             32 |
|  clk         | fsm6/B_sh_read0_0_write_en       |                       |               16 |             32 |
|  clk         | fsm8/alpha__0_write_en           |                       |               10 |             32 |
|  clk         | fsm8/beta__0_write_en            |                       |               15 |             32 |
|  clk         | C_i_j_0/C_i_j_0_write_en         |                       |               17 |             32 |
|  clk         | par_done_reg0/E[0]               |                       |               30 |             32 |
|  clk         | fsm3/out_reg[3]_28               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_17               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_18               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_19               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_2                |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_20               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_21               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_22               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_48               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_24               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_25               |                       |               30 |             32 |
|  clk         | fsm3/out_reg[3]_26               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_27               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_16               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_29               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_3                |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_30               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_31               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_32               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_33               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_34               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_35               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[3]_36               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_37               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[3]_38               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_56               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_43               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_44               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_45               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_46               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_47               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_48               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_49               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_50               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_51               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_52               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_53               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_54               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_55               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_42               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_57               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_58               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_59               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_60               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_61               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_62               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_63               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_64               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_65               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_66               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_67               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_68               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_29               |                       |               32 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en  |                       |                9 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en  |                       |                7 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en  |                       |                9 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en  |                       |                6 |             32 |
|  clk         | bin_read0_0/bin_read0_0_write_en |                       |               11 |             32 |
|  clk         | fsm3/B_i_k_0_write_en            |                       |               32 |             32 |
|  clk         | fsm3/B_read0_0_write_en          |                       |               20 |             32 |
|  clk         | fsm3/out_reg[0]_23               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_24               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_25               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_26               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_27               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_28               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_50               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_30               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_31               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_32               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_33               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_34               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_35               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_36               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_37               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_38               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_39               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_40               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_41               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_37               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_25               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_26               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_27               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_28               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_29               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_30               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_31               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_32               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_33               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_34               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_35               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_36               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_70               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_38               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_39               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_40               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_41               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_42               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_43               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_44               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_45               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_46               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_47               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_49               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_51               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_23               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_69               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_71               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_72               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_73               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_74               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_75               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_76               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_77               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_78               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_79               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_80               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_81               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_83               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_24               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_22               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_21               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_20               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[1]_19               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_18               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_17               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[1]_16               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_86               |                       |               31 |             32 |
|  clk         | fsm3/out_reg[0]_85               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_84               |                       |               32 |             32 |
|  clk         | fsm3/out_reg[0]_82               |                       |               32 |             32 |
|  clk         |                                  | bin_read0_0/RSTP      |               10 |             51 |
|  clk         |                                  | mult_pipe4/p_0_in     |               11 |             51 |
|  clk         |                                  | mult_pipe3/p_0_in     |               14 |             51 |
|  clk         |                                  | mult_pipe2/p_0_in     |                9 |             51 |
|  clk         |                                  | mult_pipe1/p_0_in     |               11 |             51 |
|  clk         |                                  |                       |               38 |             68 |
+--------------+----------------------------------+-----------------------+------------------+----------------+


