

================================================================
== Vivado HLS Report for 'raw_bridge'
================================================================
* Date:           Wed Aug 12 00:42:12 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        raw_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      1.11|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+-----+-----+-----+-----+----------+
        |               |            |  Latency  |  Interval | Pipeline |
        |    Instance   |   Module   | min | max | min | max |   Type   |
        +---------------+------------+-----+-----+-----+-----+----------+
        |app_to_raw_U0  |app_to_raw  |    1|    1|    1|    1| function |
        |raw_to_app_U0  |raw_to_app  |    1|    1|    1|    1| function |
        +---------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        -|       -|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|      253|     145|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       -|
|Register             |        -|      -|        2|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      255|     145|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+-------+-----+-----+
    |    Instance   |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +---------------+------------+---------+-------+-----+-----+
    |app_to_raw_U0  |app_to_raw  |        0|      0|  166|  100|
    |raw_to_app_U0  |raw_to_app  |        0|      0|   87|   45|
    +---------------+------------+---------+-------+-----+-----+
    |Total          |            |        0|      0|  253|  145|
    +---------------+------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |app_to_raw_U0_ap_start  |  1|   0|    1|          0|
    |raw_to_app_U0_ap_start  |  1|   0|    1|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   |  2|   0|    2|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------+-----+-----+--------------+--------------+--------------+
|to_app_V_din        | out |   89|    ap_fifo   |   to_app_V   |    pointer   |
|to_app_V_full_n     |  in |    1|    ap_fifo   |   to_app_V   |    pointer   |
|to_app_V_write      | out |    1|    ap_fifo   |   to_app_V   |    pointer   |
|from_raw_V_dout     |  in |   73|    ap_fifo   |  from_raw_V  |    pointer   |
|from_raw_V_empty_n  |  in |    1|    ap_fifo   |  from_raw_V  |    pointer   |
|from_raw_V_read     | out |    1|    ap_fifo   |  from_raw_V  |    pointer   |
|from_app_V_dout     |  in |   89|    ap_fifo   |  from_app_V  |    pointer   |
|from_app_V_empty_n  |  in |    1|    ap_fifo   |  from_app_V  |    pointer   |
|from_app_V_read     | out |    1|    ap_fifo   |  from_app_V  |    pointer   |
|to_raw_V_din        | out |   73|    ap_fifo   |   to_raw_V   |    pointer   |
|to_raw_V_full_n     |  in |    1|    ap_fifo   |   to_raw_V   |    pointer   |
|to_raw_V_write      | out |    1|    ap_fifo   |   to_raw_V   |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_none |  raw_bridge  | return value |
|ap_rst              |  in |    1| ap_ctrl_none |  raw_bridge  | return value |
+--------------------+-----+-----+--------------+--------------+--------------+

