Add RISC-V Zbb (bit manipulation) extension instruction encoding to the assembler.

The kernel uses inline asm with `.option arch,+zbb` to enable Zbb instructions like
ctz, clz, ctzw, clzw, cpop, cpopw, rori, roriw, etc.
The assembler currently doesn't encode these, causing compile failures for ~23 kernel
files including lib/math/gcd.c, kernel/sched/core.c, mm/mm_init.c, etc.

Instructions to add: ctz, clz, ctzw, clzw, cpop, cpopw, rori, roriw,
andn, orn, xnor, max, maxu, min, minu, rol, rolw, ror, rorw,
sext.b, sext.h, zext.h, rev8, orc.b
