Command: ./simv -ucli -do simv.tcl -l ../reports/csd_add_subb.four_bits_test.simv.log +TESTSEED=2143312235 +VERBOSITY=0
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Apr 16 19:45 2016
ucli% run

*******************************************************
Test Seed:  2143312235
*******************************************************

Time =        0 
	tb_a   = 01000010 
	tb_b   = 00010010 
	tb_s   = 11101011 
	wire_s = 11101011

Time =     1000 
	tb_a   = 01000010 
	tb_b   = 00010010 
	tb_s   = 00011111 
	wire_s = 00011111



TIME     : 2
WARNINGS : 0
ERRORS   : 0
INFOS    : 0
NOTES    : 0
MESSAGES : 0
TESTSEED : 2143312235


............. TEST PASSED .............
    ____  ___   __________ __________
   / __ \/   | / ___/ ___// ____/ __ \
  / /_/ / /| | \__ \\__ \/ __/ / / / /
 / ____/ ___ |___/ /__/ / /___/ /_/ /
/_/   /_/  |_/____/____/_____/_____/

.......................................


$finish called from file "./temp/tb_csd_add_subb.v", line 253.
$finish at simulation time                 2000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2000 ps
CPU Time:      0.150 seconds;       Data structure size:   0.0Mb
Sat Apr 16 19:45:06 2016
