// Seed: 1135525819
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input wire id_4,
    input wor id_5,
    input wire id_6,
    input tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    output uwire id_10,
    output supply1 id_11,
    output tri id_12,
    input tri0 id_13,
    input tri id_14,
    input wor id_15
);
  wire id_17;
  wire id_18;
  wire id_19;
  assign id_12 = 1;
  wire id_20, id_21, id_22;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input tri1 id_2,
    input tri id_3,
    input wire id_4,
    input wor id_5,
    output wor id_6,
    input supply1 id_7
);
  wor  id_9 = id_2;
  wire id_10;
  module_0(
      id_5, id_5, id_1, id_9, id_4, id_5, id_2, id_4, id_7, id_1, id_1, id_0, id_9, id_2, id_9, id_3
  );
  wire id_11;
endmodule
