set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {dds.vo dds_v.sdo}}
	{{"Fast Model"} {dds_fast.vo dds_v_fast.sdo}}
}
