#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000237d281f7d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000237d2816e50 .scope module, "tb" "tb" 3 50;
 .timescale -12 -12;
L_00000237d282ff60 .functor NOT 1, L_00000237d288b6a0, C4<0>, C4<0>, C4<0>;
L_00000237d28304a0 .functor XOR 8, L_00000237d288b2e0, L_00000237d288ba60, C4<00000000>, C4<00000000>;
L_00000237d2830ac0 .functor XOR 8, L_00000237d28304a0, L_00000237d288c780, C4<00000000>, C4<00000000>;
v00000237d281dfe0_0 .net *"_ivl_10", 7 0, L_00000237d288c780;  1 drivers
v00000237d281e1c0_0 .net *"_ivl_12", 7 0, L_00000237d2830ac0;  1 drivers
v00000237d281e300_0 .net *"_ivl_2", 7 0, L_00000237d288ab60;  1 drivers
v00000237d281da40_0 .net *"_ivl_4", 7 0, L_00000237d288b2e0;  1 drivers
v00000237d281dae0_0 .net *"_ivl_6", 7 0, L_00000237d288ba60;  1 drivers
v00000237d281db80_0 .net *"_ivl_8", 7 0, L_00000237d28304a0;  1 drivers
v00000237d281dc20_0 .var "clk", 0 0;
v00000237d281dcc0_0 .net "in", 7 0, v00000237d281d680_0;  1 drivers
v00000237d281dd60_0 .net "pedge_dut", 7 0, v00000237d281d9a0_0;  1 drivers
v00000237d281de00_0 .net "pedge_ref", 7 0, v00000237d281d860_0;  1 drivers
v00000237d281dea0_0 .var/2u "stats1", 159 0;
v00000237d288b740_0 .var/2u "strobe", 0 0;
v00000237d288bba0_0 .net "tb_match", 0 0, L_00000237d288b6a0;  1 drivers
v00000237d288a8e0_0 .net "tb_mismatch", 0 0, L_00000237d282ff60;  1 drivers
v00000237d288b600_0 .net "wavedrom_enable", 0 0, v00000237d281d900_0;  1 drivers
v00000237d288b380_0 .net "wavedrom_title", 511 0, v00000237d281d720_0;  1 drivers
L_00000237d288ab60 .concat [ 8 0 0 0], v00000237d281d860_0;
L_00000237d288b2e0 .concat [ 8 0 0 0], v00000237d281d860_0;
L_00000237d288ba60 .concat [ 8 0 0 0], v00000237d281d9a0_0;
L_00000237d288c780 .concat [ 8 0 0 0], v00000237d281d860_0;
L_00000237d288b6a0 .cmp/eeq 8, L_00000237d288ab60, L_00000237d2830ac0;
S_00000237d2822af0 .scope module, "good1" "RefModule" 3 89, 4 2 0, S_00000237d2816e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "pedge";
v00000237d281df40_0 .net "clk", 0 0, v00000237d281dc20_0;  1 drivers
v00000237d281e120_0 .var "d_last", 7 0;
v00000237d281e080_0 .net "in", 7 0, v00000237d281d680_0;  alias, 1 drivers
v00000237d281d860_0 .var "pedge", 7 0;
E_00000237d2819f20 .event posedge, v00000237d281df40_0;
S_00000237d2822c80 .scope module, "stim1" "stimulus_gen" 3 85, 3 6 0, S_00000237d2816e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 8 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v00000237d281d540_0 .net "clk", 0 0, v00000237d281dc20_0;  alias, 1 drivers
v00000237d281d680_0 .var "in", 7 0;
v00000237d281e3a0_0 .net "tb_match", 0 0, L_00000237d288b6a0;  alias, 1 drivers
v00000237d281d900_0 .var "wavedrom_enable", 0 0;
v00000237d281d720_0 .var "wavedrom_title", 511 0;
E_00000237d281a1e0/0 .event negedge, v00000237d281df40_0;
E_00000237d281a1e0/1 .event posedge, v00000237d281df40_0;
E_00000237d281a1e0 .event/or E_00000237d281a1e0/0, E_00000237d281a1e0/1;
E_00000237d2819520 .event negedge, v00000237d281df40_0;
S_00000237d2825ef0 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_00000237d2822c80;
 .timescale -12 -12;
v00000237d281d4a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000237d2826080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_00000237d2822c80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000237d2826210 .scope module, "top_module1" "TopModule" 3 94, 5 3 0, S_00000237d2816e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "pedge";
v00000237d281d7c0_0 .net "clk", 0 0, v00000237d281dc20_0;  alias, 1 drivers
v00000237d281d5e0_0 .net "in", 7 0, v00000237d281d680_0;  alias, 1 drivers
v00000237d281d9a0_0 .var "pedge", 7 0;
v00000237d281e260_0 .var "prev_in", 7 0;
S_00000237d2837120 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 101, 3 101 0, S_00000237d2816e50;
 .timescale -12 -12;
E_00000237d281a260 .event edge, v00000237d288b740_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000237d288b740_0;
    %nor/r;
    %assign/vec4 v00000237d288b740_0, 0;
    %wait E_00000237d281a260;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000237d2822c80;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000237d281d680_0, 0;
    %wait E_00000237d2819f20;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000237d2819f20;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000237d281d680_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000237d2819f20;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000237d281d680_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000237d2819520;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v00000237d281d680_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000237d2819520;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000237d281d680_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000237d2819f20;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_00000237d2826080;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000237d281a1e0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v00000237d281d680_0, 0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000237d2822af0;
T_4 ;
    %wait E_00000237d2819f20;
    %load/vec4 v00000237d281e080_0;
    %assign/vec4 v00000237d281e120_0, 0;
    %load/vec4 v00000237d281e080_0;
    %load/vec4 v00000237d281e120_0;
    %inv;
    %and;
    %assign/vec4 v00000237d281d860_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000237d2826210;
T_5 ;
    %wait E_00000237d2819f20;
    %load/vec4 v00000237d281d5e0_0;
    %load/vec4 v00000237d281e260_0;
    %inv;
    %and;
    %assign/vec4 v00000237d281d9a0_0, 0;
    %load/vec4 v00000237d281d5e0_0;
    %assign/vec4 v00000237d281e260_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000237d2816e50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237d281dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237d288b740_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_00000237d2816e50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v00000237d281dc20_0;
    %inv;
    %store/vec4 v00000237d281dc20_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_00000237d2816e50;
T_8 ;
    %vpi_call/w 3 77 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 78 "$dumpvars", 32'sb00000000000000000000000000000001, v00000237d281d540_0, v00000237d288a8e0_0, v00000237d281dc20_0, v00000237d281dcc0_0, v00000237d281de00_0, v00000237d281dd60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000237d2816e50;
T_9 ;
    %load/vec4 v00000237d281dea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "pedge", &PV<v00000237d281dea0_0, 64, 32>, &PV<v00000237d281dea0_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has no mismatches.", "pedge" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 113 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000237d281dea0_0, 128, 32>, &PV<v00000237d281dea0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 114 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 115 "$display", "Mismatches: %1d in %1d samples", &PV<v00000237d281dea0_0, 128, 32>, &PV<v00000237d281dea0_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_00000237d2816e50;
T_10 ;
    %wait E_00000237d281a1e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000237d281dea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237d281dea0_0, 4, 32;
    %load/vec4 v00000237d288bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000237d281dea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237d281dea0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000237d281dea0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237d281dea0_0, 4, 32;
T_10.0 ;
    %load/vec4 v00000237d281de00_0;
    %load/vec4 v00000237d281de00_0;
    %load/vec4 v00000237d281dd60_0;
    %xor;
    %load/vec4 v00000237d281de00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v00000237d281dea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237d281dea0_0, 4, 32;
T_10.6 ;
    %load/vec4 v00000237d281dea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237d281dea0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000237d2816e50;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 138 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob054_edgedetect_test.sv";
    "dataset_code-complete-iccad2023/Prob054_edgedetect_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob054_edgedetect/Prob054_edgedetect_sample01.sv";
