

================================================================
== Vivado HLS Report for 'Mat2AXIvideo'
================================================================
* Date:           Wed Dec  5 15:35:24 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.528|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  66561|    1|  66561|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  66560|  3 ~ 260 |          -|          -| 0 ~ 256 |    no    |
        | + loop_width  |    0|    257|         3|          1|          1| 0 ~ 256 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     181|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     240|
|Register         |        -|      -|     159|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     159|     421|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_174_p2                             |     +    |      0|  0|  24|          17|           1|
    |j_V_fu_189_p2                             |     +    |      0|  0|  24|          17|           1|
    |r_V_fu_158_p2                             |     +    |      0|  0|  25|          18|           2|
    |AXI_video_strm_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                        |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |axi_last_V_fu_195_p2                      |   icmp   |      0|  0|  18|          18|          18|
    |exitcond3_i_fu_169_p2                     |   icmp   |      0|  0|  18|          17|          17|
    |exitcond_i_fu_184_p2                      |   icmp   |      0|  0|  18|          17|          17|
    |ap_block_pp0_stage0_11001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                           |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 181|         126|          75|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_1_data_out  |   9|          2|    8|         16|
    |AXI_video_strm_V_data_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_id_V_1_state       |  15|          3|    2|          6|
    |AXI_video_strm_V_keep_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_1_data_out  |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_strb_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_1_data_out  |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_1_state     |  15|          3|    2|          6|
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |dst_axis_TDATA_blk_n                |   9|          2|    1|          2|
    |img_cols_V_blk_n                    |   9|          2|    1|          2|
    |img_data_stream_V_blk_n             |   9|          2|    1|          2|
    |img_rows_V_blk_n                    |   9|          2|    1|          2|
    |t_V_3_reg_143                       |   9|          2|   17|         34|
    |t_V_reg_132                         |   9|          2|   17|         34|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 240|         50|   66|        149|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_dest_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |AXI_video_strm_V_id_V_1_state        |   2|   0|    2|          0|
    |AXI_video_strm_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_keep_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_strb_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |axi_last_V_reg_249                   |   1|   0|    1|          0|
    |exitcond_i_reg_240                   |   1|   0|    1|          0|
    |exitcond_i_reg_240_pp0_iter1_reg     |   1|   0|    1|          0|
    |i_V_reg_235                          |  17|   0|   17|          0|
    |img_cols_V_read_reg_221              |  17|   0|   17|          0|
    |img_rows_V_read_reg_216              |  17|   0|   17|          0|
    |r_V_reg_226                          |  18|   0|   18|          0|
    |t_V_3_reg_143                        |  17|   0|   17|          0|
    |t_V_reg_132                          |  17|   0|   17|          0|
    |tmp_user_V_fu_80                     |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 159|   0|  159|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_done                    | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|img_rows_V_dout            |  in |   17|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n         |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read            | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout            |  in |   17|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n         |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read            | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_V_dout     |  in |    8|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_data_stream_V_empty_n  |  in |    1|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_data_stream_V_read     | out |    1|   ap_fifo  |    img_data_stream_V    |    pointer   |
|dst_axis_TDATA             | out |    8|    axis    | AXI_video_strm_V_data_V |    pointer   |
|dst_axis_TVALID            | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|dst_axis_TREADY            |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|dst_axis_TDEST             | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|dst_axis_TKEEP             | out |    1|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|dst_axis_TSTRB             | out |    1|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|dst_axis_TUSER             | out |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|dst_axis_TLAST             | out |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|dst_axis_TID               | out |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
+---------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3_i)
3 --> 
	6  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i1"   --->   Operation 7 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %img_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %img_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.26ns)   --->   "%img_rows_V_read = call i17 @_ssdm_op_Read.ap_fifo.i17P(i17* %img_rows_V)"   --->   Operation 19 'read' 'img_rows_V_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (2.26ns)   --->   "%img_cols_V_read = call i17 @_ssdm_op_Read.ap_fifo.i17P(i17* %img_cols_V)"   --->   Operation 20 'read' 'img_cols_V_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cols_V_cast = zext i17 %img_cols_V_read to i18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:121]   --->   Operation 21 'zext' 'cols_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.26ns)   --->   "%r_V = add i18 %cols_V_cast, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 22 'add' 'r_V' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "store i1 true, i1* %tmp_user_V"   --->   Operation 23 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%t_V = phi i17 [ 0, %entry ], [ %i_V, %3 ]"   --->   Operation 25 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.25ns)   --->   "%exitcond3_i = icmp eq i17 %t_V, %img_rows_V_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 26 'icmp' 'exitcond3_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.26ns)   --->   "%i_V = add i17 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 28 'add' 'i_V' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 30 'specloopname' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 31 'specregionbegin' 'tmp_i' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 32 'br' <Predicate = (!exitcond3_i)> <Delay = 0.97>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 33 'ret' <Predicate = (exitcond3_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%t_V_3 = phi i17 [ 0, %1 ], [ %j_V, %.critedge.i ]"   --->   Operation 34 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%t_V_3_cast = zext i17 %t_V_3 to i18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 35 'zext' 't_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.25ns)   --->   "%exitcond_i = icmp eq i17 %t_V_3, %img_cols_V_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 36 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 37 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.26ns)   --->   "%j_V = add i17 %t_V_3, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 38 'add' 'j_V' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %3, label %.critedge.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.25ns)   --->   "%axi_last_V = icmp eq i18 %t_V_3_cast, %r_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 40 'icmp' 'axi_last_V' <Predicate = (!exitcond_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i1* %tmp_user_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 41 'load' 'tmp_user_V_load' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_41_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 42 'specregionbegin' 'tmp_41_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 43 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.26ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 44 'read' 'tmp' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_41_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 45 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i8 %tmp, i1 true, i1 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 46 'write' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 47 [1/1] (0.97ns)   --->   "store i1 false, i1* %tmp_user_V"   --->   Operation 47 'store' <Predicate = (!exitcond_i)> <Delay = 0.97>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 48 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 49 'specregionbegin' 'tmp_40_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:128]   --->   Operation 50 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str12) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:142]   --->   Operation 51 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i8 %tmp, i1 true, i1 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 52 'write' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_40_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:147]   --->   Operation 53 'specregionend' 'empty_140' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 54 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:148]   --->   Operation 55 'specregionend' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_user_V      (alloca           ) [ 0111111]
StgValue_8      (specinterface    ) [ 0000000]
StgValue_9      (specinterface    ) [ 0000000]
StgValue_10     (specinterface    ) [ 0000000]
StgValue_11     (specinterface    ) [ 0000000]
StgValue_12     (specinterface    ) [ 0000000]
StgValue_13     (specinterface    ) [ 0000000]
StgValue_14     (specinterface    ) [ 0000000]
StgValue_15     (specinterface    ) [ 0000000]
StgValue_16     (specinterface    ) [ 0000000]
StgValue_17     (specinterface    ) [ 0000000]
StgValue_18     (specinterface    ) [ 0000000]
img_rows_V_read (read             ) [ 0011111]
img_cols_V_read (read             ) [ 0011111]
cols_V_cast     (zext             ) [ 0000000]
r_V             (add              ) [ 0011111]
StgValue_23     (store            ) [ 0000000]
StgValue_24     (br               ) [ 0111111]
t_V             (phi              ) [ 0010000]
exitcond3_i     (icmp             ) [ 0011111]
StgValue_27     (speclooptripcount) [ 0000000]
i_V             (add              ) [ 0111111]
StgValue_29     (br               ) [ 0000000]
StgValue_30     (specloopname     ) [ 0000000]
tmp_i           (specregionbegin  ) [ 0001111]
StgValue_32     (br               ) [ 0011111]
StgValue_33     (ret              ) [ 0000000]
t_V_3           (phi              ) [ 0001000]
t_V_3_cast      (zext             ) [ 0000000]
exitcond_i      (icmp             ) [ 0011111]
StgValue_37     (speclooptripcount) [ 0000000]
j_V             (add              ) [ 0011111]
StgValue_39     (br               ) [ 0000000]
axi_last_V      (icmp             ) [ 0001110]
tmp_user_V_load (load             ) [ 0001010]
tmp_41_i        (specregionbegin  ) [ 0000000]
StgValue_43     (specprotocol     ) [ 0000000]
tmp             (read             ) [ 0001010]
empty           (specregionend    ) [ 0000000]
StgValue_47     (store            ) [ 0000000]
StgValue_48     (specloopname     ) [ 0000000]
tmp_40_i        (specregionbegin  ) [ 0000000]
StgValue_50     (specpipeline     ) [ 0000000]
StgValue_51     (specloopname     ) [ 0000000]
StgValue_52     (write            ) [ 0000000]
empty_140       (specregionend    ) [ 0000000]
StgValue_54     (br               ) [ 0011111]
empty_141       (specregionend    ) [ 0000000]
StgValue_56     (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i17P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_user_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="img_rows_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="17" slack="0"/>
<pin id="86" dir="0" index="1" bw="17" slack="0"/>
<pin id="87" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="img_cols_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="0" index="1" bw="17" slack="0"/>
<pin id="93" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="0" index="5" bw="1" slack="0"/>
<pin id="109" dir="0" index="6" bw="1" slack="0"/>
<pin id="110" dir="0" index="7" bw="1" slack="0"/>
<pin id="111" dir="0" index="8" bw="8" slack="0"/>
<pin id="112" dir="0" index="9" bw="1" slack="0"/>
<pin id="113" dir="0" index="10" bw="1" slack="0"/>
<pin id="114" dir="0" index="11" bw="1" slack="0"/>
<pin id="115" dir="0" index="12" bw="1" slack="1"/>
<pin id="116" dir="0" index="13" bw="1" slack="0"/>
<pin id="117" dir="0" index="14" bw="1" slack="0"/>
<pin id="118" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="t_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="17" slack="1"/>
<pin id="134" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="t_V_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="17" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="t_V_3_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="17" slack="1"/>
<pin id="145" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="t_V_3_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="17" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="cols_V_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_V_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="r_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="StgValue_23_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="exitcond3_i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="17" slack="0"/>
<pin id="171" dir="0" index="1" bw="17" slack="1"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="17" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="t_V_3_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="17" slack="0"/>
<pin id="182" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_3_cast/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="exitcond_i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="17" slack="0"/>
<pin id="186" dir="0" index="1" bw="17" slack="2"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="axi_last_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="18" slack="0"/>
<pin id="197" dir="0" index="1" bw="18" slack="2"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_user_V_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="3"/>
<pin id="202" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="StgValue_47_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="3"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_user_V_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="216" class="1005" name="img_rows_V_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="17" slack="1"/>
<pin id="218" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="img_rows_V_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="img_cols_V_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="17" slack="2"/>
<pin id="223" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="img_cols_V_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="r_V_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="18" slack="2"/>
<pin id="228" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="231" class="1005" name="exitcond3_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3_i "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_V_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="17" slack="0"/>
<pin id="237" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="240" class="1005" name="exitcond_i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="244" class="1005" name="j_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="0"/>
<pin id="246" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="axi_last_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_user_V_load_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_load "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="102" pin=6"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="127"><net_src comp="96" pin="2"/><net_sink comp="102" pin=8"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="102" pin=9"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="102" pin=10"/></net>

<net id="130"><net_src comp="70" pin="0"/><net_sink comp="102" pin=13"/></net>

<net id="131"><net_src comp="70" pin="0"/><net_sink comp="102" pin=14"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="90" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="136" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="136" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="147" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="147" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="147" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="180" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="102" pin=11"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="80" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="219"><net_src comp="84" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="224"><net_src comp="90" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="229"><net_src comp="158" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="234"><net_src comp="169" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="174" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="243"><net_src comp="184" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="189" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="252"><net_src comp="195" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="102" pin=12"/></net>

<net id="257"><net_src comp="200" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="102" pin=11"/></net>

<net id="262"><net_src comp="96" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="102" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {5 }
	Port: AXI_video_strm_V_keep_V | {5 }
	Port: AXI_video_strm_V_strb_V | {5 }
	Port: AXI_video_strm_V_user_V | {5 }
	Port: AXI_video_strm_V_last_V | {5 }
	Port: AXI_video_strm_V_id_V | {5 }
	Port: AXI_video_strm_V_dest_V | {5 }
 - Input state : 
	Port: Mat2AXIvideo : img_rows_V | {1 }
	Port: Mat2AXIvideo : img_cols_V | {1 }
	Port: Mat2AXIvideo : img_data_stream_V | {4 }
	Port: Mat2AXIvideo : AXI_video_strm_V_data_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_keep_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_strb_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_user_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_last_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_id_V | {}
	Port: Mat2AXIvideo : AXI_video_strm_V_dest_V | {}
  - Chain level:
	State 1
		r_V : 1
		StgValue_23 : 1
	State 2
		exitcond3_i : 1
		i_V : 1
		StgValue_29 : 2
	State 3
		t_V_3_cast : 1
		exitcond_i : 1
		j_V : 1
		StgValue_39 : 2
		axi_last_V : 2
	State 4
		empty : 1
	State 5
		empty_140 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         r_V_fu_158         |    0    |    24   |
|    add   |         i_V_fu_174         |    0    |    24   |
|          |         j_V_fu_189         |    0    |    24   |
|----------|----------------------------|---------|---------|
|          |     exitcond3_i_fu_169     |    0    |    18   |
|   icmp   |      exitcond_i_fu_184     |    0    |    18   |
|          |      axi_last_V_fu_195     |    0    |    18   |
|----------|----------------------------|---------|---------|
|          | img_rows_V_read_read_fu_84 |    0    |    0    |
|   read   | img_cols_V_read_read_fu_90 |    0    |    0    |
|          |       tmp_read_fu_96       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |      grp_write_fu_102      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     cols_V_cast_fu_154     |    0    |    0    |
|          |      t_V_3_cast_fu_180     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   126   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   axi_last_V_reg_249  |    1   |
|  exitcond3_i_reg_231  |    1   |
|   exitcond_i_reg_240  |    1   |
|      i_V_reg_235      |   17   |
|img_cols_V_read_reg_221|   17   |
|img_rows_V_read_reg_216|   17   |
|      j_V_reg_244      |   17   |
|      r_V_reg_226      |   18   |
|     t_V_3_reg_143     |   17   |
|      t_V_reg_132      |   17   |
|      tmp_reg_259      |    8   |
|tmp_user_V_load_reg_254|    1   |
|   tmp_user_V_reg_209  |    1   |
+-----------------------+--------+
|         Total         |   133  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_102 |  p8  |   2  |   8  |   16   ||    9    |
| grp_write_fu_102 |  p11 |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.956  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   126  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   133  |   144  |
+-----------+--------+--------+--------+
