Search.setIndex({docnames:["Altera","DT5495","FIFO","FSM","HLS","ISE","Install","LUPO","MZTIO","Primitive","README","TimingConstraints","VHDL","Vivado","counter","exp","index","tempverilog","tempvhdl","verilog"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,"sphinx.ext.todo":1,"sphinx.ext.viewcode":1,sphinx:56},filenames:["Altera.rst","DT5495.rst","FIFO.rst","FSM.rst","HLS.rst","ISE.rst","Install.rst","LUPO.rst","MZTIO.rst","Primitive.rst","README.rst","TimingConstraints.rst","VHDL.rst","Vivado.rst","counter.rst","exp.rst","index.rst","tempverilog.rst","tempvhdl.rst","verilog.rst"],objects:{},objnames:{},objtypes:{},terms:{"00":12,"0002":6,"0003":6,"001":6,"002":6,"003":6,"004":6,"01":12,"013":6,"0184":6,"046d":6,"06":5,"09fb":6,"0bda":6,"0e38":12,"10":[2,8,9,11,19],"100":[8,17],"1001":12,"10n":4,"11":12,"12":[4,6,9,19],"128":9,"12ma":9,"14":6,"15":[5,19],"1588":8,"16":[8,9,17,19],"16384":9,"18":9,"19":[6,19],"1d6b":6,"20":12,"2001":17,"2048":9,"209053":6,"21":9,"2107":6,"23":17,"25":19,"254":17,"255":[17,19],"256":[9,17,19],"29":19,"30":12,"31":[4,12,18],"313183_36284":5,"32":[4,9,12,17,19],"36":9,"3_1207_2324":6,"3a":9,"3e":9,"413c":6,"48":8,"57":6,"59":17,"60":17,"6001":6,"64":[9,12],"666":6,"667":11,"6u":8,"7_1015_1":6,"8000":6,"8008":6,"8087":6,"89":6,"90401400":17,"98":17,"99":17,"boolean":[12,14],"byte":12,"case":[3,12,17],"default":[3,9,19],"export":4,"for":[4,12,14,16,18],"function":[12,17],"if":[3,4,12,14,17,18,19],"in":[4,6,12,17,18],"int":[4,17],"new":5,"null":12,"return":17,"static":4,"true":[9,12,19],"void":4,"with":12,_module_nam:6,a0:[9,18,19],a0_width:19,a1:[9,18,19],a1_width:19,a2:9,a3:9,ab:19,abs:12,acc:4,acc_t:4,add:[4,5,11,14],add_:14,add_cnt:14,adder1:19,adder2:19,adder3:19,adder:19,adder_1bit:19,adder_2bit:19,adder_cla:19,address:[9,17],all:[5,12],altera:[10,11],alternative1:19,alternative2:19,alternative3:19,altrea:10,alwai:[3,14,17,19],and:[14,18,19],ani:5,ap_clk:4,ap_don:4,ap_idl:4,ap_non:4,ap_readi:4,ap_reset:4,ap_rst:4,ap_start:4,architectur:12,arrai:12,array_nam:17,arrays:17,arria10:6,articl:17,ascii:19,assgin:19,assign:[17,19],average_delai:19,b01000001_01000010:19,b0:[3,9],b10101100:19,b1010:19,b1010_1011_1111_1010:19,b101:19,b101z:19,b10x0:19,b1:[3,9,19],b_0011_1010:19,be:17,becaus:17,begin:[3,12,14,17,18,19],begin_end:19,bengin:19,bi:9,bin:6,bit:[5,9,12,17,19],bit_vector:12,bitwise_xor:19,block:[12,17],blog:[5,17],brows:4,bufcf:9,buffer:9,bufg_in:9,bufg_inst:9,bufgc:9,bufgce_1:9,bufgctrl:9,bufgmux:9,bufgmux_inst:9,bufgmux_virtex4:9,bufio_inst:9,bufmux1:9,bufmux_1:9,bufr_divid:9,bufr_inst:9,bus:6,bx:19,bxxxxxxx:19,bypass:9,byte_msb:19,byte_s:19,c077:6,c_address0:4,c_ce0:4,c_q0:4,caen:[1,10],caenx495:1,cal_multipli:19,card:6,cd:6,ce:[4,9],cento:6,chipscop:16,chmod:6,ci:19,cin:17,ckp1:11,clk100:18,clk1:11,clk2:11,clk:[3,9,14,19],clk_200:11,clk_200_p:11,clkin:11,clkout:11,clock:[5,9,12,16],clr:[9,19],cn:[1,8],co:19,code:[3,6],coef_t:4,com:5,combin:17,comput:6,concurr:12,condit:14,configur:12,conflict:6,consol:13,constant:12,construct:19,content:16,contin:17,continu:6,corp:6,cosimul:4,cout:17,creat:16,create_clock:11,create_generated_clock:11,csdn:17,cyclone10gx:6,d10:19,d1:19,d5:19,dat:4,data:[4,9,12],data_in:17,data_out:17,data_out_it_0:17,data_t:4,dci:9,dcires:9,dcm:9,dcm_adv:9,dcm_base:9,dcm_p:9,dcp:13,ddr:9,ddrsdram:0,default_stat:19,delai:16,dell:6,derive_pll_clock:11,design:6,detail:17,dettriga:18,dev:6,devdata:6,devic:[5,6],diff_term:9,differenti:9,din:[2,12],din_eop:2,din_sop:2,direct:9,distribut:9,divide_bi:11,don:17,dout0:14,dout1:14,dout:[12,14],dout_eop:2,dout_sop:2,dout_tmp:14,down:9,downto:[4,12],drive:9,dsp48:9,dt5495:[10,16],dz:19,edit:6,eefocu:5,els:[3,4,12,14,17,18,19],elsif:[12,14],emerg:17,empti:2,en:19,enabl:9,end:[3,4,9,12,14,17,18,19],end_:14,end_cnt:14,endcas:[3,19],endgener:[17,19],endmodul:[4,17,19],entiti:[4,12],enumer:12,error:[6,17],event:[12,14,18],except:16,express:19,expression1:19,expression2:19,expression3:19,fadd:17,falling_edg:12,fals:[9,12,19],false_stat:19,fast:9,fdcpe_inst:9,fdrse:9,fifo16:9,fifo:[0,5,9,10,13],file:[4,5,6],file_nam:17,finish:4,fir:4,fir_test:4,first:2,flag_add:15,flag_sel:15,flase:9,flip:9,flop:9,for_loop:12,foundat:6,fpga:[4,8,9,10],freetyp:6,freetype_curpath:6,freetype_level:6,freetype_majlevel:6,funcsim:13,g1:19,gcc:6,gener:[5,12,16,18,19],genreat:17,genvar:[17,19],get_pin:11,get_port:11,gfor:17,global:9,gold:4,gui:4,guoke1993102:5,gz:6,h0000:9,h4142:19,h4x:19,ha2:19,hdl:4,here:3,hffffffff:19,hl:6,hls:[4,16],home:6,html:[1,5],http:[1,5,8,17],hub:6,i0:[9,19],i1:[9,19],ib:9,ibuf:9,ibufds_inst:9,ibufg:9,ibufgd:9,id:6,iddr:9,idelai:9,idelayctrl:9,idl:3,idle2read_start:3,idle2s1_start:3,idle2write_start:3,if_else_if:19,if_elsif_end:12,if_then_els:12,ii:[6,9],iic:10,impl:4,inc:6,index:1,info:6,init:9,initi:[17,19],inout:19,input:[2,4,9,16,17,19],int1:19,int2:19,integ:[12,14,19],intel:[6,10],intput:19,io:9,iobuf_inst:9,iobufd:9,iostandard:9,ip:[2,4,6,10,11,16],is:[4,12,17],is_module_rm:6,ise:10,iserd:9,isim:16,it:1,jtag:6,keeper:9,last:14,lcdpe:9,ld_library_path:6,led:10,lib:6,librari:12,library_path:6,lic:6,licens:6,linux:8,list:17,load:6,local:9,localhost:6,localparam:19,log:6,logitech:6,loop:[12,18],loop_exit:12,lsusb:6,lupo:[10,16],lut1:9,lut1_d:9,lut1_l:9,lut2:9,lut2_d:9,lut2_l:9,lut3:9,lut3_d:9,lut3_l:9,lut4:9,lut4_d:9,lut4_l:9,lut:9,lvcmos15:9,lvcmos18:9,lvcmos25:9,lvcmos33:9,lvd:8,lvttl:9,m0:19,m105:6,mac:9,master_clock:11,max:[14,17],mem_arrai:17,mema:19,memori:17,menori:19,microz:8,min:17,mmcm0:11,mod:12,mode:[6,13],modelsim:[6,16],modelsim_as:6,modelsimprosetup:6,modul:[4,5,6,17,19],module_nam:19,modulefil:6,mous:6,ms:12,msb:19,msc:5,mult_and:9,multipli:19,mux:9,muxci:9,muxcy_d:9,muxcy_l:9,muxf5:9,muxf5_d:9,muxf5_l:9,muxf6:9,muxf6_d:9,muxf6_l:9,muxf7:9,muxf7_d:9,muxf7_l:9,muxf8:9,muxf8_d:9,muxf8_l:9,my_clk_nam:11,my_memori:17,mz:8,mztio:[10,16],n_histogram_bit:18,n_histogram_reg:18,name:[6,11],nand:12,natur:12,negedg:[3,14],net:17,next:[4,6],nios2:6,no:5,node:12,nor:12,normal:2,nornal:2,not:12,number:14,ob:9,object:12,obuf:9,obufds_inst:9,obuft:9,obuftd:9,oddr:9,of:[9,12,17],ok:[4,5],on:9,open_checkpoint:13,oper:9,opt:6,optic:6,or:[3,12,14,19],os:6,oserd:9,other:[5,12],out1:[3,19],out:[4,17,19],output:[2,4,9,16,17,19],packag:12,part2:6,path:6,pc:8,pcie:10,period:11,pixi:8,pll:[0,9,13],pmcd:9,port1:19,port2:19,port:[4,12],posedg:[3,9,14,19],powerpc:9,pre:9,prepend:6,primit:17,pro:9,procedur:12,process:[12,14,18],product:[1,19],product_width:19,program:5,ptp:8,pull:9,pulldown_inst:9,pullup_inst:9,pxi:8,qdz:6,qsy:6,quartu:[6,10,16],quartusprosetup:6,r_shift1:12,r_signed_l:12,r_signed_r:12,r_unsigned_l:12,r_unsigned_r:12,ram16x1d:9,ram16x1s_inst:9,ram32x1:9,ram64x1:9,ram:[2,4,12,19],ramb16:9,ramb32_s64_ecc:9,ramrom:[0,13],rand:17,random:16,rang:[12,14],rate:9,rdreq:2,read:3,reader:6,readm:16,readmemb:17,readmemh:17,real:12,realtek:6,reg:[14,17],rega:[11,19],regb:19,regc:19,regd:19,region:9,regist:9,releas:6,rem:12,remov:6,replac:17,rereq:2,rerun:5,rising_edg:12,rom128x1:9,rom16x1:9,rom256x1:9,rom32x1:9,rom64x1:9,rom:[5,12,19],root:6,rs:9,rst_n:[3,14],rtl:4,rts5182:6,run:[4,6],s12s2_start:3,s1:3,s22idl:3,s22idl_start:3,s2:3,scaler:10,sd:8,select:12,semiconductor:6,server:6,set:[6,16],shift:9,shift_accum_loop:4,shift_reg:4,signal:[12,14,17],signaltapii:16,sim_devic:9,simul:17,singl:9,slew:9,slow:9,solution1:4,sourc:[5,11],spartan:9,spi:10,srl16_1:9,srl16_inst:9,srl16e:9,srl16e_1:9,srlc16:9,srlc616_1:9,srlc6e:9,srlc6e_1:9,start:12,start_addr:17,state:12,state_typ:12,statement1:19,statement2:19,statement3:19,statement:12,statu:6,std_logic:[4,12],std_logic_1164:12,std_logic_arith:12,std_logic_sign:12,std_logic_unsign:12,std_logic_vector:[4,18],step1:12,step2:12,stop:12,stop_addr:17,stratix10:6,sum:[17,19],sync:8,synopsi:12,sys:6,sysclk:11,syscon:6,sysnam:6,system:17,tar:6,task:17,tcl:[11,13],tco:11,tdata:11,temp:16,that:17,the:17,then:[12,14,18],thi:17,time:[12,16],tmin:11,tmp_histogram:18,to:[9,12,14,18],to_integ:12,to_unsign:[12,18],todo:[5,9],top:5,top_modul:17,tree_multipli:19,triggera:18,trigio:8,true_stat:19,true_statement1:19,true_statement2:19,true_statement3:19,tus:11,txclk:11,txoutclk:11,type:12,u0:17,uart:10,ui:17,ul:19,unam:6,unexpect:6,uninstal:6,until:12,up:9,us:12,usb:8,use:12,valu:[14,17],variabl:[12,17],vcc:9,verilg:19,verilog:[3,4,10,14,16],vhd:13,vhdl:[3,4,10,14,16],view:6,vinado:6,virtex4:9,virtex5:9,virtex:9,vivado:[4,10],vivadolic:6,vsim:6,wait:12,waveform:11,wclk:9,we:9,weak:9,weixin_38197667:17,when:12,when_cas:12,when_els:12,while_loop:12,wide:17,width:[17,19],will:17,wire:14,with_select:12,won:17,word:12,wordsiz:17,write:[3,9],write_verilog:13,write_vhdl:13,wuhongyi:[1,6,8],www:[1,5],xdc:11,xilinx:[6,10,11,16],xilinx_ise_ds_lin_14:6,xilinx_vivado_sdk_2018:6,xnor:12,xor:[9,12,19],xor_loop:19,xorci:9,xorcy_d:9,xorcy_l:9,xsetup:6,xvf:6,xx:3,xxx:[5,13],xxxxx:3,y_ap_vld:4,zero:17,zheli:11,zip:4,zxvf:6,zynq:8},titles:["Altera \u8f6f\u4ef6","DT5495","FIFO","\u72b6\u6001\u673a","\u9ad8\u5c42\u6b21\u7efc\u5408","ISE \u8f6f\u4ef6","\u8f6f\u4ef6\u5b89\u88c5","LUPO","MZTIO","\u539f\u8bed","README","\u65f6\u5e8f\u7ea6\u675f","VHDL","Vivado \u8f6f\u4ef6","\u8ba1\u6570\u5668","\u7ecf\u9a8c\u603b\u7ed3","Application of FPGA in medium and low energy experimental nuclear physics","verilog \u4e34\u65f6\u5b58\u653e","VHDL temp","verilog"],titleterms:{"10":14,"case":19,"for":[17,19],"in":16,"while":19,ahead:2,altera:[0,6,9,16],and:[12,16],applic:16,assign:[3,14],blaster:6,bufg:9,bufio:9,bufmux:9,bufr:9,chipscop:5,clb:9,clk:11,clock:11,cnt:14,creat:11,delai:11,dt5495:1,energi:16,except:11,experiment:16,fdcpe:9,fifo:[2,15,16],forev:19,fpga:16,gener:17,gt:11,ibufd:9,ieee:12,if_els:19,input:11,iobuf:9,ip:[0,5,13],ise:[5,6,16],isim:5,linux:6,low:16,lupo:7,medium:16,memori:19,modelsim:0,mztio:8,nuclear:16,numeric_std:12,obufd:9,of:16,output:11,paramet:19,physic:16,pll:11,pulldown:9,pullup:9,quartu:0,ram16x1:9,ram:9,random:17,readm:10,reg:19,repeat:19,rom:9,set:11,shift_left:12,shift_right:12,show:2,sign:12,signaltapii:0,slice:9,srl16:9,state_c:3,state_n:3,std_logic_vector:12,temp:18,time:11,unsign:12,usb:6,verilog:[17,19],vhdl:[12,18],vivado:[6,13,16],wire:19,xilinx:9,xx2xx_start:3}})