============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 22 2019  07:40:19 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1          11   25.811    gscl45nm 
AOI21X1          8   22.526    gscl45nm 
BUFX2           44  103.246    gscl45nm 
DFFSR           36  371.686    gscl45nm 
HAX1            35  164.255    gscl45nm 
INVX1           61   85.882    gscl45nm 
MUX2X1          27  101.369    gscl45nm 
NAND3X1          3    7.039    gscl45nm 
OAI21X1          4   11.263    gscl45nm 
OR2X1            1    2.346    gscl45nm 
XOR2X1           9   42.237    gscl45nm 
----------------------------------------
total          239  937.661             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        36 371.686   39.6 
inverter          61  85.882    9.2 
buffer            44 103.246   11.0 
logic             98 376.848   40.2 
------------------------------------
total            239 937.661  100.0 

