INFO-FLOW: Workspace /home/pawsooon/Vivado/tor_wizyjny/prj/sol opened at Wed Apr 09 16:22:38 CEST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command       config_interface done; 0.17 sec.
Command     open_solution done; 0.22 sec.
Execute     set_part xck26-sfvc784-2lv-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2lv-c 
Execute       create_platform xck26-sfvc784-2lv-c -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.2 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.28 sec.
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h' to the project
Execute     add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h' to the project
Execute     create_clock -period 4 -name ap_clk 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name ap_clk 
Execute       ap_set_clock -name ap_clk -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 4ns.
Execute     config_schedule -verbose 
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
Execute     config_rtl -module_prefix design_1_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_tpg_0_0_ 
Execute     config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 747.949 MB.
INFO: [HLS 200-10] Analyzing design file '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp -foptimization-record-file=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp.clang.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
Execute         set_directive_top v_tpg -name=v_tpg 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/clang.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.09 sec.
WARNING: [HLS 207-5531] extra token before variable expression is ignored (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:383:33)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/.systemc_flag -fix-errors /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/all.directive.json -fix-errors /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.36 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.2 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.95 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.85 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.02 sec.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -I/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.12 sec.
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h:380:35)
WARNING: [HLS 207-5292] unused parameter 'ovrlayId' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:268:21)
WARNING: [HLS 207-5292] unused parameter 'maskId' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:268:35)
WARNING: [HLS 207-5292] unused parameter 'crossHairX' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:268:82)
WARNING: [HLS 207-5292] unused parameter 'crossHairY' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:269:8)
WARNING: [HLS 207-5292] unused parameter 'boxSize' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:270:33)
WARNING: [HLS 207-5292] unused parameter 'boxColorR' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:270:47)
WARNING: [HLS 207-5292] unused parameter 'boxColorG' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:270:63)
WARNING: [HLS 207-5292] unused parameter 'boxColorB' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:270:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.12 seconds. CPU system time: 0.96 seconds. Elapsed time: 21.17 seconds; current allocated memory: 775.883 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.g.bc -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.0.bc > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.47 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.47 sec.
Execute         run_link_or_opt -opt -out /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_tpg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_tpg -reflow-float-conversion -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.55 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.55 sec.
Execute         run_link_or_opt -out /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_tpg 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_tpg -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=v_tpg -mllvm -hls-db-dir -mllvm /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -hls-top-function-prefix=design_1_v_tpg_0_0_ -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -x ir /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 1 sec.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(ap_uint<30>, int, int, ap_uint<10>&)' into 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:781:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:834:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:833:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:832:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1025:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1048:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1072:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1087:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1108:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1129:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1150:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1172:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1192:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1284:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1326:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1354:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1394:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1230:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1485:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1780:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1576:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1675:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1691:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
INFO: [HLS 214-377] Adding 'ref.tmp46' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:676:26)
INFO: [HLS 214-377] Adding 'ref.tmp44' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:669:26)
INFO: [HLS 214-377] Adding 'ref.tmp42' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:662:23)
INFO: [HLS 214-377] Adding 'ref.tmp40' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:658:14)
INFO: [HLS 214-377] Adding 'ref.tmp38' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:652:14)
INFO: [HLS 214-377] Adding 'ref.tmp36' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:644:26)
INFO: [HLS 214-377] Adding 'ref.tmp34' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:636:26)
INFO: [HLS 214-377] Adding 'ref.tmp32' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:628:14)
INFO: [HLS 214-377] Adding 'ref.tmp30' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:620:14)
INFO: [HLS 214-377] Adding 'ref.tmp28' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:612:26)
INFO: [HLS 214-377] Adding 'ref.tmp26' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:604:14)
INFO: [HLS 214-377] Adding 'ref.tmp24' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:596:26)
INFO: [HLS 214-377] Adding 'ref.tmp22' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:588:26)
INFO: [HLS 214-377] Adding 'ref.tmp20' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:580:26)
INFO: [HLS 214-377] Adding 'ref.tmp18' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:572:26)
INFO: [HLS 214-377] Adding 'ref.tmp16' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:564:26)
INFO: [HLS 214-377] Adding 'ref.tmp14' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:556:26)
INFO: [HLS 214-377] Adding 'ref.tmp12' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:548:26)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:540:26)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:781:18)
INFO: [HLS 214-210] Disaggregating variable 'tmp' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp46'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp44'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp42'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp40'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp38'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp36'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp34'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp32'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp30'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp28'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp26'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp24'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp22'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp20'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp18'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp16'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp14'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp12'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_966_3' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:966:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_968_4' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:968:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_689_3' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:689:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1716_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1716:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1698:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1679_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1679:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1637_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1637:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1788_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1788:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1533_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1533:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1515:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1490_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1490:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1232_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1232:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1420_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1420:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1402:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1351_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1351:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1333:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1304_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1304:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1198_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1198:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1194:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1173_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1151_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1151:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1130_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1130:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1109_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1109:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1088_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1088:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1073_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1073:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1058_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1058:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1030_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1030:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_824_1' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:824:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_826_2' is marked as complete unroll implied by the pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:826:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_966_3' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:966:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_968_4' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:968:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_3' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:689:23) in function 'tpgBackground' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1716_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1716:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1698:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPColorSquare' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1679_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1679:21) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1674:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1674:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1637_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1637:22) in function 'tpgPatternDPColorRamp' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1574:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPColorRamp' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1574:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1788_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1788:21) in function 'tpgPRBS' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1779:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPRBS' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1779:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1533_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1533:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1515:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternCheckerBoard' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1490_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1490:21) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1483:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1483:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1232_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1232:21) in function 'tpgPatternRainbow' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1229:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternRainbow' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1420_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1420:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1402:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternCrossHatch' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1351_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1351:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternTartanColorBars' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1333:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1304_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1304:21) in function 'tpgPatternZonePlate' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1277:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternZonePlate' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1277:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1198_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1198:21) in function 'tpgPatternColorBars' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1194:21) in function 'tpgPatternColorBars' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternColorBars' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1173_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1173:21) in function 'tpgPatternSolidWhite' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1170:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidWhite' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1151_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1151:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1149:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidBlack' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1130_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1130:21) in function 'tpgPatternSolidBlue' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1128:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidBlue' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1109_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1109:21) in function 'tpgPatternSolidGreen' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1107:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidGreen' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1107:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1088_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1088:21) in function 'tpgPatternSolidRed' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1086:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidRed' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1086:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1073_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1073:21) in function 'tpgPatternTemporalRamp' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1071:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternTemporalRamp' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1071:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1058_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1058:21) in function 'tpgPatternVerticalRamp' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1046:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternVerticalRamp' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1046:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1030_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1030:21) in function 'tpgPatternHorizontalRamp' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1023:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternHorizontalRamp' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1023:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_824_1' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:824:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:778:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_826_2' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:826:24) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:778:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp.i': Complete partitioning on dimension 1. (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-248] Applying array_partition to 'outpix': Complete partitioning on dimension 1. (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp32': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp46': Complete partitioning on dimension 1.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 30-bits (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:280:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcYUV' with compact=bit mode in 30-bits (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:277:22)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:676:26)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:628:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'tpgSinTableArray_9bit' due to pipeline pragma (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:523:9)
INFO: [HLS 214-248] Applying array_partition to 'tpgSinTableArray_9bit': Cyclic partitioning with factor 5 on dimension 1. (/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h:2106:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.92 seconds; current allocated memory: 775.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 775.883 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top v_tpg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.0.bc -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 779.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.1.bc -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.2.prechk.bc -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 790.625 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.g.1.bc to /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.o.1.bc -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:290:1), detected/extracted 3 process function(s): 
	 'AXIvideo2MultiPixStream'
	 'tpgBackground'
	 'MultiPixStream2AXIvideo'.
Command           transform done; 0.34 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.o.1.tmp.bc -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1228:39) to (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1266:5) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1573:43) to (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:666:5) in function 'tpgBackground'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1215:27) to (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1223:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1370:13) to (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1384:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1551:13) to (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1565:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:963:12) to (/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:936:21) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 828.613 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.o.2.bc -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1449] Process tpgBackground has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 2.91 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.92 seconds; current allocated memory: 983.176 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.65 sec.
Command       elaborate done; 28.74 sec.
Execute       ap_eval exec zip -j /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
Execute         ap_set_top_model v_tpg 
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
Execute         get_model_list v_tpg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model v_tpg 
Execute         preproc_iomode -model v_tpgHlsDataFlow 
Execute         preproc_iomode -model MultiPixStream2AXIvideo 
Execute         preproc_iomode -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         preproc_iomode -model tpgBackground 
Execute         preproc_iomode -model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         preproc_iomode -model reg<int> 
Execute         preproc_iomode -model reg<ap_uint<10> > 
Execute         preproc_iomode -model AXIvideo2MultiPixStream 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         preproc_iomode -model reg<unsigned short> 
Execute         get_model_list v_tpg -filter all-wo-channel 
INFO-FLOW: Model list for configure: {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Configuring Module : reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         apply_spec_resource_limit reg<unsigned short> 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream 
INFO-FLOW: Configuring Module : reg<ap_uint<10> > ...
Execute         set_default_model reg<ap_uint<10> > 
Execute         apply_spec_resource_limit reg<ap_uint<10> > 
INFO-FLOW: Configuring Module : reg<int> ...
Execute         set_default_model reg<int> 
Execute         apply_spec_resource_limit reg<int> 
INFO-FLOW: Configuring Module : tpgBackground_Pipeline_VITIS_LOOP_520_2 ...
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         apply_spec_resource_limit tpgBackground_Pipeline_VITIS_LOOP_520_2 
INFO-FLOW: Configuring Module : tpgBackground ...
Execute         set_default_model tpgBackground 
Execute         apply_spec_resource_limit tpgBackground 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo 
INFO-FLOW: Configuring Module : v_tpgHlsDataFlow ...
Execute         set_default_model v_tpgHlsDataFlow 
Execute         apply_spec_resource_limit v_tpgHlsDataFlow 
INFO-FLOW: Configuring Module : v_tpg ...
Execute         set_default_model v_tpg 
Execute         apply_spec_resource_limit v_tpg 
INFO-FLOW: Model list for preprocess: {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Preprocessing Module: reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         cdfg_preprocess -model reg<unsigned short> 
Execute         rtl_gen_preprocess reg<unsigned short> 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
INFO-FLOW: Preprocessing Module: reg<ap_uint<10> > ...
Execute         set_default_model reg<ap_uint<10> > 
Execute         cdfg_preprocess -model reg<ap_uint<10> > 
Execute         rtl_gen_preprocess reg<ap_uint<10> > 
INFO-FLOW: Preprocessing Module: reg<int> ...
Execute         set_default_model reg<int> 
Execute         cdfg_preprocess -model reg<int> 
Execute         rtl_gen_preprocess reg<int> 
INFO-FLOW: Preprocessing Module: tpgBackground_Pipeline_VITIS_LOOP_520_2 ...
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         cdfg_preprocess -model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         rtl_gen_preprocess tpgBackground_Pipeline_VITIS_LOOP_520_2 
INFO-FLOW: Preprocessing Module: tpgBackground ...
Execute         set_default_model tpgBackground 
Execute         cdfg_preprocess -model tpgBackground 
Execute         rtl_gen_preprocess tpgBackground 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
INFO-FLOW: Preprocessing Module: v_tpgHlsDataFlow ...
Execute         set_default_model v_tpgHlsDataFlow 
Execute         cdfg_preprocess -model v_tpgHlsDataFlow 
Execute         rtl_gen_preprocess v_tpgHlsDataFlow 
INFO-FLOW: Preprocessing Module: v_tpg ...
Execute         set_default_model v_tpg 
Execute         cdfg_preprocess -model v_tpg 
Execute         rtl_gen_preprocess v_tpg 
INFO-FLOW: Model list for synthesis: {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short> 
Execute         schedule -model reg<unsigned short> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 984.938 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>.
Execute         set_default_model reg<unsigned short> 
Execute         bind -model reg<unsigned short> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 984.938 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 985.145 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 985.145 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 985.715 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_width.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 985.715 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 986.180 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 986.180 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         schedule -model AXIvideo2MultiPixStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 986.770 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         bind -model AXIvideo2MultiPixStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.770 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<ap_uint<10> > 
Execute         schedule -model reg<ap_uint<10> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 987.055 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<ap_uint<10> >.
Execute         set_default_model reg<ap_uint<10> > 
Execute         bind -model reg<ap_uint<10> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 987.055 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.bind.adb -f 
INFO-FLOW: Finish binding reg<ap_uint<10> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<int> 
Execute         schedule -model reg<int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 987.250 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<int>.
Execute         set_default_model reg<int> 
Execute         bind -model reg<int> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 987.250 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.bind.adb -f 
INFO-FLOW: Finish binding reg<int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         schedule -model tpgBackground_Pipeline_VITIS_LOOP_520_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1259_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1244)
   b  constant 4194283
   c  'mul' operation ('mul_ln1259', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1259)
  DSP Expression: add_ln1259_1 = mul_ln1259 + zext_ln1257_2 * 4194283
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1259) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1240)
   b  constant 16777109
  DSP Expression: mul_ln1259 = zext_ln1257_1 * 16777109
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1240)
   b  constant 16777131
   c  'add' operation ('add_ln1258', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1258)
  DSP Expression: add_ln1258_1 = zext_ln1257_1 * 16777131 + sext_ln1258
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1236)
   b  constant 8388565
   c  constant 131200
  DSP Expression: add_ln1258 = zext_ln1257 * 8388565 + 131200
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1240)
   b  constant 150
   c  'add' operation ('add_ln1257', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1257)
  DSP Expression: add_ln1257_1 = zext_ln1257_1 * 150 + zext_ln1257_5
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1236)
   b  constant 77
   c  constant 16512
  DSP Expression: add_ln1257 = zext_ln1257 * 77 + 16512
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1244)
   b  constant 29
  DSP Expression: mul_ln1257_2 = zext_ln1257_3 * 29
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1244) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 3277
   b  'add' operation ('add_ln1244', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1244)
  DSP Expression: mul_ln1244 = zext_ln1244_1 * 3277
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1240) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 3277
   b  'add' operation ('add_ln1240', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1240)
  DSP Expression: mul_ln1240 = zext_ln1240_1 * 3277
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1236) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 3277
   b  'load' operation ('x', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:691) on local variable 'x'
  DSP Expression: mul_ln1236 = zext_ln1236_1 * 3277
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1311) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('tpgSinTableArray_load', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1310) on array 'tpgSinTableArray'
   b  constant 221
  DSP Expression: mul_ln1311 = sext_ln1310 * 221
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read operation ('Zplate_Hor_Control_Delta_read') on port 'Zplate_Hor_Control_Delta'
   b  'call' operation ('tmp_5', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1302) to 'reg<int>'
   c  'add' operation ('add_ln1306_1', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1306)
  DSP Expression: add_ln1306 = add_ln1306_1 + Zplate_Hor_Control_Delta_read * tmp_5
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation ('x', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:691) on local variable 'x'
   d  'load' operation ('x', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:691) on local variable 'x'
  DSP Expression: mul_ln1302 = (zext_ln1302 + 131071) * zext_ln1302
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 8 to 16 with current asap = 8, alap = 16
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 15 to 17 with current asap = 15, alap = 17
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 11 with current asap = 0, alap = 11
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 10 with current asap = 0, alap = 10
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 10 with current asap = 0, alap = 10
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'VITIS_LOOP_520_2'
WARNING: [HLS 200-871] Estimated clock period (3.392ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' consists of the following:	'alloca' operation ('x') [137]  (0 ns)
	'load' operation ('x', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:691) on local variable 'x' [214]  (0 ns)
	'add' operation of DSP[880] ('add_ln1302', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1302) [879]  (2.4 ns)
	'mul' operation of DSP[880] ('mul_ln1302', /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1302) [880]  (0.996 ns)

INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 997.688 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.sched.adb -f 
INFO-FLOW: Finish scheduling tpgBackground_Pipeline_VITIS_LOOP_520_2.
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         bind -model tpgBackground_Pipeline_VITIS_LOOP_520_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 997.688 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.bind.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish binding tpgBackground_Pipeline_VITIS_LOOP_520_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgBackground 
Execute         schedule -model tpgBackground 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 998.500 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.sched.adb -f 
INFO-FLOW: Finish scheduling tpgBackground.
Execute         set_default_model tpgBackground 
Execute         bind -model tpgBackground 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 998.500 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.bind.adb -f 
INFO-FLOW: Finish binding tpgBackground.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         schedule -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_936_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_936_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 999.230 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         bind -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 999.230 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         schedule -model MultiPixStream2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 999.828 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo.
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         bind -model MultiPixStream2AXIvideo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 999.828 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_tpgHlsDataFlow 
Execute         schedule -model v_tpgHlsDataFlow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 999.828 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.sched.adb -f 
INFO-FLOW: Finish scheduling v_tpgHlsDataFlow.
Execute         set_default_model v_tpgHlsDataFlow 
Execute         bind -model v_tpgHlsDataFlow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 999.984 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.bind.adb -f 
INFO-FLOW: Finish binding v_tpgHlsDataFlow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_tpg 
Execute         schedule -model v_tpg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1001.219 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.sched.adb -f 
INFO-FLOW: Finish scheduling v_tpg.
Execute         set_default_model v_tpg 
Execute         bind -model v_tpg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1001.312 MB.
Execute         syn_report -verbosereport -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.bind.adb -f 
INFO-FLOW: Finish binding v_tpg.
Execute         get_model_list v_tpg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess reg<unsigned short> 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess reg<ap_uint<10> > 
Execute         rtl_gen_preprocess reg<int> 
Execute         rtl_gen_preprocess tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         rtl_gen_preprocess tpgBackground 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess v_tpgHlsDataFlow 
Execute         rtl_gen_preprocess v_tpg 
INFO-FLOW: Model list for RTL generation: {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<unsigned short> -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1001.453 MB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s 
Execute         syn_report -csynth -model reg<unsigned short> -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/reg_unsigned_short_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model reg<unsigned short> -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/reg_unsigned_short_s_csynth.xml 
Execute         syn_report -verbosereport -model reg<unsigned short> -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model reg<unsigned short> -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.adb 
Execute         db_write -model reg<unsigned short> -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short> -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1001.816 MB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.xml 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_width -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1002.605 MB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_width -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_width -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.xml 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_width -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_width -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1003.664 MB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.xml 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1004.688 MB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.xml 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model AXIvideo2MultiPixStream -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.adb 
Execute         db_write -model AXIvideo2MultiPixStream -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<ap_uint<10> > -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1005.840 MB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<ap_uint<10> > -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_reg_ap_uint_10_s 
Execute         gen_rtl reg<ap_uint<10> > -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s 
Execute         syn_report -csynth -model reg<ap_uint<10> > -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/reg_ap_uint_10_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model reg<ap_uint<10> > -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/reg_ap_uint_10_s_csynth.xml 
Execute         syn_report -verbosereport -model reg<ap_uint<10> > -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model reg<ap_uint<10> > -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.adb 
Execute         db_write -model reg<ap_uint<10> > -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<ap_uint<10> > -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<int> -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1006.031 MB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<int> -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_reg_int_s 
Execute         gen_rtl reg<int> -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_reg_int_s 
Execute         syn_report -csynth -model reg<int> -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/reg_int_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model reg<int> -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/reg_int_s_csynth.xml 
Execute         syn_report -verbosereport -model reg<int> -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model reg<int> -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.adb 
Execute         db_write -model reg<int> -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<int> -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgBackground_Pipeline_VITIS_LOOP_520_2 -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'xBar_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' pipeline 'VITIS_LOOP_520_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_520_2' in module 'tpgBackground_Pipeline_VITIS_LOOP_520_2'. Estimated max control fanout for pipeline is 10169.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7ns_15ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7s_18ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8ns_23ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_5ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_8ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_4ns_3_15_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_520_2'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1017.637 MB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgBackground_Pipeline_VITIS_LOOP_520_2 -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         gen_rtl tpgBackground_Pipeline_VITIS_LOOP_520_2 -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         syn_report -csynth -model tpgBackground_Pipeline_VITIS_LOOP_520_2 -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/tpgBackground_Pipeline_VITIS_LOOP_520_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model tpgBackground_Pipeline_VITIS_LOOP_520_2 -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/tpgBackground_Pipeline_VITIS_LOOP_520_2_csynth.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model tpgBackground_Pipeline_VITIS_LOOP_520_2 -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.49 sec.
Execute         db_write -model tpgBackground_Pipeline_VITIS_LOOP_520_2 -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.adb 
Command         db_write done; 0.23 sec.
Execute         db_write -model tpgBackground_Pipeline_VITIS_LOOP_520_2 -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgBackground_Pipeline_VITIS_LOOP_520_2 -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgBackground -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.008 GB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgBackground -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_tpgBackground 
Execute         gen_rtl tpgBackground -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_tpgBackground 
Execute         syn_report -csynth -model tpgBackground -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/tpgBackground_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model tpgBackground -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/tpgBackground_csynth.xml 
Execute         syn_report -verbosereport -model tpgBackground -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.32 sec.
Execute         db_write -model tpgBackground -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.adb 
Execute         db_write -model tpgBackground -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgBackground -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.011 GB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_csynth.xml 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.adb 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.012 GB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.xml 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model MultiPixStream2AXIvideo -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.adb 
Execute         db_write -model MultiPixStream2AXIvideo -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_tpgHlsDataFlow -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_U(design_1_v_tpg_0_0_fifo_w30_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(design_1_v_tpg_0_0_fifo_w30_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.014 GB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_tpgHlsDataFlow -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow 
Execute         gen_rtl v_tpgHlsDataFlow -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow 
Execute         syn_report -csynth -model v_tpgHlsDataFlow -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/v_tpgHlsDataFlow_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model v_tpgHlsDataFlow -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/v_tpgHlsDataFlow_csynth.xml 
Execute         syn_report -verbosereport -model v_tpgHlsDataFlow -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.34 sec.
Execute         db_write -model v_tpgHlsDataFlow -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.adb 
Execute         db_write -model v_tpgHlsDataFlow -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_tpgHlsDataFlow -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_tpg -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/enableInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'enableInput', 'passthruStartX', 'passthruStartY', 'passthruEndX', 'passthruEndY', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.016 GB.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_tpg -istop -style xilinx -f -lang vhdl -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/vhdl/design_1_v_tpg_0_0_v_tpg 
Execute         gen_rtl v_tpg -istop -style xilinx -f -lang vlog -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/verilog/design_1_v_tpg_0_0_v_tpg 
Execute         syn_report -csynth -model v_tpg -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/v_tpg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model v_tpg -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/v_tpg_csynth.xml 
Execute         syn_report -verbosereport -model v_tpg -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.35 sec.
Execute         db_write -model v_tpg -f -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.adb 
Execute         db_write -model v_tpg -bindview -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_tpg -p /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg 
Execute         export_constraint_db -f -tool general -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute         syn_report -designview -model v_tpg -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.design.xml 
Command         syn_report done; 0.37 sec.
Execute         syn_report -csynthDesign -model v_tpg -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model v_tpg -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model v_tpg -o /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.protoinst 
Execute         sc_get_clocks v_tpg 
Execute         sc_get_portdomain v_tpg 
INFO-FLOW: Model list for RTL component generation: {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Handling components in module [reg_unsigned_short_s] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_width] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO-FLOW: Handling components in module [reg_ap_uint_10_s] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
INFO-FLOW: Handling components in module [reg_int_s] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.compgen.tcl 
INFO-FLOW: Handling components in module [tpgBackground_Pipeline_VITIS_LOOP_520_2] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mux_53_32_1_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mux_53_32_1_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mux_32_10_1_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mux_32_10_1_1
INFO-FLOW: Found component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_frp_fifoout.
INFO-FLOW: Append model design_1_v_tpg_0_0_frp_fifoout
INFO-FLOW: Found component design_1_v_tpg_0_0_frp_pipeline_valid.
INFO-FLOW: Append model design_1_v_tpg_0_0_frp_pipeline_valid
INFO-FLOW: Found component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tpgBackground] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [v_tpgHlsDataFlow] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w30_d21_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w30_d21_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w30_d16_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w30_d16_S
INFO-FLOW: Found component design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.
INFO-FLOW: Append model design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: Handling components in module [v_tpg] ... 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_CTRL_s_axi.
INFO-FLOW: Append model design_1_v_tpg_0_0_CTRL_s_axi
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Append model reg_unsigned_short_s
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Append model AXIvideo2MultiPixStream
INFO-FLOW: Append model reg_ap_uint_10_s
INFO-FLOW: Append model reg_int_s
INFO-FLOW: Append model tpgBackground_Pipeline_VITIS_LOOP_520_2
INFO-FLOW: Append model tpgBackground
INFO-FLOW: Append model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
INFO-FLOW: Append model MultiPixStream2AXIvideo
INFO-FLOW: Append model v_tpgHlsDataFlow
INFO-FLOW: Append model v_tpg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 design_1_v_tpg_0_0_mux_53_32_1_1 design_1_v_tpg_0_0_mux_32_10_1_1 design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1 design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1 design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1 design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1 design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R design_1_v_tpg_0_0_frp_fifoout design_1_v_tpg_0_0_frp_pipeline_valid design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init design_1_v_tpg_0_0_fifo_w30_d21_S design_1_v_tpg_0_0_fifo_w30_d16_S design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 design_1_v_tpg_0_0_CTRL_s_axi design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both reg_unsigned_short_s AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream reg_ap_uint_10_s reg_int_s tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Generating /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mux_53_32_1_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mux_32_10_1_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_frp_fifoout
INFO-FLOW: To file: write model design_1_v_tpg_0_0_frp_pipeline_valid
INFO-FLOW: To file: write model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w30_d21_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w30_d16_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: To file: write model design_1_v_tpg_0_0_CTRL_s_axi
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model reg_unsigned_short_s
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: To file: write model AXIvideo2MultiPixStream
INFO-FLOW: To file: write model reg_ap_uint_10_s
INFO-FLOW: To file: write model reg_int_s
INFO-FLOW: To file: write model tpgBackground_Pipeline_VITIS_LOOP_520_2
INFO-FLOW: To file: write model tpgBackground
INFO-FLOW: To file: write model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
INFO-FLOW: To file: write model MultiPixStream2AXIvideo
INFO-FLOW: To file: write model v_tpgHlsDataFlow
INFO-FLOW: To file: write model v_tpg
INFO-FLOW: Generating /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/vhdl' dstVlogDir='/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/vlog' tclDir='/home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db' modelList='design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
design_1_v_tpg_0_0_mux_53_32_1_1
design_1_v_tpg_0_0_mux_32_10_1_1
design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1
design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
design_1_v_tpg_0_0_frp_fifoout
design_1_v_tpg_0_0_frp_pipeline_valid
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_fifo_w30_d21_S
design_1_v_tpg_0_0_fifo_w30_d16_S
design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_tpg_0_0_CTRL_s_axi
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
reg_ap_uint_10_s
reg_int_s
tpgBackground_Pipeline_VITIS_LOOP_520_2
tpgBackground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' expOnly='0'
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command         ap_source done; 0.33 sec.
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
Execute           source ./design_1_v_tpg_0_0_CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.018 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='design_1_v_tpg_0_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_s
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: No bind nodes found for module_name reg_ap_uint_10_s
INFO-FLOW: No bind nodes found for module_name reg_int_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/pawsooon/Vivado/tor_wizyjny/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
design_1_v_tpg_0_0_mux_53_32_1_1
design_1_v_tpg_0_0_mux_32_10_1_1
design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1
design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
design_1_v_tpg_0_0_frp_fifoout
design_1_v_tpg_0_0_frp_pipeline_valid
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_fifo_w30_d21_S
design_1_v_tpg_0_0_fifo_w30_d16_S
design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_tpg_0_0_CTRL_s_axi
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
reg_ap_uint_10_s
reg_int_s
tpgBackground_Pipeline_VITIS_LOOP_520_2
tpgBackground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute         sc_get_clocks v_tpg 
Execute         source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} MODULE v_tpg LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST v_tpg MODULE2INSTS {v_tpg v_tpg reg_unsigned_short_s {grp_reg_unsigned_short_s_fu_537 grp_reg_unsigned_short_s_fu_253 grp_reg_unsigned_short_s_fu_259} v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_339 AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227 tpgBackground tpgBackground_U0 tpgBackground_Pipeline_VITIS_LOOP_520_2 grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504 reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_2159 reg_int_s grp_reg_int_s_fu_2649 MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155} INST2MODULE {v_tpg v_tpg grp_reg_unsigned_short_s_fu_537 reg_unsigned_short_s grp_v_tpgHlsDataFlow_fu_339 v_tpgHlsDataFlow AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream grp_reg_unsigned_short_s_fu_253 reg_unsigned_short_s grp_reg_unsigned_short_s_fu_259 reg_unsigned_short_s grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol tpgBackground_U0 tpgBackground grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504 tpgBackground_Pipeline_VITIS_LOOP_520_2 grp_reg_ap_uint_10_s_fu_2159 reg_ap_uint_10_s grp_reg_int_s_fu_2649 reg_int_s MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2} INSTDATA {v_tpg {DEPTH 1 CHILDREN {grp_reg_unsigned_short_s_fu_537 grp_v_tpgHlsDataFlow_fu_339}} grp_reg_unsigned_short_s_fu_537 {DEPTH 2 CHILDREN {}} grp_v_tpgHlsDataFlow_fu_339 {DEPTH 2 CHILDREN {AXIvideo2MultiPixStream_U0 tpgBackground_U0 MultiPixStream2AXIvideo_U0}} AXIvideo2MultiPixStream_U0 {DEPTH 3 CHILDREN {grp_reg_unsigned_short_s_fu_253 grp_reg_unsigned_short_s_fu_259 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179 grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227}} grp_reg_unsigned_short_s_fu_253 {DEPTH 4 CHILDREN {}} grp_reg_unsigned_short_s_fu_259 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_179 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227 {DEPTH 4 CHILDREN {}} tpgBackground_U0 {DEPTH 3 CHILDREN grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504} grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504 {DEPTH 4 CHILDREN {grp_reg_ap_uint_10_s_fu_2159 grp_reg_int_s_fu_2649}} grp_reg_ap_uint_10_s_fu_2159 {DEPTH 5 CHILDREN {}} grp_reg_int_s_fu_2649 {DEPTH 5 CHILDREN {}} MultiPixStream2AXIvideo_U0 {DEPTH 3 CHILDREN grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155} grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155 {DEPTH 4 CHILDREN {}}} MODULEDATA {AXIvideo2MultiPixStream_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_223_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:805 VARIABLE j_4 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_315_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:800 VARIABLE i_4 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tpgBackground_Pipeline_VITIS_LOOP_520_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln520_fu_2087_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:520 VARIABLE add_ln520 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_2705_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_2_fu_2329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln841_fu_3192_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1730_fu_3208_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1730 VARIABLE add_ln1730 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_6_fu_3230_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_6 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rampVal_2_new_1_out SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1664 VARIABLE add_ln1664 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1530_fu_3256_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1530 VARIABLE add_ln1530 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_1_fu_2365_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln841_1_fu_2386_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE sub_ln841_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1548_fu_3288_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1548 VARIABLE add_ln1548 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_5_fu_2397_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_5 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1500_fu_4337_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1500 VARIABLE add_ln1500 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_12ns_23_4_1_U61 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1236 VARIABLE mul_ln1236 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1236_fu_2832_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1236 VARIABLE add_ln1236 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1236_1_fu_2944_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1236 VARIABLE add_ln1236_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2153_p0 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1240 VARIABLE add_ln1240 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_12ns_23_4_1_U62 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1240 VARIABLE mul_ln1240 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1240_1_fu_2898_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1240 VARIABLE add_ln1240_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1240_2_fu_2970_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1240 VARIABLE add_ln1240_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2414_p0 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1244 VARIABLE add_ln1244 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_12ns_23_4_1_U63 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1244 VARIABLE mul_ln1244 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1244_1_fu_3034_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1244 VARIABLE add_ln1244_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1244_2_fu_3104_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1244 VARIABLE add_ln1244_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_7ns_15ns_23_4_1_U64 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE mul_ln1257 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_8ns_23ns_24_4_1_U67 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE mul_ln1257_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_5ns_21_4_1_U71 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE mul_ln1257_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_7ns_15ns_23_4_1_U64 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE add_ln1257 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_8ns_23ns_24_4_1_U67 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE add_ln1257_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1257_2_fu_4382_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE add_ln1257_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1257_3_fu_4388_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE add_ln1257_3 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_7s_18ns_23_4_1_U65 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1258 VARIABLE mul_ln1258 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_8s_23s_24_4_1_U68 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1258 VARIABLE mul_ln1258_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_7s_18ns_23_4_1_U65 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1258 VARIABLE add_ln1258 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_8s_23s_24_4_1_U68 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1258 VARIABLE add_ln1258_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1258_2_fu_3708_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1258 VARIABLE add_ln1258_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_8s_24_4_1_U66 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1259 VARIABLE mul_ln1259 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_6s_24s_24_4_1_U69 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1259 VARIABLE mul_ln1259_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1259_fu_3735_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1259 VARIABLE add_ln1259 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_6s_24s_24_4_1_U69 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1259 VARIABLE add_ln1259_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1259_2_fu_3748_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1259 VARIABLE add_ln1259_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_3_fu_2438_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_3 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln841_2_fu_2490_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE sub_ln841_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_7_fu_2508_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_7 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1348_fu_3327_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1348 VARIABLE add_ln1348 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_2544_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln841_fu_2565_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE sub_ln841 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1367_fu_3363_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1367 VARIABLE add_ln1367 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_4_fu_2576_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_4 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1296_fu_2668_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1296 VARIABLE add_ln1296 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1298_fu_2680_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1298 VARIABLE add_ln1298 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16ns_1s_16ns_17_4_1_U59 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE add_ln1302 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16ns_1s_16ns_17_4_1_U59 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE mul_ln1302 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U60 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE mul_ln1302_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4800_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1306 VARIABLE add_ln1306_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U60 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1306 VARIABLE add_ln1306 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_20s_8ns_28_4_1_U70 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1311 VARIABLE mul_ln1311 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1311_fu_3819_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1311 VARIABLE sub_ln1311 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1311_1_fu_4553_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1311 VARIABLE sub_ln1311_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME outpix_val_V_56_fu_4575_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1314 VARIABLE outpix_val_V_56 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_2596_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_2607_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln186_fu_2613_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE sub_ln186 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1212_fu_3522_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1212 VARIABLE add_ln1212 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1056_fu_3882_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1056 VARIABLE add_ln1056 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1039_fu_4675_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1039 VARIABLE add_ln1039 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME redYuv_U SOURCE {} VARIABLE redYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME grnYuv_U SOURCE {} VARIABLE grnYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME bluYuv_U SOURCE {} VARIABLE bluYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME blkYuv_U SOURCE {} VARIABLE blkYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME whiYuv_U SOURCE {} VARIABLE whiYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelRgb_r_U SOURCE {} VARIABLE tpgBarSelRgb_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelYuv_y_U SOURCE {} VARIABLE tpgBarSelYuv_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelRgb_g_U SOURCE {} VARIABLE tpgBarSelRgb_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelYuv_u_U SOURCE {} VARIABLE tpgBarSelYuv_u LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelYuv_v_U SOURCE {} VARIABLE tpgBarSelYuv_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelRgb_b_U SOURCE {} VARIABLE tpgBarSelRgb_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgSinTableArray_U SOURCE {} VARIABLE tpgSinTableArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgTartanBarArray_U SOURCE {} VARIABLE tpgTartanBarArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME whiYuv_1_U SOURCE {} VARIABLE whiYuv_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME blkYuv_1_U SOURCE {} VARIABLE blkYuv_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_0_U SOURCE {} VARIABLE tpgSinTableArray_9bit_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_1_U SOURCE {} VARIABLE tpgSinTableArray_9bit_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_2_U SOURCE {} VARIABLE tpgSinTableArray_9bit_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_3_U SOURCE {} VARIABLE tpgSinTableArray_9bit_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_4_U SOURCE {} VARIABLE tpgSinTableArray_9bit_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgCheckerBoardArray_U SOURCE {} VARIABLE tpgCheckerBoardArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_VESA_r_U SOURCE {} VARIABLE DPtpgBarSelRgb_VESA_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_VESA_g_U SOURCE {} VARIABLE DPtpgBarSelRgb_VESA_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_VESA_b_U SOURCE {} VARIABLE DPtpgBarSelRgb_VESA_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarArray_U SOURCE {} VARIABLE DPtpgBarArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_CEA_r_U SOURCE {} VARIABLE DPtpgBarSelRgb_CEA_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_CEA_g_U SOURCE {} VARIABLE DPtpgBarSelRgb_CEA_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_CEA_b_U SOURCE {} VARIABLE DPtpgBarSelRgb_CEA_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_601_y_U SOURCE {} VARIABLE DPtpgBarSelYuv_601_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_601_v_U SOURCE {} VARIABLE DPtpgBarSelYuv_601_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_601_u_U SOURCE {} VARIABLE DPtpgBarSelYuv_601_u LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_709_y_U SOURCE {} VARIABLE DPtpgBarSelYuv_709_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_709_v_U SOURCE {} VARIABLE DPtpgBarSelYuv_709_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_709_u_U SOURCE {} VARIABLE DPtpgBarSelYuv_709_u LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 13 BRAM 13 URAM 0}} tpgBackground {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add2_i_fu_790_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:506 VARIABLE add2_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME barWidthMinSamples_fu_806_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:506 VARIABLE barWidthMinSamples LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add5_i_fu_820_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:505 VARIABLE add5_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_fu_842_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:506 VARIABLE add_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i_i_fu_872_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:505 VARIABLE sub_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub40_i_fu_878_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:506 VARIABLE sub40_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1404_fu_884_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1404 VARIABLE add_ln1404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln518_fu_1083_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:518 VARIABLE add_ln518 LOOP VITIS_LOOP_518_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1488_fu_1217_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:1488 VARIABLE add_ln1488 LOOP VITIS_LOOP_518_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln705_fu_1126_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:705 VARIABLE add_ln705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 13 BRAM 13 URAM 0}} MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_220_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:936 VARIABLE j_2 LOOP VITIS_LOOP_936_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:960 VARIABLE add_ln960 LOOP VITIS_LOOP_936_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_199_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:883 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_279_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:934 VARIABLE i_2 LOOP VITIS_LOOP_934_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_tpgHlsDataFlow {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcYUV_U SOURCE {} VARIABLE srcYUV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ovrlayYUV_U SOURCE {} VARIABLE ovrlayYUV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 13 BRAM 13 URAM 0}} v_tpg {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln457_fu_553_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:457 VARIABLE add_ln457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln462_fu_585_p2 SOURCE /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.cpp:462 VARIABLE add_ln462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 13 BRAM 13 URAM 0}} reg_unsigned_short_s {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol {AREA {DSP 0 BRAM 0 URAM 0}} reg_ap_uint_10_s {AREA {DSP 0 BRAM 0 URAM 0}} reg_int_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.029 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_0_.
Execute         syn_report -model v_tpg -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
Command       autosyn done; 10.7 sec.
Command     csynth_design done; 39.5 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 37.53 seconds. CPU system time: 1.83 seconds. Elapsed time: 39.5 seconds; current allocated memory: 307.039 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.com -library ip -version 8.2
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=v_tpg xml_exists=0
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to design_1_v_tpg_0_0_v_tpg
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=42
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=80 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
design_1_v_tpg_0_0_mux_53_32_1_1
design_1_v_tpg_0_0_mux_32_10_1_1
design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1
design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
design_1_v_tpg_0_0_frp_fifoout
design_1_v_tpg_0_0_frp_pipeline_valid
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_fifo_w30_d21_S
design_1_v_tpg_0_0_fifo_w30_d16_S
design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_tpg_0_0_CTRL_s_axi
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
reg_ap_uint_10_s
reg_int_s
tpgBackground_Pipeline_VITIS_LOOP_520_2
tpgBackground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_ap_uint_10_s.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/reg_int_s.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/tpgBackground.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpgHlsDataFlow.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute       sc_get_clocks v_tpg 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to design_1_v_tpg_0_0_v_tpg
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 8_2 /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=v_tpg
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pawsooon/Vivado/tor_wizyjny/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/pawsooon/Vivado/tor_wizyjny/prj/sol/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/pawsooon/Vivado/tor_wizyjny/prj/sol/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
Command     export_design done; 13.2 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 10.32 seconds. CPU system time: 0.66 seconds. Elapsed time: 13.2 seconds; current allocated memory: 6.723 MB.
Execute     cleanup_all 
