#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep 14 19:25:06 2020
# Process ID: 11444
# Current directory: D:/Projects/Xilinx/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7868 D:\Projects\Xilinx\CPU\CPU.xpr
# Log file: D:/Projects/Xilinx/CPU/vivado.log
# Journal file: D:/Projects/Xilinx/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Xilinx/CPU/CPU.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source alu_tb.tcl
run all
close_sim
synth_design -rtl -name rtl_1
close [ open D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/program_counter.vhd w ]
add_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/program_counter.vhd
update_compile_order -fileset sources_1
refresh_design
close_design
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/program_counter.vhd] -no_script -reset -force -quiet
remove_files  D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/program_counter.vhd
file delete -force D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/program_counter.vhd
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name program_counter -dir d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {program_counter} CONFIG.CE {true} CONFIG.Load {true}] [get_ips program_counter]
generate_target {instantiation_template} [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci]
catch { config_ip_cache -export [get_ips -all program_counter] }
export_ip_user_files -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci]
launch_runs -jobs 2 program_counter_synth_1
wait_on_run program_counter_synth_1
export_simulation -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci] -directory D:/Projects/Xilinx/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/program_counter_tb.vhd w ]
add_files -fileset sim_1 D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/program_counter_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
source alu_tb.tcl
close_sim
launch_simulation
source alu_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_program_counter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb_program_counter.tcl
run all
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
open_run synth_1 -name synth_1
synth_design -rtl -name rtl_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram -dir d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram} CONFIG.Write_Depth_A {65536} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {false}] [get_ips bram]
generate_target {instantiation_template} [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci]
generate_target all [get_files  d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci]
catch { config_ip_cache -export [get_ips -all bram] }
export_ip_user_files -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci]
launch_runs -jobs 2 bram_synth_1
wait_on_run bram_synth_1
export_simulation -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci] -directory D:/Projects/Xilinx/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_design
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_tb.vhd w ]
add_files -fileset sim_1 D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_bram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close [ open D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd w ]
add_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_wrapper_tb.vhd w ]
add_files -fileset sim_1 D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_wrapper_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_bram_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_bram_wrapper.tcl
run all
relaunch_sim
relaunch_sim
run all
close_sim
set_property -dict [list CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {false}] [get_ips bram]
generate_target all [get_files  d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci]
catch { config_ip_cache -export [get_ips -all bram] }
export_ip_user_files -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci] -no_script -sync -force -quiet
reset_run bram_synth_1
launch_runs -jobs 2 bram_synth_1
wait_on_run bram_synth_1
export_simulation -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci] -directory D:/Projects/Xilinx/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
synth_design -rtl -name rtl_1
