{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "MainDesign_TexSample_0_1",
    "cell_name": "TexSample_0",
    "component_reference": "xilinx.com:module_ref:TexSample:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign/ip/MainDesign_TexSample_0_1",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "MainDesign_TexSample_0_1", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintexuplus", "resolve_type": "generated", "usage": "all" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:kcu116:part0:1.5", "resolve_type": "generated", "usage": "all" } ],
        "BOARD_CONNECTIONS": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "DEVICE": [ { "value": "xcku5p", "resolve_type": "generated", "usage": "all" } ],
        "PACKAGE": [ { "value": "ffvb676", "resolve_type": "generated", "usage": "all" } ],
        "PREFHDL": [ { "value": "VHDL", "resolve_type": "generated", "usage": "all" } ],
        "SILICON_REVISION": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "VHDL", "resolve_type": "generated", "usage": "all" } ],
        "SPEEDGRADE": [ { "value": "-2", "resolve_type": "generated", "usage": "all" } ],
        "STATIC_POWER": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "TEMPERATURE_GRADE": [ { "value": "E", "resolve_type": "generated", "usage": "all" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign/ip/MainDesign_TexSample_0_1" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2025.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "INTERP_InFIFO_rd_data": [ { "direction": "in", "size_left": "95", "size_right": "0", "driver_value": "0" } ],
        "INTERP_InFIFO_empty": [ { "direction": "in", "driver_value": "1" } ],
        "INTERP_InFIFO_almost_empty": [ { "direction": "in", "driver_value": "1" } ],
        "INTERP_InFIFO_rd_en": [ { "direction": "out", "driver_value": "0x0" } ],
        "MEM_TexSampReadRequestsFIFO_wr_data": [ { "direction": "out", "size_left": "29", "size_right": "0", "driver_value": "0" } ],
        "MEM_TexSampReadRequestsFIFO_full": [ { "direction": "in", "driver_value": "0" } ],
        "MEM_TexSampReadRequestsFIFO_wr_en": [ { "direction": "out", "driver_value": "0x0" } ],
        "MEM_TexSampReadResponsesFIFO_rd_data": [ { "direction": "in", "size_left": "255", "size_right": "0", "driver_value": "0" } ],
        "MEM_TexSampReadResponsesFIFO_empty": [ { "direction": "in", "driver_value": "1" } ],
        "MEM_TexSampReadResponsesFIFO_almost_empty": [ { "direction": "in", "driver_value": "1" } ],
        "MEM_TexSampReadResponsesFIFO_rd_en": [ { "direction": "out", "driver_value": "0x0" } ],
        "STATE_StateBitsAtDrawID": [ { "direction": "in", "size_left": "73", "size_right": "0" } ],
        "STATE_NextDrawID": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "STATE_StateIsValid": [ { "direction": "in" } ],
        "STATE_ConsumeStateSlot": [ { "direction": "out", "driver_value": "0x0" } ],
        "TexCache_addra": [ { "direction": "out", "size_left": "13", "size_right": "0", "driver_value": "0" } ],
        "TexCache_dina": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "TexCache_douta": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "TexCache_ena": [ { "direction": "out", "driver_value": "0x0" } ],
        "TexCache_clk": [ { "direction": "out", "driver_value": "0x0" } ],
        "TexCache_wea": [ { "direction": "out", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "CMD_TexSampleIsIdle": [ { "direction": "out", "driver_value": "0x0" } ],
        "ROP_OutFIFO_wr_data": [ { "direction": "out", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "ROP_OutFIFO_full": [ { "direction": "in", "driver_value": "0" } ],
        "ROP_OutFIFO_wr_en": [ { "direction": "out", "driver_value": "0x0" } ],
        "STAT_CyclesIdle": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "STAT_CyclesSpentWorking": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "STAT_CyclesWaitingForOutput": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "STAT_CyclesWaitingCacheLoad": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "STAT_CurrentDrawEventID": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "DBG_TexSample_State": [ { "direction": "out", "size_left": "5", "size_right": "0", "driver_value": "0" } ],
        "DBG_TexCache_douta": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "DBG_TexCache_dina": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "DBG_TexCache_addra": [ { "direction": "out", "size_left": "13", "size_right": "0", "driver_value": "0" } ],
        "DBG_texCacheReadTexelsCount": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "DBG_Message": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "DBG_MessageData": [ { "direction": "out", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "DBG_NewMessage": [ { "direction": "out", "driver_value": "0x0" } ]
      },
      "interfaces": {
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "333250000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "ASSOCIATED_BUSIF": [ { "value": "TexSampReadRequestsFIFO:TexSampReadResponses:INTERP_IN_FIFO:ROP_OUT_FIFO:TexCache", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.00", "value_src": "constant_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        },
        "INTERP_IN_FIFO": {
          "vlnv": "xilinx.com:interface:fifo_read:1.0",
          "abstraction_type": "xilinx.com:interface:fifo_read_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "RD_DATA": [ { "physical_name": "INTERP_InFIFO_rd_data" } ],
            "RD_EN": [ { "physical_name": "INTERP_InFIFO_rd_en" } ],
            "EMPTY": [ { "physical_name": "INTERP_InFIFO_empty" } ],
            "ALMOST_EMPTY": [ { "physical_name": "INTERP_InFIFO_almost_empty" } ]
          }
        },
        "TexSampReadRequestsFIFO": {
          "vlnv": "xilinx.com:interface:fifo_write:1.0",
          "abstraction_type": "xilinx.com:interface:fifo_write_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "WR_DATA": [ { "physical_name": "MEM_TexSampReadRequestsFIFO_wr_data" } ],
            "WR_EN": [ { "physical_name": "MEM_TexSampReadRequestsFIFO_wr_en" } ],
            "FULL": [ { "physical_name": "MEM_TexSampReadRequestsFIFO_full" } ]
          }
        },
        "TexSampReadResponses": {
          "vlnv": "xilinx.com:interface:fifo_read:1.0",
          "abstraction_type": "xilinx.com:interface:fifo_read_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "RD_DATA": [ { "physical_name": "MEM_TexSampReadResponsesFIFO_rd_data" } ],
            "RD_EN": [ { "physical_name": "MEM_TexSampReadResponsesFIFO_rd_en" } ],
            "EMPTY": [ { "physical_name": "MEM_TexSampReadResponsesFIFO_empty" } ],
            "ALMOST_EMPTY": [ { "physical_name": "MEM_TexSampReadResponsesFIFO_almost_empty" } ]
          }
        },
        "TexCache": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "333250000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "TexCache_ena" } ],
            "DOUT": [ { "physical_name": "TexCache_douta" } ],
            "DIN": [ { "physical_name": "TexCache_dina" } ],
            "WE": [ { "physical_name": "TexCache_wea" } ],
            "ADDR": [ { "physical_name": "TexCache_addra" } ],
            "CLK": [ { "physical_name": "TexCache_clk" } ]
          }
        },
        "ROP_OUT_FIFO": {
          "vlnv": "xilinx.com:interface:fifo_write:1.0",
          "abstraction_type": "xilinx.com:interface:fifo_write_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "WR_DATA": [ { "physical_name": "ROP_OutFIFO_wr_data" } ],
            "WR_EN": [ { "physical_name": "ROP_OutFIFO_wr_en" } ],
            "FULL": [ { "physical_name": "ROP_OutFIFO_full" } ]
          }
        }
      }
    }
  },
  "checksum": "00afe54d"
}