verilog work "gate_logic.v"
