module last(a,b,c);

input a,b;
output [1:0]c;
reg [1:0]c;

always@(a,b)

begin

if((a==0)&&(b==0))
c = 2'b00;
else if((a==1)&&(b==1))
c = 2'b11;
else
c = 2'b01;

end 
endmodule
