<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680439-A2" country="EP" doc-number="2680439" kind="A2" date="20140101" family-id="48625914" file-reference-id="309446" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549249" ucid="EP-2680439-A2"><document-id><country>EP</country><doc-number>2680439</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13172264-A" is-representative="YES"><document-id mxw-id="PAPP154823172" load-source="docdb" format="epo"><country>EP</country><doc-number>13172264</doc-number><kind>A</kind><date>20130617</date><lang>EN</lang></document-id><document-id mxw-id="PAPP175460553" load-source="docdb" format="original"><country>EP</country><doc-number>13172264.7</doc-number><date>20130617</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140453285" ucid="JP-2012145279-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2012145279</doc-number><kind>A</kind><date>20120628</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-2128529542" load-source="docdb">H03K  19/003       20060101AFI20141121BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2094110755" load-source="docdb" scheme="CPC">H03K  19/00315     20130101 LI20150206BHEP        </classification-cpc><classification-cpc mxw-id="PCL1991314079" load-source="docdb" scheme="CPC">H02H   3/003       20130101 FI20131226BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132180231" lang="DE" load-source="patent-office">Schutzschaltung</invention-title><invention-title mxw-id="PT132180232" lang="EN" load-source="patent-office">Protection circuit</invention-title><invention-title mxw-id="PT132180233" lang="FR" load-source="patent-office">Circuit de protection</invention-title><citations><patent-citations><patcit mxw-id="PCIT242652104" load-source="docdb" ucid="JP-2002335626-A"><document-id format="epo"><country>JP</country><doc-number>2002335626</doc-number><kind>A</kind><date>20021122</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242652103" load-source="docdb" ucid="JP-H05152526-A"><document-id format="epo"><country>JP</country><doc-number>H05152526</doc-number><kind>A</kind><date>19930618</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit></patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR918150487" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>ALPS ELECTRIC CO LTD</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR918153039" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ALPS ELECTRIC CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR918993500" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Alps Electric Co., Ltd.</last-name><iid>101115472</iid><address><street>1-7 Yukigaya-otsukamachi Ota-ku</street><city>Tokyo 145-8501</city><country>JP</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918145092" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SAWATAISHI TOMOYUKI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918156286" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SAWATAISHI, TOMOYUKI</last-name></addressbook></inventor><inventor mxw-id="PPAR918982475" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SAWATAISHI, TOMOYUKI</last-name><address><street>c/o ALPS ELECTRIC CO., LTD. 1-7 Yukigaya-otsukamachi, Ota-ku</street><city>Tokyo, Tokyo</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918144510" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>IIKURA AKIHISA</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918143568" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>IIKURA, AKIHISA</last-name></addressbook></inventor><inventor mxw-id="PPAR918979783" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>IIKURA, AKIHISA</last-name><address><street>c/o ALPS ELECTRIC CO., LTD. 1-7 Yukigaya-otsukamachi, Ota-ku</street><city>Tokyo, Tokyo</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918142824" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>NAKAO KIMIHIRO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918145736" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>NAKAO, KIMIHIRO</last-name></addressbook></inventor><inventor mxw-id="PPAR918994088" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>NAKAO, KIMIHIRO</last-name><address><street>c/o ALPS ELECTRIC CO., LTD. 1-7 Yukigaya-otsukamachi, Ota-ku</street><city>Tokyo, Tokyo</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918144284" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>ASAO AKIRA</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918154164" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>ASAO, AKIRA</last-name></addressbook></inventor><inventor mxw-id="PPAR918984420" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>ASAO, AKIRA</last-name><address><street>c/o ALPS ELECTRIC CO., LTD. 1-7 Yukigaya-otsukamachi, Ota-ku</street><city>Tokyo, Tokyo</city><country>JP</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918984973" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Klunker . Schmitt-Nilson . Hirsch</last-name><iid>101237666</iid><address><street>Destouchesstrasse 68</street><city>80796 MÃ¼nchen</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548874190" load-source="docdb">AL</country><country mxw-id="DS548802468" load-source="docdb">AT</country><country mxw-id="DS548874192" load-source="docdb">BE</country><country mxw-id="DS548853290" load-source="docdb">BG</country><country mxw-id="DS548851870" load-source="docdb">CH</country><country mxw-id="DS548856115" load-source="docdb">CY</country><country mxw-id="DS548802469" load-source="docdb">CZ</country><country mxw-id="DS548874193" load-source="docdb">DE</country><country mxw-id="DS548856116" load-source="docdb">DK</country><country mxw-id="DS548856117" load-source="docdb">EE</country><country mxw-id="DS548838771" load-source="docdb">ES</country><country mxw-id="DS548853291" load-source="docdb">FI</country><country mxw-id="DS548853292" load-source="docdb">FR</country><country mxw-id="DS548874198" load-source="docdb">GB</country><country mxw-id="DS548856118" load-source="docdb">GR</country><country mxw-id="DS548874199" load-source="docdb">HR</country><country mxw-id="DS548802474" load-source="docdb">HU</country><country mxw-id="DS548851871" load-source="docdb">IE</country><country mxw-id="DS548874200" load-source="docdb">IS</country><country mxw-id="DS548853293" load-source="docdb">IT</country><country mxw-id="DS548856119" load-source="docdb">LI</country><country mxw-id="DS548803695" load-source="docdb">LT</country><country mxw-id="DS548802475" load-source="docdb">LU</country><country mxw-id="DS548803696" load-source="docdb">LV</country><country mxw-id="DS548803697" load-source="docdb">MC</country><country mxw-id="DS548856777" load-source="docdb">MK</country><country mxw-id="DS548856778" load-source="docdb">MT</country><country mxw-id="DS548802476" load-source="docdb">NL</country><country mxw-id="DS548838772" load-source="docdb">NO</country><country mxw-id="DS548851872" load-source="docdb">PL</country><country mxw-id="DS548803699" load-source="docdb">PT</country><country mxw-id="DS548802477" load-source="docdb">RO</country><country mxw-id="DS548803700" load-source="docdb">RS</country><country mxw-id="DS548802482" load-source="docdb">SE</country><country mxw-id="DS548803701" load-source="docdb">SI</country><country mxw-id="DS548838773" load-source="docdb">SK</country><country mxw-id="DS548851873" load-source="docdb">SM</country><country mxw-id="DS548856779" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669919" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A protection circuit (1) includes a power supply terminal (VDD), a ground terminal (GND), a control unit (11) connected to the power supply terminal (VDD) and the ground terminal (GND), and a supply unit (12) connected to the power supply terminal (VDD) and the ground terminal (GND), for preventing application of voltage in a reverse direction to a circuit unit (C) having a predetermined function. In this case, the control unit (11) generates a control potential which controls the control unit (11) and the supply unit (12) in accordance with a potential supplied from the power supply terminal (VDD) and a potential supplied from the ground terminal (GND). The supply unit (12) is configured to be capable of supplying current to a circuit unit (C) connected to a subsequent stage on the basis of a potential supplied from the power supply terminal (VDD), a potential supplied from the ground terminal (GND), and the control potential generated by the control unit (11).
<img id="iaf01" file="imgaf001.tif" wi="98" he="89" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499292" lang="EN" source="EPO" load-source="docdb"><p>A protection circuit (1) includes a power supply terminal (VDD), a ground terminal (GND), a control unit (11) connected to the power supply terminal (VDD) and the ground terminal (GND), and a supply unit (12) connected to the power supply terminal (VDD) and the ground terminal (GND), for preventing application of voltage in a reverse direction to a circuit unit (C) having a predetermined function. In this case, the control unit (11) generates a control potential which controls the control unit (11) and the supply unit (12) in accordance with a potential supplied from the power supply terminal (VDD) and a potential supplied from the ground terminal (GND). The supply unit (12) is configured to be capable of supplying current to a circuit unit (C) connected to a subsequent stage on the basis of a potential supplied from the power supply terminal (VDD), a potential supplied from the ground terminal (GND), and the control potential generated by the control unit (11).</p></abstract><description mxw-id="PDES63955349" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">BACKGROUND OF THE INVENTION</heading><heading id="h0002">1. Field of the Invention</heading><p id="p0001" num="0001">The present invention relates to protection circuits which may prevent damage on a circuit, and it particularly relates to a protection circuit which may prevent damage on a circuit due to a reverse connection of a power supply thereto.</p><heading id="h0003">2. Description of the Related Art</heading><p id="p0002" num="0002">A vehicle-mounted integrated circuit may include a protection circuit for preventing damage due to reverse connection of a power supply such as a battery (see Japanese Unexamined Patent Application Publication No. <patcit id="pcit0001" dnum="JP5152526A"><text>5-152526</text></patcit>). <figref idrefs="f0004">Fig. 4</figref> illustrates a circuit configuration of an integrated circuit including such a protection circuit. A protection circuit 2 illustrated in <figref idrefs="f0004">Fig. 4</figref> includes two P-channel type MOSFETs (Metal-Oxide-Semiconductor Field-Effect Transistors) Q3 and Q4 which are serially connected between a power supply terminal VDD and a ground terminal GND.</p><p id="p0003" num="0003">The MOSFET Q3 may have a source connected to the power supply terminal VDD and a gate connected to the ground terminal GND through a resistance R4. The MOSFET Q4 may have a drain connected to the ground terminal GND and a gate connected to the power supply terminal VDD through a<!-- EPO <DP n="2"> --> resistance R3. The drain of the MOSFET Q3 is connected to the source of the MOSFET Q4, and a circuit C having a desirable function is connected between the connection point and the ground terminal GND.</p><p id="p0004" num="0004">When a power supply is forward connected to the integrated circuit (forward connection), a high level potential is supplied from the power supply terminal VDD to the source of the MOSFET Q3, and a low level potential is supplied from the ground terminal GND to the gate of the MOSFET Q3. This turns on the MOSFET Q3. A low level potential is supplied from the ground terminal GND to the drain of the MOSFET Q4, and a high level potential is supplied from the power supply terminal VDD to the gate of the MOSFET Q4. This turns off the MOSFET Q4. Thus, a current path is formed from the power supply terminal VDD to the ground terminal GND through the MOSFET Q3 and circuit C, and current Idd in a forward direction is fed to the circuit C.</p><p id="p0005" num="0005">On the other hand, when a power supply is reverse-connected to the integrated circuit (reverse connection), a low level potential is supplied from the power supply terminal VDD to the source of the MOSFET Q3, and a high level potential is supplied from the ground terminal GND to the gate of the MOSFET Q3. This turns off the MOSFET Q3. A high level potential is supplied from the ground terminal GND to the drain of the MOSFET Q4, and a low level potential is supplied from the power supply terminal VDD to the gate of the MOSFET Q4. This turns off the MOSFET Q4. In this case,<!-- EPO <DP n="3"> --> the MOSFET Q3 is turned off, and the MOSFET Q4 is turned on. As a result, a current path through the circuit C is not formed. In this way, the protection circuit 2 may prevent damage on the circuit C by shutting down a current path through the circuit C upon reverse connection of the power supply.</p><p id="p0006" num="0006">In an integrated circuit including the protection circuit 2, when consumption.current Idd increases because the size of the circuit C increases, for example, an increased amount of current is fed to the MOSFET Q3 to which to the power supply is forward connected. As a result, a voltage drop due to an ON resistance of the MOSFET Q3 increases, and the drain voltage of the MOSFET Q3 decreases. Occurrence of such a voltage drop prevents application of a proper reverse bias to a PN junction present in the protection circuit 2, which facilitates flow of unnecessary current and may damage the integrated circuit including the protection circuit 2.</p><p id="p0007" num="0007">Japanese Unexamined Patent Application Publication No. <patcit id="pcit0002" dnum="JP2002335626A"><text>2002-335626</text></patcit> is an example of related art.</p><heading id="h0004">SUMMARY OF THE INVENTION</heading><p id="p0008" num="0008">The present invention provides a protection circuit which may protect even a circuit having large consumption current.</p><p id="p0009" num="0009">A protection circuit of the present invention includes a power supply terminal, a ground terminal, and first to third transistors, for preventing damage on a circuit unit having a predetermined function. In this case, the first transistor<!-- EPO <DP n="4"> --> has one of a source and a drain connected to the power supply terminal and a gate connected to the ground terminal and has the other one of the source and drain connected to a first region including a region where a channel is to be formed in the first transistor. The second transistor has one of a source and a drain connected to a second region including a region where a channel is to be formed in the second transistor and the other one of the source and drain of the first transistor, a gate connected to the power supply terminal, the other one of the source and drain connected to the ground terminal. The third transistor has one of a source and a drain connected to the power supply terminal, a gate connected to the ground terminal, the other one of the source and drain connected to the ground terminal through the circuit unit. The first region and the second region are integrally formed and are connected to a third region including a region where a channel is formed in the third transistor.</p><p id="p0010" num="0010">According to this configuration, since current is supplied to the circuit unit through the third transistor, the connection point between the other one of the source and drain of the first transistor and the one of the source and drain of the second transistor is not influenced by consumption current of the circuit unit. Thus, a decrease of the potentials of the first to third regions due to a voltage drop of the first transistor may be prevented, and a proper reverse bias is applicable to between the first to third regions and a substrate thereof. Therefore, occurrence of<!-- EPO <DP n="5"> --> current fed from first to third regions to the substrate may be prevented, and a protection circuit may be provided which is capable of appropriately protecting a circuit unit having large consumption current.</p><p id="p0011" num="0011">In a protection circuit of the present invention, the first to third regions may be integrally formed.</p><p id="p0012" num="0012">The protection circuit according to the present invention may further include first to third resistance units. In this case, the first transistor may have a gate connected to the ground terminal through the first resistance unit, the second transistor may have a gate connected to the power supply terminal through the second resistance unit, and the third transistor may have a gate connected to the ground terminal through the third resistance unit. In this configuration, a proper potential may be supplied to gates of the transistors through the first to third resistance units.</p><p id="p0013" num="0013">A protection circuit according to the present invention includes a power supply terminal, a ground terminal, a control unit connected to the power supply terminal and the ground terminal, and a supply unit connected to the power supply terminal and the ground terminal, for preventing application of voltage in a reverse direction to a circuit unit having a predetermined function. In this case, the control unit generates a control potential which controls the supply unit in accordance with a potential supplied from the power supply terminal and a potential supplied from the ground terminal. The supply unit has a field-effect transistor. The control potential is applied to a region<!-- EPO <DP n="6"> --> where a channel is to be formed in the field-effect transistor included in the supply unit. The supply unit is configured to be capable of supplying current to a circuit unit connected to a subsequent stage on the basis of a potential supplied from the power supply terminal, a potential supplied from the ground terminal, and the control potential generated by the control unit.</p><p id="p0014" num="0014">In this configuration, since current is supplied to the circuit unit through the supply unit, an output end of the control unit is not influenced by consumption current of the circuit unit. This may prevent a voltage drop at the output end of the control unit due to an increase of consumption current of the circuit unit, which may thus prevent occurrence of unnecessary current. Applying control voltage to a region where a channel is to be formed in the field-effect transistor included in the supply unit may control the supply unit. This makes occurrence of junction current from a substrate thereof difficult. Therefore, a protection circuit may be provided which is capable of appropriately protecting a circuit unit having large consumption current.</p><heading id="h0005">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p0015" num="0015"><ul><li><figref idrefs="f0001">Fig. 1</figref> is a circuit diagram illustrating a configuration of an apparatus including a protection circuit according to a first embodiment;</li><li><figref idrefs="f0002">Fig. 2</figref> is a schematic diagram illustrating an example of an element structure of the protection circuit according to the first embodiment;<!-- EPO <DP n="7"> --></li><li><figref idrefs="f0003">Fig. 3</figref> is a schematic diagram illustrating an example of an element structure of a protection circuit according to a second embodiment;</li><li><figref idrefs="f0004">Fig. 4</figref> is a circuit diagram illustrating an example of an integrated circuit including a protection circuit in the past; and</li><li><figref idrefs="f0005">Fig. 5</figref> is a schematic diagram illustrating an example of an element structure of the protection circuit illustrated in <figref idrefs="f0004">Fig. 4</figref>.</li></ul></p><heading id="h0006">DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading><p id="p0016" num="0016">With reference to <figref idrefs="f0005">Fig. 5</figref>, an example of an element structure of a protection circuit 2 in <figref idrefs="f0004">Fig. 4</figref> will be described. <figref idrefs="f0005">Fig. 5</figref> is a schematic diagram illustrating an example of an element structure assumed in the protection circuit 2 in <figref idrefs="f0004">Fig. 4</figref>. The protection circuit 2 illustrated in <figref idrefs="f0005">Fig. 5</figref> has a P-type substrate 21 of silicon containing impurities (acceptors) such as boron and aluminum. An N-well 22 containing impurities (donors) such as phosphorus and arsenic is provided on a surface 21a side of the P-type substrate 21. The N-well 22 has high concentration P-type regions 23a to 23e containing a high concentration of acceptors and a high concentration N-type region 24 containing a high concentration of donors, which are spaced apart, and a high concentration P-type region 23f externally to the N-well 22.</p><p id="p0017" num="0017">As illustrated in <figref idrefs="f0005">Fig. 5</figref>, the MOSFET Q3 includes a high concentration P-type region 23a that functions as a source<!-- EPO <DP n="8"> --> and a high concentration P-type region 23b that functions as a drain. A channel-formed region (a region where a channel is to be formed) 22a including a part of the N-well 22 is arranged between the high concentration P-type region 23a and the high concentration P-type region 23b. A gate insulating film 25a including a silicon oxide film is formed on a surface of the channel-formed region 22a. A gate electrode (not illustrated) containing polysilicon which controls the ON/OFF state of the MOSFET Q3 is provided on the gate insulating film 25a.</p><p id="p0018" num="0018">The MOSFET Q4 has a similar configuration to that of the MOSFET Q3. In other words, MOSFET Q4 includes a high concentration P-type region 23c to be a source, a high concentration P-type region 23d to be a drain, a channel-formed region 22b, a gate insulating film 25b, and a gate electrode (not illustrated).</p><p id="p0019" num="0019">A source electrode, not illustrated, is connected to the high concentration P-type regions 23a and 23c, and a drain electrode, not illustrated, is connected to the high concentration P-type regions 23b and 23d. Electrodes, not illustrated, are also connected to the high concentration P-type regions 23e and 23f and high concentration N-type region 24. Connecting these elements through the electrodes to satisfy a predetermined relationship may provide the protection circuit 2 having the circuit configuration illustrated in <figref idrefs="f0004">Fig. 4</figref>.</p><p id="p0020" num="0020">The protection circuit 2 illustrated in <figref idrefs="f0004">Figs. 4</figref> and <figref idrefs="f0005">5</figref> in which a power supply is forward connected (forward<!-- EPO <DP n="9"> --> connection) will be described below. In this case, because the MOSFET Q3 is turned on, current Idd is fed to the MOSFET Q3 and circuit C. A voltage drop of the MOSFET Q3 is equal to Ron x Idd where Ron is an ON resistance of the MOSFET Q3. Thus, when the consumption current Idd increases in accordance with the size of the circuit C, the voltage drop occurring in the MOSFET Q3 increases.</p><p id="p0021" num="0021">The high concentration P-type region 23b to be a drain of the MOSFET Q3 is connected to the high concentration P-type region 23c and high concentration N-type region 24 and is also connected to the N-well 22. Thus, when an increased voltage drop in the MOSFET Q3 largely lowers the potential of the high concentration P-type region 23b, the potential of the N-well 22 is also significantly lowered. A predetermined ground potential is supplied to the P-type substrate 21 through the high concentration P-type region 23f. A largely lowered potential of the N-well 22 significantly reduces a reverse bias to a PN junction between the N-well 22 and the P-type substrate 21. As a result, current is fed from the N-well 22 to the P-type substrate 21, and large current may possibly occur between the power supply potential and the ground potential.</p><p id="p0022" num="0022">The present inventor et al. have considered that the phenomenon might be due to a decrease of the potential of the N-well 22 and the problem might be overcome by causing the potential of the N-well 22 to be free from an influence of consumption current of a subsequent circuit C. Then, the inventor et al. have completed the present invention by<!-- EPO <DP n="10"> --> embodying a protection circuit which may supply current to the circuit C without through a transistor corresponding to the MOSFET Q3 in <figref idrefs="f0004">Figs. 4</figref> and <figref idrefs="f0005">5</figref>. In other words, essentially, the present invention includes a control unit including first and second transistors serially connected between a power supply terminal and a ground terminal and a supply unit including a third transistor which supplies current. A protection circuit according to this embodiment will be described below.</p><heading id="h0007">First Embodiment</heading><p id="p0023" num="0023"><figref idrefs="f0001">Fig. 1</figref> is a circuit diagram illustrating a configuration of an apparatus including a protection circuit 1 according to a first embodiment. <figref idrefs="f0002">Fig. 2</figref> is a schematic diagram illustrating an example of an element structure of the protection circuit 1 according to this embodiment. As illustrated in <figref idrefs="f0001">Fig. 1</figref>, the protection circuit 1 of this embodiment includes a power supply terminal VDD, a ground terminal GND, three transistors M1 to M3, and three resistances R1 to R3. A high level potential is supplied to the power supply terminal VDD forward connected to a power supply (DC power supply), not illustrated, and a low level potential is supplied to the ground terminal GND forward connected to the power supply.</p><p id="p0024" num="0024">The three transistors M1 to M3 are all P-channel type MOSFETs. A control unit 11 which controls a potential of an N-well 102 (see <figref idrefs="f0002">Fig. 2</figref>), which will be described below, includes the transistor (first transistor) M1 and transistor (second transistor) M2. A supply unit 12 which supplies<!-- EPO <DP n="11"> --> current to a circuit C includes the transistor (third transistor) M3. The supply unit 12 controls current supply to the circuit C on the basis of a potential supplied from the power supply terminal VDD, a potential supplied from the ground terminal GND, and a potential (control potential) supplied from the control unit 11 to the N-well 102.</p><p id="p0025" num="0025">The transistor M1 included in the control unit 11 may have a source connected to the power supply terminal VDD and a gate connected to the ground terminal GND through a resistance (first resistance) R1. The transistor M1 may have a drain connected to a first region 102a (see <figref idrefs="f0002">Fig. 2</figref>) including a region (channel-formed region) where a channel is to be formed in the transistor M1. The transistor M2 may have a drain connected to the ground terminal GND and a gate connected to the power supply terminal VDD through a resistance (second resistance) R2. The transistor M2 may have a source connected to a second region 102b (see <figref idrefs="f0002">Fig. 2</figref>) including a channel-formed region in the transistor M2.</p><p id="p0026" num="0026">The drain of the transistor M1 and the source of the transistor M2 are connected to each other. The connection point is an output end of the control unit 11 and is connected to a third region 102c (see <figref idrefs="f0002">Fig. 2</figref>) including a channel-formed region of the transistor M3 included in the supply unit 12. The transistor M3 may have a source connected to the power supply terminal VDD and a gate connected to the ground terminal GND through a resistance (third resistance) R3. The transistor M3 may have a drain connected to the ground terminal GND through a circuit<!-- EPO <DP n="12"> --> (circuit unit) C having a predetermined function.</p><p id="p0027" num="0027">As illustrated in <figref idrefs="f0002">Fig. 2</figref>, the protection circuit 1 is provided on a P-type substrate 101 of silicon containing acceptors. The N-well 102 containing donors is formed on a surface 101a side of the substrate 101 by an ion implantation method, for example. In the N-well 102, high concentration P-type regions 103a to 103f containing a high concentration of acceptors and high concentration N-type regions 104a and 104b containing a high concentration of donors are spaced apart. A high concentration P-type region 103g is provided externally to the N-well 102. The substrate 101 may not be a silicon substrate.</p><p id="p0028" num="0028">The high concentration P-type regions 103a and 103b are regions to be a source and a drain, respectively, of the transistor M1, and a gate insulating film 105a that is a silicon oxide film is formed so as to cover a surface of the N-well 102 between the high concentration P-type regions 103a and 103b. A gate electrode, not illustrated, of polysilicon which controls the ON/OFF state of the transistor M1 is provided on the gate insulating film 105a. A source electrode and drain electrode, not illustrated, which are connected to the high concentration P-type regions 103a and 103b, respectively, are provided on the high concentration P-type regions 103a and 103b. Note that materials of the gate insulating film, gate electrode, source electrode and drain electrode are not limited.</p><p id="p0029" num="0029">A predetermined potential may be supplied to the gate electrode of the transistor M1, and the electric field may be<!-- EPO <DP n="13"> --> applied to the N-well 102 so that the formation of a channel in the N-well 102 may be controlled to control the ON/ OFF state of the transistor M1. For example, a lower potential of the gate electrode than potentials of the source (or drain) may allow formation of a channel in a region in vicinity of the gate insulating film 105a in the N-well 102, which turns on the transistor M1. Conversely, a higher potential of the gate electrode than the potential of the source (or drain) shuts down the channel, which turns off the transistor M1. According to this embodiment, a region (including a channel-formed region) in vicinity of the transistor M1 in the N-well 102 will be called a first region 102a.</p><p id="p0030" num="0030">The high concentration P-type region 103a to be a source of the transistor M1 is connected to the power supply terminal VDD. The high concentration P-type region 103b to be a drain is connected to the N-well 102 through the high concentration N-type region 104a. Thus, the potential of the N-well 102 (first region 102a) is substantially equal to the potential of the drain. The transistor M1 may have a gate electrode (not illustrated) connected to the ground terminal GND through the resistance R1 so that an electric field according to the potential of the ground terminal GND is applied to the first region 102a.</p><p id="p0031" num="0031">The high concentration P-type regions 103c and 103d have regions to be a source and a drain, respectively, of the transistor M2, and a gate insulating film 105b is formed so as to cover a surface of the N-well 102 between the high<!-- EPO <DP n="14"> --> concentration P-type regions 103c and 103d. A gate electrode, not illustrated, which controls the ON/OFF state of the transistor M2 is provided on the gate insulating film 105b. A source electrode and a drain electrode, not illustrated, connected to the high concentration P-type regions 103c and 103d, respectively, are provided on the high concentration P-type regions 103c and 103d. According to this embodiment, a region (including a channel-formed region) in vicinity of the transistor M2 in the N-well 102 will be called a second region 102b.</p><p id="p0032" num="0032">The high concentration P-type region 103d to be a drain of the transistor M2 is connected to a ground terminal. The high concentration P-type region 103c to be a source thereof is connected to the N-well 102 through the high concentration N-type region 104b. Thus, the potential of the N-well 102 (second region 102b) is substantially equal to the potential of the source. The gate electrode is connected to the power supply terminal VDD through a resistance R2, and an electric field according to the potential of the power supply terminal VDD is applied to the second region 102b through the gate insulating film 105b.</p><p id="p0033" num="0033">The high concentration P-type regions 103e and 103f are regions to be a source and a drain, respectively, of the transistor M3, and a gate insulating film 105c is formed so as to cover a surface of the N-well 102 between the high concentration P-type regions 103e and 103f. A gate electrode, not illustrated, which controls the ON and OFF state of the transistor M3 is formed on the gate insulating film 105c.<!-- EPO <DP n="15"> --> Source electrode and drain electrode, not illustrated, connected to the high concentration P-type regions 103e and 103f, respectively, are provided on the high concentration P-type regions 103e and 103f. According to this embodiment, a region (including a channel-formed region) in vicinity of the transistor M3 in the N-well 102 will be called a third region 102c.</p><p id="p0034" num="0034">The high concentration P-type region 103e to be a source of the transistor M3 is connected to the power supply terminal VDD, and the high concentration P-type region 103f to be a drain of the transistor M3 are connected to a circuit C having a predetermined function. The gate electrode is connected to the ground terminal GND through a resistance R3, and an electric field according to the potential of the ground terminal GND is applied to the third region 102c through the gate insulating film 105c.</p><p id="p0035" num="0035">The third region 102c of the transistor M3 is provided within the same N-well 102 along with the first region 102a of the transistor M1 and the second region 102b of the transistor M2. Thus, the potentials of the first region 102a, second region 102b, and third region 102c are substantially equal. In other words, the potentials of the drain of the transistor M1 and the source of the transistor M2 are also supplied to the third region 102c of the transistor M3.</p><p id="p0036" num="0036">The P-type substrate 101 is connected to the ground terminal GND through the high concentration P-type region 103g so that the potential of the P-type substrate 101 may be kept substantially equal to the potential of the ground<!-- EPO <DP n="16"> --> terminal GND. Note that electrodes, not illustrated, in contact with the high concentration P-type region 103g and high concentration N-type regions 104a and 104b are provided on the high concentration P-type region 103g and high concentration N-type regions 104a and 104b.</p><p id="p0037" num="0037">Reverse connection of a power supply to an integrated circuit including the protection circuit 1 allows supply of a low level potential from the power supply terminal VDD to the source of the transistor M1 and supply of a high level potential from the ground terminal GND to the gate, which turns off the transistor M1. A high level potential is supplied from the ground terminal GND to the drain of the transistor M2, and a low level potential is supplied from the power supply terminal VDD to the gate, which turns on the transistor M2. Since the source of the transistor M2 is connected to the N-well 102, the potential of the N-well 102 is raised to a high level.</p><p id="p0038" num="0038">A low potential is supplied from the power supply terminal VDD to the source of the transistor M3, and a high level potential is supplied from the ground terminal GND to the gate, which turns off the transistor M3. As a result, a current path through the circuit C is not formed, and current is not fed to the circuit C. This may prevent damage on the circuit C upon reverse connection of the power supply.</p><p id="p0039" num="0039">On the other hand, forward connection of a power supply to an integrated circuit including the protection circuit 1 allows supply of a high level potential from the power supply terminal VDD to the source of the transistor M1 and supply of<!-- EPO <DP n="17"> --> a low level potential from the ground terminal GND to the gate, which turns on the transistor M1. A low level potential is supplied from the drain of the transistor M2 to the ground terminal GND, and a high level potential is supplied from the power supply terminal VDD to the gate, which turns on transistor M2. As a result, a high level potential is supplied from the power supply terminal VDD to a connection point of the drain of the transistor M1 and the source of the transistor M2. The drain (high concentration P-type region 103b) of the transistor M1 is connected to the N-well 102 through the high concentration N-type region 104a. The source (high concentration P-type region 103c) of the transistor M2 is connected to the N-well 102 through the high concentration N-type region 104b. Thus, the potential of the N-well 102 is raised to a high level.</p><p id="p0040" num="0040">A high level potential is supplied from the power supply terminal VDD to the source of the transistor M3, and a low level potential is supplied from the ground terminal GND to the gate, which turns on the transistor M3. As a result, a predetermined voltage is applied to the circuit C, and current Idd is fed to the circuit C through the transistor M3. At that time, the potential of the N-well 102 is at a high level that is close to the potential of the power supply terminal VDD, and the potential of the P-type substrate 101 is at a low level that is close to the potential of the ground terminal GND. Thus, a reverse bias is applied to a PN junction between the P-type substrate 101 and the N-well 102, and current is not fed from the N-well 102 to the P-type<!-- EPO <DP n="18"> --> substrate 101.</p><p id="p0041" num="0041">In the protection circuit 1, the potential of the N-well 102 does not vary significantly even when the consumption current Idd of the circuit C increases. This is because the potential of the N-well 102 is controlled by the control unit 11 (transistors M1 and M2) to keep a high level regardless of the consumption current Idd of the circuit C. In other words, a reduction of the potential of the N-well 102 may be prevented even with an increased consumption current Idd of the circuit C, resulting in application of a proper reverse bias to the P-type substrate 101 and the N-well 102. This may inhibit a leak current from the N-well 102 to the P-type substrate 101 and may prevent occurrence of a large current between the power supply terminal VDD and the ground terminal GND.</p><p id="p0042" num="0042">Since current is supplied to the circuit C through the transistor M3, the transistor M3 desirably has a sufficiently small ON resistance. The ON resistance may be reduced by increasing a width of the channel, for example. On the other hand, since the protection circuit 1 does not employ the transistor M1 as a path for the current Idd, the sizes of the transistors M1 and M2 may be sufficiently reduced.</p><p id="p0043" num="0043">In the protection circuit 1 of this embodiment, since current is supplied to a circuit (circuit unit) C through the transistor (third transistor) M3, the connection point between a drain (or source) of the transistor (first transistor) M1 and a source (or drain) of the transistor (second transistor) M2 is free from an influence of<!-- EPO <DP n="19"> --> consumption current Idd of the circuit C. This may prevent a reduction of a potential of the N-well 102 (first region 102a, second region 102b, and third region 102c) due to a voltage drop of the transistor M1, which may apply a proper reverse bias to between the N-well 102 and the substrate 101. Thus, current fed from the N-well 102 to the substrate 101 may be prevented, which may properly protect the circuit C even it has a large consumption current Idd.</p><heading id="h0008">Second Embodiment</heading><p id="p0044" num="0044">According to a second embodiment, a protection circuit will be described which is different from the first embodiment. <figref idrefs="f0003">Fig. 3</figref> is a schematic diagram illustrating an example of an element structure of a protection circuit 1a according to this embodiment. The protection circuit 1a according to this embodiment is the same as the protection circuit 1 according to the first embodiment except for its element structure. Since the circuit configuration of the protection circuit 1a is the same as the protection circuit 1 illustrated in <figref idrefs="f0001">Fig. 1</figref>, the detail description on the circuit configuration will be omitted.</p><p id="p0045" num="0045">As illustrated in <figref idrefs="f0003">Fig. 3</figref>, the protection circuit 1a of this embodiment is provided on a P-type substrate 111. N-wells 112 and 113 containing donors is formed on a surface 111a side of the substrate 111 by an ion implantation method, for example. In the N-well 112, high concentration P-type regions 114a to 114d containing a high concentration of acceptors and a high concentration N-type region 115a containing a high concentration of donors are spaced apart.<!-- EPO <DP n="20"> --> In the N-well 113, high concentration P-type regions 114e and 114f and high concentration N-type region 115b are spaced apart from each other. A high concentration P-type region 114g is provided externally to the N-wells 112 and 113.</p><p id="p0046" num="0046">In the protection circuit 1a of this embodiment, a transistor M1 includes high concentration P-type regions 114a and 114b to be a source or a drain, a gate insulating film 116a, a first region 112a where a channel is to be formed, a source electrode, a drain electrode, and a gate electrode, not illustrated. A transistor M2 includes high concentration P-type regions 114c and 114d to be a source or a drain, a gate insulating film 116b, a second region 112b in which a channel is to be formed, a source electrode, a drain electrode, and a gate electrode, not illustrated. A transistor M3 includes high concentration P-type regions 114e and 114f to be a source or a drain, a gate insulating film 116c, a third region 113a in which a channel is to be formed, a source electrode, a drain electrode, and a gate electrode, not illustrated.</p><p id="p0047" num="0047">In the protection circuit 1a of this embodiment, the N-well 112 having the transistors M1 and M2 and the N-well 113 having the transistor M3 are separated. However, the N-well 112 and the N-well 113 are electrically coupled through the high concentration N-type region 115a and high concentration N-type region 115b and have potentials that are substantially equal.</p><p id="p0048" num="0048">Also in the protection circuit 1a having the configuration described above, current is supplied to a<!-- EPO <DP n="21"> --> circuit (circuit unit) C through the transistor (third transistor) M3. Thus, the connection point between a drain (or a source) of the transistor (first transistor) M1 and a source (or drain) of the transistor (second transistor) M2 is free from an influence of consumption current Idd of the circuit C. Thus, a decrease of the potentials of the N-well 112 (first region 112a, second region 112b) and N-well 113 (third region 103a) due to a voltage drop of the transistor M1 may be prevented, and a proper reverse bias is applicable to between the N-wells 112 and 113 and the substrate 111. Therefore, occurrence of current fed from the N-wells 112 and 113 to the substrate 111 may be prevented, and a protection circuit being capable of appropriately protecting a circuit unit having large consumption current C.</p><p id="p0049" num="0049">The present invention is not limited to the aforementioned embodiments and may be varied properly so as to exert its effects. For example, the transistors M1 to M3 are not limited to MOSFETs but may be other types of FET. The resistance R1 to R3 may be other types of impedance element and may be omitted as far as a proper potential may be supplied to gates of the transistors M1 to M3. An impedance element corresponding to the resistance R3 may include the circuit C.</p><p id="p0050" num="0050">Having described the protection circuits 1 and 1a are integrated to the circuit C in the aforementioned embodiments, the protection circuits 1 and 1a may be separately provided from the circuit C. According to the aforementioned embodiments, the relationship between the sources and drains<!-- EPO <DP n="22"> --> of the transistors M1 to M3 is fixed for convenience of description. However, the sources and the drains may be interchanged in accordance with a potential to be supplied. In other words, a source may be replaced by a drain, and a drain may be replaced by a source according to an embodiment of the present invention.</p><p id="p0051" num="0051">According to the aforementioned embodiments, a gate of the transistor M1, a drain of the transistor M2 and a gate of the transistor M3 are connected to a ground terminal. However, a gate of the transistor M1, a drain of the transistor M2 and a gate of the transistor M3 may be configured to supply a ground potential through the circuit C.</p><p id="p0052" num="0052">A protection circuit of the present invention may be useful for protection of a circuit, such as a vehicle-mounted integrated circuit, which may possibly damaged by a reverse connection of a power supply.</p></description><claims mxw-id="PCLM56976266" lang="EN" load-source="patent-office"><!-- EPO <DP n="23"> --><claim id="c-en-0001" num="0001"><claim-text>A protection circuit (1) comprising:
<claim-text>a power supply terminal (VDD);</claim-text>
<claim-text>a ground terminal (GND); and</claim-text>
<claim-text>first to third transistors (M1, M2, M3),</claim-text>
<claim-text>for preventing application of voltage in a reverse direction to a circuit unit (C) having a predetermined function, wherein</claim-text>
<claim-text>the first transistor (M1) has one of a source and a drain connected to the power supply terminal (VDD) and a gate connected to the ground terminal (GND) and has the other one of the source and drain connected to a first region (102a) including a region where a channel is to be formed in the first transistor (M1);</claim-text>
<claim-text>the second transistor (M2) has one of a source and a drain connected to a second region (102b) including a region where a channel is to be formed in the second transistor (M2) and the other one of the source and drain of the first transistor (M1), a gate connected to the power supply terminal (VDD), the other one of the source and drain connected to the ground terminal (GND);</claim-text>
<claim-text>the third transistor (M3) has one of a source and a drain connected to the power supply terminal (VDD), a gate connected to the ground terminal (GND), the other one of the source and drain connected to the ground terminal (GND) through the circuit unit (C);</claim-text>
<claim-text>the first region (102a) and the second region (102b) are<!-- EPO <DP n="24"> --> integrally formed and are connected to a third region (102c) including a region where a channel is formed in the third transistor (M3).</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The protection circuit (1) according to Claim 1,<br/>
wherein the first to third regions (102a, 102b, 102c) are integrally formed.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The protection circuit (1) according to Claim 1 or 2, further comprising:
<claim-text>first to third resistance units (R1, R2, R3), wherein</claim-text>
<claim-text>the first transistor (M1) has a gate connected to the ground terminal (GND) through the first resistance unit (R1), the second transistor (M2) has a gate connected to the power supply terminal (VDD) through the second resistance unit (R2), and the third transistor (M3) has a gate connected to the ground terminal (GND) through the third resistance unit (R3).</claim-text></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>A protection circuit (1) comprising:
<claim-text>a power supply terminal (VDD);</claim-text>
<claim-text>a ground terminal (GND);</claim-text>
<claim-text>a control unit (11) connected to the power supply terminal (VDD) and the ground terminal (GND); and</claim-text>
<claim-text>a supply unit (12) connected to the power supply terminal (VDD) and the ground terminal (GND),</claim-text>
<claim-text>for preventing application of voltage in a reverse direction to a circuit unit (C) having a predetermined function, wherein<!-- EPO <DP n="25"> --></claim-text>
<claim-text>the control unit (11) generates a control potential which controls the supply unit (12) in accordance with a potential supplied from the power supply terminal (VDD) and a potential supplied from the ground terminal (GND);</claim-text>
<claim-text>the supply unit (12) has a field-effect transistor;</claim-text>
<claim-text>the control potential is applied to a region where a channel is to be formed in a field-effect transistor included in the supply unit (12); and</claim-text>
<claim-text>the supply unit (12) is configured to be capable of supplying current to a circuit unit (C) connected to a subsequent stage on the basis of a potential supplied from the power supply terminal (VDD), a potential supplied from the ground terminal (GND), and the control potential generated by the control unit (11).</claim-text></claim-text></claim></claims><drawings mxw-id="PDW16667047" load-source="patent-office"><!-- EPO <DP n="26"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="158" he="188" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="161" he="230" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="162" he="230" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="29"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="162" he="197" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="30"> --><figure id="f0005" num="5"><img id="if0005" file="imgf0005.tif" wi="162" he="201" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
