# Inverter

Transistor level schematic and layout view

<div align="center"><img width="250" alt="inv" src="https://github.com/user-attachments/assets/b840f0b0-e7d8-432f-a330-1c1906d1c139">      <img width="200" alt="inv1" src="https://github.com/user-attachments/assets/71dc05e9-c513-445b-a6d6-a47b6a1a56bc"></div>

# NAND gate

Transistor level schematic and layout view

<div align="center"><img width="250" alt="inv" src="https://github.com/user-attachments/assets/71f5a2a4-9498-4cad-acb6-b58ba92c4d7d">      <img width="200" alt="inv1" src="https://github.com/user-attachments/assets/1bd66298-db86-408c-af00-1f27b7ffa354"></div>

# 3 input NAND gate

Transistor level schematic and layout view

<div align="center"><img width="250" alt="inv" src="https://github.com/user-attachments/assets/8a4fcb5c-a995-417f-aa67-1705d1c7057c">      <img width="200" alt="inv1" src="https://github.com/user-attachments/assets/7e33cdfd-1cad-4bde-98f2-50e878edb4a7"></div>





