

================================================================
== Vitis HLS Report for 'e2e_system'
================================================================
* Date:           Tue Dec  7 23:34:38 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.297 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9275|     9275| 92.750 us | 92.750 us |  9276|  9276|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       33|       33|         1|          1|          1|    33|    yes   |
        |- VITIS_LOOP_38_2  |       37|       37|         6|          1|          1|    33|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_signal"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%correlators_output_V = alloca i64" [e2e_system.cpp:22]   --->   Operation 17 'alloca' 'correlators_output_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb52.i.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i6, void %codeRepl, i6 %add_ln23, void %bb52.split.i.i" [e2e_system.cpp:23]   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.42ns)   --->   "%icmp_ln23 = icmp_eq  i6 %i, i6" [e2e_system.cpp:23]   --->   Operation 21 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln23 = add i6 %i, i6" [e2e_system.cpp:23]   --->   Operation 23 'add' 'add_ln23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %bb52.split.i.i, void %e2e_system_bb52.i.exit.preheader" [e2e_system.cpp:23]   --->   Operation 24 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_1_cast = zext i6 %i" [e2e_system.cpp:23]   --->   Operation 25 'zext' 'i_1_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [e2e_system.cpp:23]   --->   Operation 26 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%correlators_output_V_addr = getelementptr i36 %correlators_output_V, i64, i64 %i_1_cast" [e2e_system.cpp:25]   --->   Operation 27 'getelementptr' 'correlators_output_V_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln205 = store i36, i6 %correlators_output_V_addr"   --->   Operation 28 'store' 'store_ln205' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb52.i.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %input_signal, i36 %correlators_output_V, i36 %shift_signal_even_V_10, i36 %shift_signal_even_V_9, i36 %shift_signal_even_V_8, i36 %shift_signal_even_V_7, i36 %shift_signal_even_V_6, i36 %shift_signal_even_V_5, i36 %shift_signal_even_V_4, i36 %shift_signal_even_V_3, i36 %shift_signal_even_V_2, i36 %shift_signal_even_V_1, i36 %shift_signal_even_V_0, i36 %temp_input_V_29, i36 %temp_input_V_28, i36 %temp_input_V_27, i36 %temp_input_V_26, i36 %temp_input_V_25, i36 %temp_input_V_24, i36 %temp_input_V_23, i36 %temp_input_V_22, i36 %temp_input_V_21, i36 %temp_input_V_20, i36 %temp_input_V_19, i36 %temp_input_V_18, i36 %temp_input_V_17, i36 %temp_input_V_16, i36 %temp_input_V_15, i36 %temp_input_V_14, i36 %temp_input_V_13, i36 %temp_input_V_12, i36 %temp_input_V_11, i36 %temp_input_V_10, i36 %temp_input_V_9, i36 %temp_input_V_8, i36 %temp_input_V_7, i36 %temp_input_V_6, i36 %temp_input_V_5, i36 %temp_input_V_4, i36 %temp_input_V_3, i36 %temp_input_V_2, i36 %temp_input_V_1, i36 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %input_signal, i36 %correlators_output_V, i36 %shift_signal_even_V_10, i36 %shift_signal_even_V_9, i36 %shift_signal_even_V_8, i36 %shift_signal_even_V_7, i36 %shift_signal_even_V_6, i36 %shift_signal_even_V_5, i36 %shift_signal_even_V_4, i36 %shift_signal_even_V_3, i36 %shift_signal_even_V_2, i36 %shift_signal_even_V_1, i36 %shift_signal_even_V_0, i36 %temp_input_V_29, i36 %temp_input_V_28, i36 %temp_input_V_27, i36 %temp_input_V_26, i36 %temp_input_V_25, i36 %temp_input_V_24, i36 %temp_input_V_23, i36 %temp_input_V_22, i36 %temp_input_V_21, i36 %temp_input_V_20, i36 %temp_input_V_19, i36 %temp_input_V_18, i36 %temp_input_V_17, i36 %temp_input_V_16, i36 %temp_input_V_15, i36 %temp_input_V_14, i36 %temp_input_V_13, i36 %temp_input_V_12, i36 %temp_input_V_11, i36 %temp_input_V_10, i36 %temp_input_V_9, i36 %temp_input_V_8, i36 %temp_input_V_7, i36 %temp_input_V_6, i36 %temp_input_V_5, i36 %temp_input_V_4, i36 %temp_input_V_3, i36 %temp_input_V_2, i36 %temp_input_V_1, i36 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb51"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln38, void %bb51.split_ifconv, i6, void %e2e_system_bb52.i.exit.preheader" [e2e_system.cpp:38]   --->   Operation 33 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln38 = icmp_eq  i6 %i_1, i6" [e2e_system.cpp:38]   --->   Operation 35 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 36 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln38 = add i6 %i_1, i6" [e2e_system.cpp:38]   --->   Operation 37 'add' 'add_ln38' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %bb51.split_ifconv, void" [e2e_system.cpp:38]   --->   Operation 38 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%i_3_cast = zext i6 %i_1" [e2e_system.cpp:38]   --->   Operation 39 'zext' 'i_3_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%correlators_output_V_addr_1 = getelementptr i36 %correlators_output_V, i64, i64 %i_3_cast" [e2e_system.cpp:40]   --->   Operation 40 'getelementptr' 'correlators_output_V_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (3.25ns)   --->   "%p_Val2_s = load i6 %correlators_output_V_addr_1"   --->   Operation 41 'load' 'p_Val2_s' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 42 [1/2] (3.25ns)   --->   "%p_Val2_s = load i6 %correlators_output_V_addr_1"   --->   Operation 42 'load' 'p_Val2_s' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>
ST_6 : Operation 43 [1/1] (2.50ns)   --->   "%icmp_ln935 = icmp_eq  i36 %p_Val2_s, i36"   --->   Operation 43 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln38)> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %p_Val2_s, i32"   --->   Operation 44 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (2.71ns)   --->   "%sub_ln939 = sub i36, i36 %p_Val2_s"   --->   Operation 45 'sub' 'sub_ln939' <Predicate = (!icmp_ln38)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (1.12ns)   --->   "%p_Val2_1 = select i1 %p_Result_7, i36 %sub_ln939, i36 %p_Val2_s"   --->   Operation 46 'select' 'p_Val2_1' <Predicate = (!icmp_ln38)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i36 @llvm.part.select.i36, i36 %p_Val2_1, i32, i32"   --->   Operation 47 'partselect' 'p_Result_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.61>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28, i36 %p_Result_s"   --->   Operation 48 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (4.06ns)   --->   "%tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_3, i1"   --->   Operation 49 'cttz' 'tmp' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 4.06> <CoreInst = "CTTZ">   --->   Core 54 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp"   --->   Operation 50 'trunc' 'l' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln944 = sub i32, i32 %l"   --->   Operation 51 'sub' 'sub_ln944' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 52 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i64 %tmp"   --->   Operation 53 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 54 [1/1] (2.55ns)   --->   "%lsb_index = add i32, i32 %sub_ln944"   --->   Operation 54 'add' 'lsb_index' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32"   --->   Operation 55 'partselect' 'tmp_15' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_15, i31"   --->   Operation 56 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6, i6 %trunc_ln947"   --->   Operation 57 'sub' 'sub_ln947' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 58 'zext' 'zext_ln947' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i36, i36 %zext_ln947"   --->   Operation 59 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln949 = zext i32 %lsb_index"   --->   Operation 60 'zext' 'zext_ln949' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i36, i36 %zext_ln949"   --->   Operation 61 'shl' 'shl_ln949' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_1 = or i36 %lshr_ln947, i36 %shl_ln949"   --->   Operation 62 'or' 'or_ln949_1' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i36 %p_Val2_1, i36 %or_ln949_1"   --->   Operation 63 'and' 'and_ln949' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i36 %and_ln949, i36"   --->   Operation 64 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp_sgt  i32 %lsb_index, i32"   --->   Operation 65 'icmp' 'icmp_ln954' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.08>
ST_9 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32"   --->   Operation 66 'bitselect' 'tmp_16' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%xor_ln949 = xor i1 %tmp_16, i1"   --->   Operation 67 'xor' 'xor_ln949' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %p_Val2_1, i32 %lsb_index"   --->   Operation 68 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%and_ln949_1 = and i1 %p_Result_8, i1 %xor_ln949"   --->   Operation 69 'and' 'and_ln949_1' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (2.55ns)   --->   "%sub_ln955 = sub i32, i32 %sub_ln944"   --->   Operation 70 'sub' 'sub_ln955' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln955 = zext i32 %sub_ln955"   --->   Operation 71 'zext' 'zext_ln955' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln955 = shl i36 %p_Val2_1, i36 %zext_ln955"   --->   Operation 72 'shl' 'shl_ln955' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_8"   --->   Operation 73 'select' 'select_ln946' <Predicate = (!icmp_ln38 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln954 = add i32, i32 %sub_ln944"   --->   Operation 74 'add' 'add_ln954' <Predicate = (!icmp_ln38 & icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln954 = zext i32 %add_ln954"   --->   Operation 75 'zext' 'zext_ln954' <Predicate = (!icmp_ln38 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln954 = lshr i36 %p_Val2_1, i36 %zext_ln954"   --->   Operation 76 'lshr' 'lshr_ln954' <Predicate = (!icmp_ln38 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_1"   --->   Operation 77 'select' 'select_ln954' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln954, i36 %lshr_ln954, i36 %shl_ln955"   --->   Operation 78 'select' 'm' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln961 = zext i1 %select_ln954"   --->   Operation 79 'zext' 'zext_ln961' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln951 = zext i36 %m"   --->   Operation 80 'zext' 'zext_ln951' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (4.52ns) (out node of the LUT)   --->   "%m_1 = add i37 %zext_ln951, i37 %zext_ln961"   --->   Operation 81 'add' 'm_1' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 4.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%m_4 = partselect i36 @_ssdm_op_PartSelect.i36.i37.i32.i32, i37 %m_1, i32, i32"   --->   Operation 82 'partselect' 'm_4' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %m_1, i32"   --->   Operation 83 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.61>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [e2e_system.cpp:38]   --->   Operation 84 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln951_1 = zext i36 %m_4"   --->   Operation 85 'zext' 'zext_ln951_1' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.24ns)   --->   "%select_ln943 = select i1 %p_Result_5, i8, i8"   --->   Operation 86 'select' 'select_ln943' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8, i8 %trunc_ln943"   --->   Operation 87 'sub' 'sub_ln964' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 88 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln943, i8 %sub_ln964"   --->   Operation 88 'add' 'add_ln964' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_7, i8 %add_ln964"   --->   Operation 89 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_1, i9 %tmp_1, i32, i32"   --->   Operation 90 'partset' 'p_Result_9' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln743 = trunc i64 %p_Result_9"   --->   Operation 91 'trunc' 'trunc_ln743' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32, i32 %trunc_ln743"   --->   Operation 92 'select' 'select_ln935' <Predicate = (!icmp_ln38)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_auto.i32P, i32 %output_signal, i32 %select_ln935" [e2e_system.cpp:40]   --->   Operation 93 'write' 'write_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb51"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [e2e_system.cpp:43]   --->   Operation 95 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:23) with incoming values : ('add_ln23', e2e_system.cpp:23) [115]  (1.77 ns)

 <State 2>: 5.66ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:23) with incoming values : ('add_ln23', e2e_system.cpp:23) [115]  (0 ns)
	'getelementptr' operation ('correlators_output_V_addr', e2e_system.cpp:25) [124]  (0 ns)
	'store' operation ('store_ln205') of constant 0 on array 'correlators_output.V', e2e_system.cpp:22 [125]  (3.25 ns)
	blocking operation 2.4 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:38) with incoming values : ('add_ln38', e2e_system.cpp:38) [131]  (1.77 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:38) with incoming values : ('add_ln38', e2e_system.cpp:38) [131]  (0 ns)
	'getelementptr' operation ('correlators_output_V_addr_1', e2e_system.cpp:40) [140]  (0 ns)
	'load' operation ('__Val2__') on array 'correlators_output.V', e2e_system.cpp:22 [141]  (3.25 ns)

 <State 6>: 7.1ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'correlators_output.V', e2e_system.cpp:22 [141]  (3.25 ns)
	'sub' operation ('sub_ln939') [144]  (2.71 ns)
	'select' operation ('__Val2__') [145]  (1.13 ns)

 <State 7>: 6.62ns
The critical path consists of the following:
	'cttz' operation ('tmp') [148]  (4.06 ns)
	'sub' operation ('sub_ln944') [150]  (2.55 ns)

 <State 8>: 6.97ns
The critical path consists of the following:
	'add' operation ('lsb_index') [151]  (2.55 ns)
	'shl' operation ('shl_ln949') [159]  (0 ns)
	'or' operation ('or_ln949_1') [160]  (0 ns)
	'and' operation ('and_ln949') [161]  (0 ns)
	'icmp' operation ('icmp_ln949') [162]  (4.42 ns)

 <State 9>: 7.08ns
The critical path consists of the following:
	'sub' operation ('sub_ln955') [168]  (2.55 ns)
	'shl' operation ('shl_ln955') [170]  (0 ns)
	'select' operation ('m') [176]  (0 ns)
	'add' operation ('m') [179]  (4.53 ns)

 <State 10>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln943') [183]  (1.25 ns)
	'add' operation ('add_ln964') [186]  (3.67 ns)
	'select' operation ('select_ln935') [190]  (0.698 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
