From 85a7c62d4e3385de1a379959dd45148cfdc95b3b Mon Sep 17 00:00:00 2001
From: huangyunxiang <huangyunxiang@cigtech.com>
Date: Tue, 29 Apr 2025 09:56:28 +0800
Subject: [PATCH] qca-ssdk modify rtl826x phy mdio read/write as c45 mode and
 clear 10G ablity

---
 src/hsl/phy/rtl826xb_phy.c                | 55 ++++++-------------
 1 file changed, 17 insertions(+), 38 deletions(-)

diff --git a/src/hsl/phy/rtl826xb_phy.c b/src/hsl/phy/rtl826xb_phy.c
index a336348aa9..9a67b45948 100644
--- a/src/hsl/phy/rtl826xb_phy.c
+++ b/src/hsl/phy/rtl826xb_phy.c
@@ -48,46 +48,39 @@ void rtl826xb_phy_lock_init(void)
 
 static a_uint16_t rtl826x_phy_mmd_read(a_uint32_t dev_id, a_uint32_t phy_id, a_uint16_t reg_mmd, a_uint16_t reg_id)
 {
-	a_uint32_t reg_id_c45 = RTL826XB_REG_ADDRESS(reg_mmd, reg_id);
-
-	return __hsl_phy_mii_reg_read(dev_id, phy_id, reg_id_c45);
+	return hsl_phy_mmd_reg_read(dev_id, phy_id, A_TRUE, reg_mmd, reg_id);
 }
 
 
 static sw_error_t rtl826x_phy_mmd_write(a_uint32_t dev_id, a_uint32_t phy_id, a_uint16_t reg_mmd, a_uint16_t reg_id, a_uint16_t reg_val)
 {
-	a_uint32_t reg_id_c45 = RTL826XB_REG_ADDRESS(reg_mmd, reg_id);
-
-	return __hsl_phy_mii_reg_write(dev_id, phy_id, reg_id_c45, reg_val);
+	return hsl_phy_mmd_reg_write(dev_id, phy_id, A_TRUE, reg_mmd, reg_id, reg_val);
 }
 
 
 static a_uint16_t rtl826x_phy_reg_read(a_uint32_t dev_id, a_uint32_t phy_id, a_uint32_t reg)
 {
-	return __hsl_phy_mii_reg_read(dev_id, phy_id, reg);
+	return hsl_phy_mii_reg_read(dev_id, phy_id, reg);
 }
 
 
 static sw_error_t rtl826x_phy_reg_write(a_uint32_t dev_id, a_uint32_t phy_id, a_uint32_t reg, a_uint16_t reg_val)
 {
-	return __hsl_phy_mii_reg_write(dev_id, phy_id, reg, reg_val);
+
+	return hsl_phy_mii_reg_write(dev_id, phy_id, reg, reg_val);
 }
 
 
 static a_int16_t hal_miim_mmd_read(a_uint32_t dev_id, a_uint32_t phy_id, a_uint16_t mmdAddr, a_uint16_t mmdReg)
 {
-	a_uint32_t reg_id_c45 = RTL826XB_REG_ADDRESS(mmdAddr, mmdReg);
-
-	return __hsl_phy_mii_reg_read(dev_id, phy_id, reg_id_c45);
+	return hsl_phy_mmd_reg_read(dev_id, phy_id, A_TRUE, mmdAddr, mmdReg);
 }
 
 
 
 static a_int32_t hal_miim_mmd_write(a_uint32_t dev_id, a_uint32_t phy_id, a_uint16_t mmdAddr, a_uint16_t mmdReg, a_uint16_t phy_data)
 {
-	a_uint32_t reg_id_c45 = RTL826XB_REG_ADDRESS(mmdAddr, mmdReg);
-
-	return __hsl_phy_mii_reg_write(dev_id, phy_id, reg_id_c45, phy_data);
+	return hsl_phy_mmd_reg_write(dev_id, phy_id, A_TRUE, mmdAddr, mmdReg, phy_data);
 }
 
 
@@ -1281,34 +1274,20 @@ phy_826xb_autoNegoAbility_set(a_uint32_t dev_id, a_uint32_t phy_id, a_uint32_t a
 	hsl_phy_phydev_autoneg_update(dev_id, phy_id, A_TRUE, autoneg);
 	
 	phyData = phy_common_general_reg_mmd_get(dev_id, phy_id, PHY_MMD_AN, 16);
+	phyData &= (~(0x0020 | 0x0040 | FAL_PHY_ADV_100TX_HD | FAL_PHY_ADV_100TX_FD | FAL_PHY_ADV_PAUSE | FAL_PHY_ADV_ASY_PAUSE));
+	phyData |= (autoneg & FAL_PHY_ADV_100TX_HD) ? (FAL_PHY_ADV_100TX_HD) : (0);
+	phyData |= ((autoneg & FAL_PHY_ADV_100TX_FD)) ? (FAL_PHY_ADV_100TX_FD) : (0);
 
-    phyData &= (~(0x0020 | 0x0040 | 0x0080 | 0x0100 | 0x0400 | 0x0800));
-	phyData |= ((autoneg & 1 << 1)) ? (0x0040) : (0);
-    phyData |= ((autoneg & 1 << 2)) ? (0x0080) : (0);
-    phyData |= ((autoneg & 1 << 3)) ? (0x0100) : (0);
-	phyData |= ((autoneg & 1 << 4)) ? (0x0400) : (0);
-	phyData |= ((autoneg & 1 << 5)) ? (0x0800) : (0);
-//    phyData |= ((autoneg & 1 << 9)) ? (0x0400) : (0);
-//    phyData |= ((autoneg & 1 << 10)) ? (0x0800) : (0);
-
-    phy_common_general_reg_mmd_set(dev_id, phy_id, PHY_MMD_AN, 16, phyData);
-	
+	phy_common_general_reg_mmd_set(dev_id, phy_id, PHY_MMD_AN, 16, phyData);
 	phyData = phy_common_general_reg_mmd_get(dev_id, phy_id, PHY_MMD_AN, 32);
+	phyData &= (~(FAL_PHY_ADV_2500T_FD | FAL_PHY_ADV_5000T_FD | FAL_PHY_ADV_10000T_FD));
+	phyData |= (autoneg & FAL_PHY_ADV_2500T_FD) ? (FAL_PHY_ADV_2500T_FD) : (0);
+	phyData |= (autoneg & FAL_PHY_ADV_5000T_FD) ? (FAL_PHY_ADV_5000T_FD) : (0);
 
-    phyData &= (~(0x4000 | 0x2000 | 0x1000));
-    phyData |= (autoneg & 1 << 12) ? (0x0080) : (0);
-    phyData |= (autoneg & 1 << 13) ? (0x0100) : (0);
-    phyData |= (autoneg & 1 << 14) ? (0x1000) : (0);
-
-    phy_common_general_reg_mmd_set(dev_id, phy_id, PHY_MMD_AN, 32, phyData);
-     
-	
+	phy_common_general_reg_mmd_set(dev_id, phy_id, PHY_MMD_AN, 32, phyData);
 	phyData = phy_common_general_reg_mmd_get(dev_id, phy_id, PHY_MMD_VEND2, 0xA412);
-
-
-    phyData &= (~(0x0100 | 0x0200));
-    phyData |= (autoneg & 1 << 9) ? (0x0200) : (0);
-//    phyData |= (autoneg & 1 << 5) ? (0x0200) : (0);
+	phyData &= (~(0x0100 | FAL_PHY_ADV_1000T_FD));
+	phyData |= (autoneg & FAL_PHY_ADV_1000T_FD) ? (FAL_PHY_ADV_1000T_FD) : (0);
 
     phy_common_general_reg_mmd_set(dev_id, phy_id, PHY_MMD_VEND2, 0xA412, phyData);
         
-- 
2.34.1

