Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Aug  8 17:53:35 2018
| Host         : EEEvirtus14pc19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -warn_on_violation -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1036 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.049        0.000                      0                 1059        0.093        0.000                      0                 1059        3.000        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 10.000}     20.000          50.000          
  clkout1    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout0          15.049        0.000                      0                  230        0.093        0.000                      0                  230        9.500        0.000                       0                    95  
  clkout1          32.696        0.000                      0                  812        0.160        0.000                      0                  812       19.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0            17.697        0.000                      0                   17        0.116        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    your_instance_name/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       15.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.049ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 2.137ns (47.090%)  route 2.401ns (52.910%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.270    -0.369    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.477 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.710     2.187    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.097     2.284 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.774     3.059    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.097     3.156 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.434     3.589    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.097     3.686 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.483     4.170    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.194    19.268    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[22]/C
                         clock pessimism              0.346    19.614    
                         clock uncertainty           -0.082    19.533    
    SLICE_X0Y31          FDSE (Setup_fdse_C_S)       -0.314    19.219    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 15.049    

Slack (MET) :             15.049ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 2.137ns (47.090%)  route 2.401ns (52.910%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.270    -0.369    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.477 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.710     2.187    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.097     2.284 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.774     3.059    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.097     3.156 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.434     3.589    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.097     3.686 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.483     4.170    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.194    19.268    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[23]/C
                         clock pessimism              0.346    19.614    
                         clock uncertainty           -0.082    19.533    
    SLICE_X0Y31          FDSE (Setup_fdse_C_S)       -0.314    19.219    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 15.049    

Slack (MET) :             15.049ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 2.137ns (47.090%)  route 2.401ns (52.910%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.270    -0.369    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.477 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.710     2.187    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.097     2.284 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.774     3.059    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.097     3.156 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.434     3.589    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.097     3.686 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.483     4.170    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.194    19.268    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[24]/C
                         clock pessimism              0.346    19.614    
                         clock uncertainty           -0.082    19.533    
    SLICE_X0Y31          FDSE (Setup_fdse_C_S)       -0.314    19.219    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 15.049    

Slack (MET) :             15.049ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 2.137ns (47.090%)  route 2.401ns (52.910%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.270    -0.369    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.477 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.710     2.187    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.097     2.284 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.774     3.059    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.097     3.156 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.434     3.589    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.097     3.686 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.483     4.170    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.194    19.268    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/C
                         clock pessimism              0.346    19.614    
                         clock uncertainty           -0.082    19.533    
    SLICE_X0Y31          FDSE (Setup_fdse_C_S)       -0.314    19.219    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 15.049    

Slack (MET) :             15.049ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 2.137ns (47.090%)  route 2.401ns (52.910%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.270    -0.369    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.477 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.710     2.187    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.097     2.284 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.774     3.059    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.097     3.156 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.434     3.589    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.097     3.686 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.483     4.170    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.194    19.268    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/C
                         clock pessimism              0.346    19.614    
                         clock uncertainty           -0.082    19.533    
    SLICE_X0Y31          FDSE (Setup_fdse_C_S)       -0.314    19.219    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 15.049    

Slack (MET) :             15.049ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 2.137ns (47.090%)  route 2.401ns (52.910%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 19.268 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.270    -0.369    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.477 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.710     2.187    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.097     2.284 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.774     3.059    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.097     3.156 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.434     3.589    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.097     3.686 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.483     4.170    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.194    19.268    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X0Y31          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[27]/C
                         clock pessimism              0.346    19.614    
                         clock uncertainty           -0.082    19.533    
    SLICE_X0Y31          FDSE (Setup_fdse_C_S)       -0.314    19.219    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         19.219    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 15.049    

Slack (MET) :             15.098ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 2.137ns (48.245%)  route 2.293ns (51.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.270    -0.369    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.477 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.710     2.187    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.097     2.284 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.774     3.059    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.097     3.156 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.434     3.589    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.097     3.686 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.375     4.061    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.193    19.267    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
                         clock pessimism              0.346    19.613    
                         clock uncertainty           -0.082    19.532    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.373    19.159    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.159    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 15.098    

Slack (MET) :             15.098ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 2.137ns (48.245%)  route 2.293ns (51.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.270    -0.369    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.477 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.710     2.187    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.097     2.284 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.774     3.059    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.097     3.156 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.434     3.589    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.097     3.686 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.375     4.061    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.193    19.267    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
                         clock pessimism              0.346    19.613    
                         clock uncertainty           -0.082    19.532    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.373    19.159    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.159    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 15.098    

Slack (MET) :             15.098ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 2.137ns (48.245%)  route 2.293ns (51.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.270    -0.369    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.477 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.710     2.187    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.097     2.284 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.774     3.059    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.097     3.156 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.434     3.589    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.097     3.686 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.375     4.061    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.193    19.267    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]/C
                         clock pessimism              0.346    19.613    
                         clock uncertainty           -0.082    19.532    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.373    19.159    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.159    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 15.098    

Slack (MET) :             15.098ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 2.137ns (48.245%)  route 2.293ns (51.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.270    -0.369    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.477 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.710     2.187    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.097     2.284 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.774     3.059    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.097     3.156 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.434     3.589    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.097     3.686 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.375     4.061    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.193    19.267    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X2Y30          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/C
                         clock pessimism              0.346    19.613    
                         clock uncertainty           -0.082    19.532    
    SLICE_X2Y30          FDSE (Setup_fdse_C_S)       -0.373    19.159    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         19.159    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 15.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.699%)  route 0.146ns (53.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.621    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=1, routed)           0.146    -0.347    Inst_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.865    -0.825    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.570    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130    -0.440    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.959%)  route 0.195ns (58.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.559    -0.622    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.195    -0.286    Inst_ov7670_controller/Inst_ov7670_registers/address[1]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.865    -0.825    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.570    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.387    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.572%)  route 0.204ns (55.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.621    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.204    -0.253    Inst_ov7670_controller/Inst_ov7670_registers/address[3]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.865    -0.825    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.550    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.367    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.358%)  route 0.206ns (55.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.621    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.206    -0.252    Inst_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.865    -0.825    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.550    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.367    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.176%)  route 0.260ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.559    -0.622    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y31         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.260    -0.222    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.865    -0.825    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.550    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.367    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.586    -0.595    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X3Y29          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.109    -0.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X3Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.856    -0.834    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X3Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.070    -0.510    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.202%)  route 0.260ns (64.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.559    -0.622    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.260    -0.222    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.865    -0.825    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y12         RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.570    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.387    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.159%)  route 0.120ns (38.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.560    -0.621    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/address_reg__0[1]
    SLICE_X10Y32         LUT5 (Prop_lut5_I1_O)        0.048    -0.312 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.312    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[4]_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.123    -0.485    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.558    -0.623    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.370    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X8Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.826    -0.864    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y30          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.059    -0.551    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.574%)  route 0.107ns (36.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.587    -0.594    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X4Y32          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[6]/Q
                         net (fo=7, routed)           0.107    -0.347    Inst_ov7670_controller/Inst_i2c_sender/divider_reg__0[6]
    SLICE_X5Y32          LUT3 (Prop_lut3_I0_O)        0.045    -0.302 r  Inst_ov7670_controller/Inst_i2c_sender/divider[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.302    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[7]
    SLICE_X5Y32          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.856    -0.834    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y32          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[7]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.092    -0.489    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y12     Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    your_instance_name/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X2Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X2Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X2Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X2Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X3Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X3Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y31      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X2Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X2Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X2Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X2Y30      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X2Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X2Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X2Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X2Y31      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       32.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.696ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 0.438ns (6.522%)  route 6.277ns (93.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 39.238 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.219    -0.420    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.341    -0.079 r  Inst_Address_Generator/val_reg[14]/Q
                         net (fo=7, routed)           0.541     0.461    Inst_Address_Generator/val_reg[14]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.097     0.558 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          5.737     6.295    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.164    39.238    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.525    
                         clock uncertainty           -0.091    39.434    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    38.992    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                 32.696    

Slack (MET) :             32.971ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.438ns (6.806%)  route 5.997ns (93.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 39.233 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.219    -0.420    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.341    -0.079 r  Inst_Address_Generator/val_reg[14]/Q
                         net (fo=7, routed)           0.541     0.461    Inst_Address_Generator/val_reg[14]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.097     0.558 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          5.457     6.015    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.159    39.233    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287    39.520    
                         clock uncertainty           -0.091    39.429    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    38.987    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.987    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                 32.971    

Slack (MET) :             33.005ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.438ns (6.999%)  route 5.820ns (93.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 39.238 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.218    -0.421    Inst_Address_Generator/CLK_25
    SLICE_X33Y61         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.341    -0.080 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.720     0.640    Inst_Address_Generator/val_reg[16]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.097     0.737 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          5.100     5.837    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.164    39.238    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.525    
                         clock uncertainty           -0.091    39.434    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.592    38.842    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.842    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 33.005    

Slack (MET) :             33.257ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 0.438ns (7.116%)  route 5.717ns (92.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 39.239 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.219    -0.420    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.341    -0.079 r  Inst_Address_Generator/val_reg[14]/Q
                         net (fo=7, routed)           0.541     0.461    Inst_Address_Generator/val_reg[14]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.097     0.558 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          5.177     5.735    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.165    39.239    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.526    
                         clock uncertainty           -0.091    39.435    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    38.993    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                 33.257    

Slack (MET) :             33.280ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 0.438ns (7.327%)  route 5.540ns (92.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 39.233 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.218    -0.421    Inst_Address_Generator/CLK_25
    SLICE_X33Y61         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.341    -0.080 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.720     0.640    Inst_Address_Generator/val_reg[16]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.097     0.737 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          4.820     5.557    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.159    39.233    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287    39.520    
                         clock uncertainty           -0.091    39.429    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.592    38.837    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                 33.280    

Slack (MET) :             33.541ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.438ns (7.455%)  route 5.437ns (92.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 39.243 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.219    -0.420    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.341    -0.079 r  Inst_Address_Generator/val_reg[14]/Q
                         net (fo=7, routed)           0.541     0.461    Inst_Address_Generator/val_reg[14]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.097     0.558 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          4.897     5.455    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y7          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.169    39.243    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287    39.530    
                         clock uncertainty           -0.091    39.439    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    38.997    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                 33.541    

Slack (MET) :             33.556ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.681ns (11.456%)  route 5.263ns (88.544%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.219    -0.420    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.341    -0.079 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.638     0.559    Inst_Address_Generator/val_reg[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.101     0.660 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          4.205     4.865    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.239     5.104 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__19/O
                         net (fo=1, routed)           0.420     5.524    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.152    39.226    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.293    39.519    
                         clock uncertainty           -0.091    39.428    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.080    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.080    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                 33.556    

Slack (MET) :             33.566ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.438ns (7.687%)  route 5.260ns (92.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 39.239 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.218    -0.421    Inst_Address_Generator/CLK_25
    SLICE_X33Y61         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.341    -0.080 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.720     0.640    Inst_Address_Generator/val_reg[16]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.097     0.737 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          4.540     5.277    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.165    39.239    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.526    
                         clock uncertainty           -0.091    39.435    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.592    38.843    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                 33.566    

Slack (MET) :             33.748ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.681ns (11.832%)  route 5.075ns (88.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 39.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.219    -0.420    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.341    -0.079 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.638     0.559    Inst_Address_Generator/val_reg[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.101     0.660 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          4.017     4.677    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X58Y92         LUT5 (Prop_lut5_I0_O)        0.239     4.916 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.420     5.336    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/enb_array[21]
    RAMB36_X2Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.156    39.230    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.293    39.523    
                         clock uncertainty           -0.091    39.432    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.084    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.084    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                 33.748    

Slack (MET) :             33.825ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.438ns (7.828%)  route 5.157ns (92.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 39.247 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.219    -0.420    Inst_Address_Generator/CLK_25
    SLICE_X33Y60         FDRE                                         r  Inst_Address_Generator/val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.341    -0.079 r  Inst_Address_Generator/val_reg[14]/Q
                         net (fo=7, routed)           0.541     0.461    Inst_Address_Generator/val_reg[14]
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.097     0.558 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          4.617     5.175    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y8          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.173    39.247    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.534    
                         clock uncertainty           -0.091    39.443    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    39.001    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 33.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.004%)  route 0.318ns (65.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.556    -0.625    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=33, routed)          0.318    -0.143    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X34Y63         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.823    -0.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y63         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.059    -0.303    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.930%)  route 0.119ns (42.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.556    -0.625    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.119    -0.342    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X40Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.824    -0.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.066    -0.545    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.212ns (63.657%)  route 0.121ns (36.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.558    -0.623    Inst_VGA/CLK_25
    SLICE_X34Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.338    Inst_VGA/Hcnt_reg__0[0]
    SLICE_X35Y61         LUT4 (Prop_lut4_I1_O)        0.048    -0.290 r  Inst_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Inst_VGA/plusOp[3]
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.826    -0.863    Inst_VGA/CLK_25
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.107    -0.503    Inst_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.213ns (63.575%)  route 0.122ns (36.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.558    -0.623    Inst_VGA/CLK_25
    SLICE_X34Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=8, routed)           0.122    -0.337    Inst_VGA/Hcnt_reg__0[0]
    SLICE_X35Y61         LUT5 (Prop_lut5_I2_O)        0.049    -0.288 r  Inst_VGA/Hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Inst_VGA/plusOp[4]
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.826    -0.863    Inst_VGA/CLK_25
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.104    -0.506    Inst_VGA/Hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.259%)  route 0.128ns (40.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.560    -0.621    Inst_VGA/CLK_25
    SLICE_X31Y59         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Inst_VGA/Vcnt_reg[5]/Q
                         net (fo=11, routed)          0.128    -0.352    Inst_VGA/Vcnt_reg__0[5]
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.307 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    Inst_VGA/plusOp__0[5]
    SLICE_X31Y59         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.828    -0.861    Inst_VGA/CLK_25
    SLICE_X31Y59         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.092    -0.529    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.327%)  route 0.121ns (36.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.558    -0.623    Inst_VGA/CLK_25
    SLICE_X34Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.338    Inst_VGA/Hcnt_reg__0[0]
    SLICE_X35Y61         LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  Inst_VGA/Hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    Inst_VGA/plusOp[2]
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.826    -0.863    Inst_VGA/CLK_25
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.091    -0.519    Inst_VGA/Hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.882%)  route 0.147ns (44.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.560    -0.621    Inst_VGA/CLK_25
    SLICE_X32Y59         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Inst_VGA/Vcnt_reg[6]/Q
                         net (fo=10, routed)          0.147    -0.333    Inst_VGA/Vcnt_reg__0[6]
    SLICE_X32Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.288 r  Inst_VGA/Vcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.288    Inst_VGA/plusOp__0[9]
    SLICE_X32Y59         FDRE                                         r  Inst_VGA/Vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.828    -0.861    Inst_VGA/CLK_25
    SLICE_X32Y59         FDRE                                         r  Inst_VGA/Vcnt_reg[9]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.092    -0.529    Inst_VGA/Vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.470%)  route 0.176ns (55.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.558    -0.623    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y64         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.306    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X44Y64         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.826    -0.863    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y64         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.070    -0.553    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.971%)  route 0.171ns (51.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.554    -0.627    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y68         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.171    -0.292    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.824    -0.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y66         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.070    -0.541    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.646%)  route 0.161ns (46.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.558    -0.623    Inst_VGA/CLK_25
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=6, routed)           0.161    -0.322    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X35Y61         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  Inst_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    Inst_VGA/plusOp[5]
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.826    -0.863    Inst_VGA/CLK_25
    SLICE_X35Y61         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.092    -0.531    Inst_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y11     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y8      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y25     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y9      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y12     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y26     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y10     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y7      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Inst_Address_Generator/val_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Inst_Address_Generator/val_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Inst_Address_Generator/val_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y59     Inst_VGA/Vcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y59     Inst_VGA/activeArea_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y79     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y62     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y79     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y62     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y59     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Inst_Address_Generator/val_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y60     Inst_Address_Generator/val_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y61     Inst_Address_Generator/val_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       17.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.697ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.341ns (22.768%)  route 1.157ns (77.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 19.209 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.290    -0.350    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.341    -0.009 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.157     1.148    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.135    19.209    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.220    19.429    
                         clock uncertainty           -0.211    19.218    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.373    18.845    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 17.697    

Slack (MET) :             17.697ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.341ns (22.768%)  route 1.157ns (77.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 19.209 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.290    -0.350    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.341    -0.009 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.157     1.148    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.135    19.209    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism              0.220    19.429    
                         clock uncertainty           -0.211    19.218    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.373    18.845    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 17.697    

Slack (MET) :             17.697ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.341ns (22.768%)  route 1.157ns (77.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 19.209 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.290    -0.350    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.341    -0.009 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.157     1.148    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.135    19.209    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.429    
                         clock uncertainty           -0.211    19.218    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.373    18.845    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 17.697    

Slack (MET) :             17.697ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.341ns (22.768%)  route 1.157ns (77.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 19.209 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.290    -0.350    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.341    -0.009 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.157     1.148    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.135    19.209    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.429    
                         clock uncertainty           -0.211    19.218    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.373    18.845    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 17.697    

Slack (MET) :             17.725ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.341ns (22.320%)  route 1.187ns (77.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.290    -0.350    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.341    -0.009 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.187     1.178    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X11Y31         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.134    19.208    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y31         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.428    
                         clock uncertainty           -0.211    19.217    
    SLICE_X11Y31         FDRE (Setup_fdre_C_R)       -0.314    18.903    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                 17.725    

Slack (MET) :             17.751ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.341ns (22.703%)  route 1.161ns (77.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.290    -0.350    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.341    -0.009 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.161     1.152    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.134    19.208    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.220    19.428    
                         clock uncertainty           -0.211    19.217    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.314    18.903    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 17.751    

Slack (MET) :             17.751ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.341ns (22.703%)  route 1.161ns (77.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.290    -0.350    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.341    -0.009 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.161     1.152    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.134    19.208    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.220    19.428    
                         clock uncertainty           -0.211    19.217    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.314    18.903    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 17.751    

Slack (MET) :             17.751ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.341ns (22.703%)  route 1.161ns (77.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.290    -0.350    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.341    -0.009 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.161     1.152    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.134    19.208    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/C
                         clock pessimism              0.220    19.428    
                         clock uncertainty           -0.211    19.217    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.314    18.903    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 17.751    

Slack (MET) :             17.751ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.341ns (22.703%)  route 1.161ns (77.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.290    -0.350    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.341    -0.009 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.161     1.152    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.134    19.208    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.428    
                         clock uncertainty           -0.211    19.217    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.314    18.903    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 17.751    

Slack (MET) :             17.751ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.341ns (22.703%)  route 1.161ns (77.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 19.208 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.290    -0.350    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.341    -0.009 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.161     1.152    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.134    19.208    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.428    
                         clock uncertainty           -0.211    19.217    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.314    18.903    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 17.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.888%)  route 0.534ns (79.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.534     0.079    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y31         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y31         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.059    -0.038    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.981%)  route 0.602ns (81.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.602     0.146    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X9Y31          FDRE (Hold_fdre_C_R)        -0.018    -0.115    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.981%)  route 0.602ns (81.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.602     0.146    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X9Y31          FDRE (Hold_fdre_C_R)        -0.018    -0.115    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.981%)  route 0.602ns (81.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.602     0.146    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y31          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X9Y31          FDRE (Hold_fdre_C_R)        -0.018    -0.115    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.588%)  route 0.661ns (82.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.661     0.205    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X10Y32         FDRE (Hold_fdre_C_R)         0.009    -0.087    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.588%)  route 0.661ns (82.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.661     0.205    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X10Y32         FDRE (Hold_fdre_C_R)         0.009    -0.087    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.588%)  route 0.661ns (82.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.661     0.205    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X10Y32         FDRE (Hold_fdre_C_R)         0.009    -0.087    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.588%)  route 0.661ns (82.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.661     0.205    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y32         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X10Y32         FDRE (Hold_fdre_C_R)         0.009    -0.087    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.714%)  route 0.655ns (82.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.655     0.200    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X9Y32          FDRE (Hold_fdre_C_R)        -0.018    -0.114    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.714%)  route 0.655ns (82.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.585    -0.596    Inst_debounce/CLK_25
    SLICE_X7Y30          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.655     0.200    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y32          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X9Y32          FDRE (Hold_fdre_C_R)        -0.018    -0.114    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.313    





