

================================================================
== Vitis HLS Report for 'ipv4_top'
================================================================
* Date:           Tue Jul 19 06:03:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ipv4_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.114 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6|  19.200 ns|  19.200 ns|    1|    1|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                     |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance              |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |ipv4_generate_ipv4_512_U0            |ipv4_generate_ipv4_512_s            |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
        |ipv4_drop_optional_ip_header_512_U0  |ipv4_drop_optional_ip_header_512_s  |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
        |process_ipv4_512_U0                  |process_ipv4_512_s                  |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
        |ipv4_lshiftWordByOctet_512_2_U0      |ipv4_lshiftWordByOctet_512_2_s      |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
        |convert_axis_to_net_axis_512_4_U0    |convert_axis_to_net_axis_512_4      |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
        |convert_axis_to_net_axis_512_U0      |convert_axis_to_net_axis_512_s      |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
        |convert_net_axis_to_axis_512_5_U0    |convert_net_axis_to_axis_512_5      |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
        |convert_net_axis_to_axis_512_U0      |convert_net_axis_to_axis_512_s      |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
        |ipv4_top_entry3_U0                   |ipv4_top_entry3                     |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        |ipv4_top_entry6_U0                   |ipv4_top_entry6                     |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        +-------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        0|     -|   14522|    7508|    -|
|Instance         |        -|     -|   11339|    2943|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|   25861|   10451|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       3|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |               Instance              |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |convert_axis_to_net_axis_512_4_U0    |convert_axis_to_net_axis_512_4      |        0|   0|   581|    37|    0|
    |convert_axis_to_net_axis_512_U0      |convert_axis_to_net_axis_512_s      |        0|   0|   581|    37|    0|
    |convert_net_axis_to_axis_512_5_U0    |convert_net_axis_to_axis_512_5      |        0|   0|   583|    43|    0|
    |convert_net_axis_to_axis_512_U0      |convert_net_axis_to_axis_512_s      |        0|   0|   583|    43|    0|
    |ipv4_drop_optional_ip_header_512_U0  |ipv4_drop_optional_ip_header_512_s  |        0|   0|  3950|   193|    0|
    |ipv4_generate_ipv4_512_U0            |ipv4_generate_ipv4_512_s            |        0|   0|  2298|   232|    0|
    |ipv4_lshiftWordByOctet_512_2_U0      |ipv4_lshiftWordByOctet_512_2_s      |        0|   0|  1162|   607|    0|
    |ipv4_top_entry3_U0                   |ipv4_top_entry3                     |        0|   0|     2|    29|    0|
    |ipv4_top_entry6_U0                   |ipv4_top_entry6                     |        0|   0|     2|    47|    0|
    |process_ipv4_512_U0                  |process_ipv4_512_s                  |        0|   0|  1597|  1675|    0|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                |                                    |        0|   0| 11339|  2943|    0|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------------+---------+------+----+-----+------+------+---------+
    |             Name            | BRAM_18K|  FF  | LUT| URAM| Depth| Bits | Size:D*B|
    +-----------------------------+---------+------+----+-----+------+------+---------+
    |local_ipv4_address_c1_U      |        0|    68|   0|    -|     2|    32|       64|
    |local_ipv4_address_c_U       |        0|     5|   0|    -|     4|    32|      128|
    |m_axis_rx_data_internal_U    |        0|  2058|   0|    -|     2|  1024|     2048|
    |m_axis_tx_data_internal_U    |        0|  2058|   0|    -|     2|  1024|     2048|
    |protocol_c2_U                |        0|    20|   0|    -|     2|     8|       16|
    |protocol_c_U                 |        0|     5|   0|    -|     4|     8|       32|
    |rx_process2dropFifo_U        |        0|  3090|   0|    -|     8|  1024|     8192|
    |rx_process2dropLengthFifo_U  |        0|    12|   0|    -|     2|     4|        8|
    |s_axis_rx_data_internal_U    |        0|  2058|   0|    -|     2|  1024|     2048|
    |s_axis_tx_data_internal_U    |        0|  2058|   0|    -|     2|  1024|     2048|
    |tx_shift2ipv4Fifo_U          |        0|  3090|   0|    -|     8|  1024|     8192|
    +-----------------------------+---------+------+----+-----+------+------+---------+
    |Total                        |        0| 14522|   0|    0|    38|  6228|    24824|
    +-----------------------------+---------+------+----+-----+------+------+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |      Source Object      |    C Type    |
+-------------------------+-----+-----+--------------+-------------------------+--------------+
|s_axis_rx_data_TDATA     |   in|  512|          axis|  s_axis_rx_data_V_data_V|       pointer|
|s_axis_rx_data_TKEEP     |   in|   64|          axis|  s_axis_rx_data_V_keep_V|       pointer|
|s_axis_rx_data_TSTRB     |   in|   64|          axis|  s_axis_rx_data_V_strb_V|       pointer|
|s_axis_rx_data_TLAST     |   in|    1|          axis|  s_axis_rx_data_V_last_V|       pointer|
|s_axis_rx_data_TVALID    |   in|    1|          axis|  s_axis_rx_data_V_last_V|       pointer|
|s_axis_rx_data_TREADY    |  out|    1|          axis|  s_axis_rx_data_V_last_V|       pointer|
|m_axis_rx_meta_V_TDATA   |  out|   64|          axis|         m_axis_rx_meta_V|       pointer|
|m_axis_rx_meta_V_TVALID  |  out|    1|          axis|         m_axis_rx_meta_V|       pointer|
|m_axis_rx_meta_V_TREADY  |   in|    1|          axis|         m_axis_rx_meta_V|       pointer|
|m_axis_rx_data_TDATA     |  out|  512|          axis|  m_axis_rx_data_V_data_V|       pointer|
|m_axis_rx_data_TKEEP     |  out|   64|          axis|  m_axis_rx_data_V_keep_V|       pointer|
|m_axis_rx_data_TSTRB     |  out|   64|          axis|  m_axis_rx_data_V_strb_V|       pointer|
|m_axis_rx_data_TLAST     |  out|    1|          axis|  m_axis_rx_data_V_last_V|       pointer|
|m_axis_rx_data_TVALID    |  out|    1|          axis|  m_axis_rx_data_V_last_V|       pointer|
|m_axis_rx_data_TREADY    |   in|    1|          axis|  m_axis_rx_data_V_last_V|       pointer|
|s_axis_tx_meta_V_TDATA   |   in|   64|          axis|         s_axis_tx_meta_V|       pointer|
|s_axis_tx_meta_V_TVALID  |   in|    1|          axis|         s_axis_tx_meta_V|       pointer|
|s_axis_tx_meta_V_TREADY  |  out|    1|          axis|         s_axis_tx_meta_V|       pointer|
|s_axis_tx_data_TDATA     |   in|  512|          axis|  s_axis_tx_data_V_data_V|       pointer|
|s_axis_tx_data_TKEEP     |   in|   64|          axis|  s_axis_tx_data_V_keep_V|       pointer|
|s_axis_tx_data_TSTRB     |   in|   64|          axis|  s_axis_tx_data_V_strb_V|       pointer|
|s_axis_tx_data_TLAST     |   in|    1|          axis|  s_axis_tx_data_V_last_V|       pointer|
|s_axis_tx_data_TVALID    |   in|    1|          axis|  s_axis_tx_data_V_last_V|       pointer|
|s_axis_tx_data_TREADY    |  out|    1|          axis|  s_axis_tx_data_V_last_V|       pointer|
|m_axis_tx_data_TDATA     |  out|  512|          axis|  m_axis_tx_data_V_data_V|       pointer|
|m_axis_tx_data_TKEEP     |  out|   64|          axis|  m_axis_tx_data_V_keep_V|       pointer|
|m_axis_tx_data_TSTRB     |  out|   64|          axis|  m_axis_tx_data_V_strb_V|       pointer|
|m_axis_tx_data_TLAST     |  out|    1|          axis|  m_axis_tx_data_V_last_V|       pointer|
|m_axis_tx_data_TVALID    |  out|    1|          axis|  m_axis_tx_data_V_last_V|       pointer|
|m_axis_tx_data_TREADY    |   in|    1|          axis|  m_axis_tx_data_V_last_V|       pointer|
|local_ipv4_address       |   in|   32|       ap_none|       local_ipv4_address|        scalar|
|protocol                 |   in|    8|       ap_none|                 protocol|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_none|                 ipv4_top|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_none|                 ipv4_top|  return value|
+-------------------------+-----+-----+--------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%protocol_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %protocol" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 10 'read' 'protocol_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%local_ipv4_address_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %local_ipv4_address" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 11 'read' 'local_ipv4_address_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%protocol_c2 = alloca i64 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 12 'alloca' 'protocol_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_ipv4_address_c1 = alloca i64 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:250]   --->   Operation 13 'alloca' 'local_ipv4_address_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%protocol_c = alloca i64 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 14 'alloca' 'protocol_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%local_ipv4_address_c = alloca i64 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:250]   --->   Operation 15 'alloca' 'local_ipv4_address_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%protocol_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %protocol" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 16 'read' 'protocol_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%local_ipv4_address_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %local_ipv4_address" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 17 'read' 'local_ipv4_address_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.16ns)   --->   "%call_ln251 = call void @ipv4_top.entry3, i32 %local_ipv4_address_read, i8 %protocol_read, i32 %local_ipv4_address_c1, i8 %protocol_c2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 18 'call' 'call_ln251' <Predicate = true> <Delay = 1.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln313 = call void @convert_axis_to_net_axis<512>4, i512 %s_axis_rx_data_V_data_V, i64 %s_axis_rx_data_V_keep_V, i64 %s_axis_rx_data_V_strb_V, i1 %s_axis_rx_data_V_last_V, i1024 %s_axis_rx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:313]   --->   Operation 19 'call' 'call_ln313' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln313 = call void @convert_axis_to_net_axis<512>4, i512 %s_axis_rx_data_V_data_V, i64 %s_axis_rx_data_V_keep_V, i64 %s_axis_rx_data_V_strb_V, i1 %s_axis_rx_data_V_last_V, i1024 %s_axis_rx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:313]   --->   Operation 20 'call' 'call_ln313' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln316 = call void @convert_axis_to_net_axis<512>, i512 %s_axis_tx_data_V_data_V, i64 %s_axis_tx_data_V_keep_V, i64 %s_axis_tx_data_V_strb_V, i1 %s_axis_tx_data_V_last_V, i1024 %s_axis_tx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:316]   --->   Operation 21 'call' 'call_ln316' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [4/4] (0.00ns)   --->   "%call_ln269 = call void @process_ipv4<512>, i64 %m_axis_rx_meta_V, i1024 %s_axis_rx_data_internal, i1 %header_ready, i16 %header_idx, i160 %header_header_V, i1024 %rx_process2dropFifo, i1 %metaWritten, i4 %rx_process2dropLengthFifo" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:269]   --->   Operation 22 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln316 = call void @convert_axis_to_net_axis<512>, i512 %s_axis_tx_data_V_data_V, i64 %s_axis_tx_data_V_keep_V, i64 %s_axis_tx_data_V_strb_V, i1 %s_axis_tx_data_V_last_V, i1024 %s_axis_tx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:316]   --->   Operation 23 'call' 'call_ln316' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 24 [3/3] (0.00ns)   --->   "%call_ln319 = call void @convert_net_axis_to_axis<512>5, i512 %m_axis_rx_data_V_data_V, i64 %m_axis_rx_data_V_keep_V, i64 %m_axis_rx_data_V_strb_V, i1 %m_axis_rx_data_V_last_V, i1024 %m_axis_rx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:319]   --->   Operation 24 'call' 'call_ln319' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 25 [3/3] (0.00ns)   --->   "%call_ln322 = call void @convert_net_axis_to_axis<512>, i512 %m_axis_tx_data_V_data_V, i64 %m_axis_tx_data_V_keep_V, i64 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i1024 %m_axis_tx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:322]   --->   Operation 25 'call' 'call_ln322' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 26 [3/4] (0.00ns)   --->   "%call_ln269 = call void @process_ipv4<512>, i64 %m_axis_rx_meta_V, i1024 %s_axis_rx_data_internal, i1 %header_ready, i16 %header_idx, i160 %header_header_V, i1024 %rx_process2dropFifo, i1 %metaWritten, i4 %rx_process2dropLengthFifo" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:269]   --->   Operation 26 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 27 [2/3] (1.16ns)   --->   "%call_ln319 = call void @convert_net_axis_to_axis<512>5, i512 %m_axis_rx_data_V_data_V, i64 %m_axis_rx_data_V_keep_V, i64 %m_axis_rx_data_V_strb_V, i1 %m_axis_rx_data_V_last_V, i1024 %m_axis_rx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:319]   --->   Operation 27 'call' 'call_ln319' <Predicate = true> <Delay = 1.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 28 [2/3] (1.16ns)   --->   "%call_ln322 = call void @convert_net_axis_to_axis<512>, i512 %m_axis_tx_data_V_data_V, i64 %m_axis_tx_data_V_keep_V, i64 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i1024 %m_axis_tx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:322]   --->   Operation 28 'call' 'call_ln322' <Predicate = true> <Delay = 1.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 29 [2/4] (0.00ns)   --->   "%call_ln269 = call void @process_ipv4<512>, i64 %m_axis_rx_meta_V, i1024 %s_axis_rx_data_internal, i1 %header_ready, i16 %header_idx, i160 %header_header_V, i1024 %rx_process2dropFifo, i1 %metaWritten, i4 %rx_process2dropLengthFifo" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:269]   --->   Operation 29 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln276 = call void @ipv4_lshiftWordByOctet<512, 2>, i1 %ls_writeRemainder, i512 %prevWord_data_V, i64 %prevWord_keep_V, i1024 %tx_shift2ipv4Fifo, i1024 %s_axis_tx_data_internal, i1 %ls_firstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:276]   --->   Operation 30 'call' 'call_ln276' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%call_ln250 = call void @ipv4_top.entry6, i32 %local_ipv4_address_c1, i8 %protocol_c2, i32 %local_ipv4_address_c, i8 %protocol_c" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:250]   --->   Operation 31 'call' 'call_ln250' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 32 [1/3] (0.00ns)   --->   "%call_ln319 = call void @convert_net_axis_to_axis<512>5, i512 %m_axis_rx_data_V_data_V, i64 %m_axis_rx_data_V_keep_V, i64 %m_axis_rx_data_V_strb_V, i1 %m_axis_rx_data_V_last_V, i1024 %m_axis_rx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:319]   --->   Operation 32 'call' 'call_ln319' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 33 [1/3] (0.00ns)   --->   "%call_ln322 = call void @convert_net_axis_to_axis<512>, i512 %m_axis_tx_data_V_data_V, i64 %m_axis_tx_data_V_keep_V, i64 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i1024 %m_axis_tx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:322]   --->   Operation 33 'call' 'call_ln322' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 34 [1/4] (0.00ns)   --->   "%call_ln269 = call void @process_ipv4<512>, i64 %m_axis_rx_meta_V, i1024 %s_axis_rx_data_internal, i1 %header_ready, i16 %header_idx, i160 %header_header_V, i1024 %rx_process2dropFifo, i1 %metaWritten, i4 %rx_process2dropLengthFifo" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:269]   --->   Operation 34 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln276 = call void @ipv4_lshiftWordByOctet<512, 2>, i1 %ls_writeRemainder, i512 %prevWord_data_V, i64 %prevWord_keep_V, i1024 %tx_shift2ipv4Fifo, i1024 %s_axis_tx_data_internal, i1 %ls_firstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:276]   --->   Operation 35 'call' 'call_ln276' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln271 = call void @ipv4_drop_optional_ip_header<512>, i3 %doh_state, i512 %prevWord_data_V_1, i64 %prevWord_keep_V_1, i4 %rx_process2dropLengthFifo, i1024 %rx_process2dropFifo, i4 %length_V, i1024 %m_axis_rx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:271]   --->   Operation 36 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln277 = call void @ipv4_generate_ipv4<512>, i64 %s_axis_tx_meta_V, i32 %local_ipv4_address_c, i8 %protocol_c, i2 %gi_state, i16 %header_idx_1, i160 %header_header_V_1, i1024 %m_axis_tx_data_internal, i1024 %tx_shift2ipv4Fifo" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:277]   --->   Operation 37 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_1"   --->   Operation 38 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @m_axis_rx_data_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %m_axis_rx_data_internal, i1024 %m_axis_rx_data_internal"   --->   Operation 39 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @m_axis_tx_data_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %m_axis_tx_data_internal, i1024 %m_axis_tx_data_internal"   --->   Operation 40 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_process2dropFifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i1024 %rx_process2dropFifo, i1024 %rx_process2dropFifo"   --->   Operation 41 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @rx_process2dropLengthFifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i4 %rx_process2dropLengthFifo, i4 %rx_process2dropLengthFifo"   --->   Operation 42 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @s_axis_rx_data_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %s_axis_rx_data_internal, i1024 %s_axis_rx_data_internal"   --->   Operation 43 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @s_axis_tx_data_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %s_axis_tx_data_internal, i1024 %s_axis_tx_data_internal"   --->   Operation 44 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @tx_shift2ipv4Fifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i1024 %tx_shift2ipv4Fifo, i1024 %tx_shift2ipv4Fifo"   --->   Operation 45 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 46 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_rx_data_V_data_V, i64 %s_axis_rx_data_V_keep_V, i64 %s_axis_rx_data_V_strb_V, i1 %s_axis_rx_data_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %s_axis_rx_data_V_data_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_rx_data_V_keep_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_rx_data_V_strb_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_rx_data_V_last_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m_axis_rx_meta_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_rx_meta_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_rx_data_V_data_V, i64 %m_axis_rx_data_V_keep_V, i64 %m_axis_rx_data_V_strb_V, i1 %m_axis_rx_data_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_rx_data_V_data_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_rx_data_V_keep_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_rx_data_V_strb_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_rx_data_V_last_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axis_tx_meta_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_tx_meta_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tx_data_V_data_V, i64 %s_axis_tx_data_V_keep_V, i64 %s_axis_tx_data_V_strb_V, i1 %s_axis_tx_data_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %s_axis_tx_data_V_data_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_tx_data_V_keep_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_tx_data_V_strb_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_tx_data_V_last_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_tx_data_V_data_V, i64 %m_axis_tx_data_V_keep_V, i64 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_tx_data_V_data_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_tx_data_V_keep_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_tx_data_V_strb_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_tx_data_V_last_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %local_ipv4_address"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_ipv4_address, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %protocol"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %protocol, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_process2dropFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @local_ipv4_address_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %local_ipv4_address_c, i32 %local_ipv4_address_c" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:250]   --->   Operation 83 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln250 = specinterface void @_ssdm_op_SpecInterface, i32 %local_ipv4_address_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:250]   --->   Operation 84 'specinterface' 'specinterface_ln250' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @protocol_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i8 %protocol_c, i8 %protocol_c" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 85 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln251 = specinterface void @_ssdm_op_SpecInterface, i8 %protocol_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 86 'specinterface' 'specinterface_ln251' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @local_ipv4_address_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %local_ipv4_address_c1, i32 %local_ipv4_address_c1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:250]   --->   Operation 87 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln250 = specinterface void @_ssdm_op_SpecInterface, i32 %local_ipv4_address_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:250]   --->   Operation 88 'specinterface' 'specinterface_ln250' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @protocol_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i8 %protocol_c2, i8 %protocol_c2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 89 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln251 = specinterface void @_ssdm_op_SpecInterface, i8 %protocol_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 90 'specinterface' 'specinterface_ln251' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln271 = call void @ipv4_drop_optional_ip_header<512>, i3 %doh_state, i512 %prevWord_data_V_1, i64 %prevWord_keep_V_1, i4 %rx_process2dropLengthFifo, i1024 %rx_process2dropFifo, i4 %length_V, i1024 %m_axis_rx_data_internal" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:271]   --->   Operation 91 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln277 = call void @ipv4_generate_ipv4<512>, i64 %s_axis_tx_meta_V, i32 %local_ipv4_address_c, i8 %protocol_c, i2 %gi_state, i16 %header_idx_1, i160 %header_header_V_1, i1024 %m_axis_tx_data_internal, i1024 %tx_shift2ipv4Fifo" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:277]   --->   Operation 92 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln334 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:334]   --->   Operation 93 'ret' 'ret_ln334' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ s_axis_rx_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_rx_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_rx_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_rx_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_meta_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tx_meta_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tx_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tx_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tx_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tx_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tx_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tx_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tx_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tx_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ local_ipv4_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ protocol]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axis_rx_data_internal]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ s_axis_tx_data_internal]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ m_axis_rx_data_internal]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ m_axis_tx_data_internal]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ header_ready]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rx_process2dropFifo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ metaWritten]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rx_process2dropLengthFifo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ doh_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ length_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ls_writeRemainder]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tx_shift2ipv4Fifo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ ls_firstWord]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ gi_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ header_idx_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ header_header_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
protocol_c2              (alloca              ) [ 0011111111]
local_ipv4_address_c1    (alloca              ) [ 0011111111]
protocol_c               (alloca              ) [ 0011111111]
local_ipv4_address_c     (alloca              ) [ 0011111111]
protocol_read            (read                ) [ 0000000000]
local_ipv4_address_read  (read                ) [ 0000000000]
call_ln251               (call                ) [ 0000000000]
call_ln313               (call                ) [ 0000000000]
call_ln316               (call                ) [ 0000000000]
call_ln250               (call                ) [ 0000000000]
call_ln319               (call                ) [ 0000000000]
call_ln322               (call                ) [ 0000000000]
call_ln269               (call                ) [ 0000000000]
call_ln276               (call                ) [ 0000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000000]
empty                    (specchannel         ) [ 0000000000]
empty_39                 (specchannel         ) [ 0000000000]
empty_40                 (specchannel         ) [ 0000000000]
empty_41                 (specchannel         ) [ 0000000000]
empty_42                 (specchannel         ) [ 0000000000]
empty_43                 (specchannel         ) [ 0000000000]
empty_44                 (specchannel         ) [ 0000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_45                 (specchannel         ) [ 0000000000]
specinterface_ln250      (specinterface       ) [ 0000000000]
empty_46                 (specchannel         ) [ 0000000000]
specinterface_ln251      (specinterface       ) [ 0000000000]
empty_47                 (specchannel         ) [ 0000000000]
specinterface_ln250      (specinterface       ) [ 0000000000]
empty_48                 (specchannel         ) [ 0000000000]
specinterface_ln251      (specinterface       ) [ 0000000000]
call_ln271               (call                ) [ 0000000000]
call_ln277               (call                ) [ 0000000000]
ret_ln334                (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_rx_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_rx_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_rx_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_rx_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_rx_meta_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_meta_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_rx_data_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_rx_data_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_rx_data_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_rx_data_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_tx_meta_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_meta_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_tx_data_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_tx_data_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axis_tx_data_V_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_axis_tx_data_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="m_axis_tx_data_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="m_axis_tx_data_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="m_axis_tx_data_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="m_axis_tx_data_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="local_ipv4_address">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_ipv4_address"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="protocol">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="protocol"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="s_axis_rx_data_internal">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="s_axis_tx_data_internal">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="m_axis_rx_data_internal">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="m_axis_tx_data_internal">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="header_ready">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="header_idx">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="header_header_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="rx_process2dropFifo">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropFifo"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="metaWritten">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="rx_process2dropLengthFifo">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropLengthFifo"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="doh_state">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doh_state"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="prevWord_data_V_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="prevWord_keep_V_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="length_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="ls_writeRemainder">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_writeRemainder"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="prevWord_data_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="prevWord_keep_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="tx_shift2ipv4Fifo">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2ipv4Fifo"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="ls_firstWord">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_firstWord"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="gi_state">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gi_state"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="header_idx_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="header_header_V_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipv4_top.entry3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convert_axis_to_net_axis<512>4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convert_axis_to_net_axis<512>"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_ipv4<512>"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convert_net_axis_to_axis<512>5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convert_net_axis_to_axis<512>"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipv4_lshiftWordByOctet<512, 2>"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipv4_top.entry6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipv4_drop_optional_ip_header<512>"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipv4_generate_ipv4<512>"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_internal_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_internal_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropFifo_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropLengthFifo_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_data_internal_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_internal_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2ipv4Fifo_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_ipv4_address_c_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="protocol_c_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_ipv4_address_c1_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="protocol_c2_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="protocol_c2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="protocol_c2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="local_ipv4_address_c1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_ipv4_address_c1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="protocol_c_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="protocol_c/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="local_ipv4_address_c_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_ipv4_address_c/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="protocol_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_ipv4_address_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_ipv4_generate_ipv4_512_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="7"/>
<pin id="206" dir="0" index="3" bw="8" slack="7"/>
<pin id="207" dir="0" index="4" bw="2" slack="0"/>
<pin id="208" dir="0" index="5" bw="16" slack="0"/>
<pin id="209" dir="0" index="6" bw="160" slack="0"/>
<pin id="210" dir="0" index="7" bw="1024" slack="0"/>
<pin id="211" dir="0" index="8" bw="1024" slack="0"/>
<pin id="212" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln277/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_ipv4_drop_optional_ip_header_512_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="0" index="2" bw="512" slack="0"/>
<pin id="224" dir="0" index="3" bw="64" slack="0"/>
<pin id="225" dir="0" index="4" bw="4" slack="0"/>
<pin id="226" dir="0" index="5" bw="1024" slack="0"/>
<pin id="227" dir="0" index="6" bw="4" slack="0"/>
<pin id="228" dir="0" index="7" bw="1024" slack="0"/>
<pin id="229" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln271/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_process_ipv4_512_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="1024" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="0" index="4" bw="16" slack="0"/>
<pin id="244" dir="0" index="5" bw="160" slack="0"/>
<pin id="245" dir="0" index="6" bw="1024" slack="0"/>
<pin id="246" dir="0" index="7" bw="1" slack="0"/>
<pin id="247" dir="0" index="8" bw="4" slack="0"/>
<pin id="248" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln269/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_ipv4_lshiftWordByOctet_512_2_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="512" slack="0"/>
<pin id="262" dir="0" index="3" bw="64" slack="0"/>
<pin id="263" dir="0" index="4" bw="1024" slack="0"/>
<pin id="264" dir="0" index="5" bw="1024" slack="0"/>
<pin id="265" dir="0" index="6" bw="1" slack="0"/>
<pin id="266" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln276/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_convert_axis_to_net_axis_512_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="512" slack="0"/>
<pin id="277" dir="0" index="2" bw="64" slack="0"/>
<pin id="278" dir="0" index="3" bw="64" slack="0"/>
<pin id="279" dir="0" index="4" bw="1" slack="0"/>
<pin id="280" dir="0" index="5" bw="1024" slack="0"/>
<pin id="281" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln313/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_convert_axis_to_net_axis_512_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="512" slack="0"/>
<pin id="291" dir="0" index="2" bw="64" slack="0"/>
<pin id="292" dir="0" index="3" bw="64" slack="0"/>
<pin id="293" dir="0" index="4" bw="1" slack="0"/>
<pin id="294" dir="0" index="5" bw="1024" slack="0"/>
<pin id="295" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln316/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_convert_net_axis_to_axis_512_5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="512" slack="0"/>
<pin id="305" dir="0" index="2" bw="64" slack="0"/>
<pin id="306" dir="0" index="3" bw="64" slack="0"/>
<pin id="307" dir="0" index="4" bw="1" slack="0"/>
<pin id="308" dir="0" index="5" bw="1024" slack="0"/>
<pin id="309" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln319/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_convert_net_axis_to_axis_512_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="512" slack="0"/>
<pin id="319" dir="0" index="2" bw="64" slack="0"/>
<pin id="320" dir="0" index="3" bw="64" slack="0"/>
<pin id="321" dir="0" index="4" bw="1" slack="0"/>
<pin id="322" dir="0" index="5" bw="1024" slack="0"/>
<pin id="323" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln322/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="call_ln251_ipv4_top_entry3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="0" index="3" bw="32" slack="1"/>
<pin id="335" dir="0" index="4" bw="8" slack="1"/>
<pin id="336" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln251/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="call_ln250_ipv4_top_entry6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="6"/>
<pin id="343" dir="0" index="2" bw="8" slack="6"/>
<pin id="344" dir="0" index="3" bw="32" slack="6"/>
<pin id="345" dir="0" index="4" bw="8" slack="6"/>
<pin id="346" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln250/7 "/>
</bind>
</comp>

<comp id="348" class="1005" name="protocol_c2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="protocol_c2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="local_ipv4_address_c1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_ipv4_address_c1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="protocol_c_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="6"/>
<pin id="362" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="protocol_c "/>
</bind>
</comp>

<comp id="366" class="1005" name="local_ipv4_address_c_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="6"/>
<pin id="368" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="local_ipv4_address_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="88" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="88" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="88" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="88" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="86" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="213"><net_src comp="108" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="215"><net_src comp="78" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="216"><net_src comp="80" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="217"><net_src comp="82" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="219"><net_src comp="74" pin="0"/><net_sink comp="202" pin=8"/></net>

<net id="230"><net_src comp="106" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="62" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="64" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="220" pin=5"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="220" pin=6"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="220" pin=7"/></net>

<net id="249"><net_src comp="96" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="238" pin=5"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="238" pin=7"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="238" pin=8"/></net>

<net id="267"><net_src comp="102" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="74" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="273"><net_src comp="76" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="282"><net_src comp="92" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="2" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="286"><net_src comp="6" pin="0"/><net_sink comp="274" pin=4"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="274" pin=5"/></net>

<net id="296"><net_src comp="94" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="288" pin=4"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="288" pin=5"/></net>

<net id="310"><net_src comp="98" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="12" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="302" pin=5"/></net>

<net id="324"><net_src comp="100" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="30" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="316" pin=5"/></net>

<net id="337"><net_src comp="90" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="196" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="190" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="347"><net_src comp="104" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="174" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="357"><net_src comp="178" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="330" pin=3"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="363"><net_src comp="182" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="202" pin=3"/></net>

<net id="369"><net_src comp="186" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="340" pin=3"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="202" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_rx_meta_V | {7 }
	Port: m_axis_rx_data_V_data_V | {7 }
	Port: m_axis_rx_data_V_keep_V | {7 }
	Port: m_axis_rx_data_V_strb_V | {7 }
	Port: m_axis_rx_data_V_last_V | {7 }
	Port: m_axis_tx_data_V_data_V | {7 }
	Port: m_axis_tx_data_V_keep_V | {7 }
	Port: m_axis_tx_data_V_strb_V | {7 }
	Port: m_axis_tx_data_V_last_V | {7 }
	Port: s_axis_rx_data_internal | {3 }
	Port: s_axis_tx_data_internal | {5 }
	Port: m_axis_rx_data_internal | {9 }
	Port: m_axis_tx_data_internal | {9 }
	Port: header_ready | {5 }
	Port: header_idx | {5 }
	Port: header_header_V | {5 }
	Port: rx_process2dropFifo | {5 }
	Port: metaWritten | {5 }
	Port: rx_process2dropLengthFifo | {6 }
	Port: doh_state | {8 }
	Port: prevWord_data_V_1 | {9 }
	Port: prevWord_keep_V_1 | {9 }
	Port: length_V | {8 }
	Port: ls_writeRemainder | {6 }
	Port: prevWord_data_V | {6 }
	Port: prevWord_keep_V | {6 }
	Port: tx_shift2ipv4Fifo | {7 }
	Port: ls_firstWord | {7 }
	Port: gi_state | {8 }
	Port: header_idx_1 | {8 }
	Port: header_header_V_1 | {8 }
 - Input state : 
	Port: ipv4_top : s_axis_rx_data_V_data_V | {2 }
	Port: ipv4_top : s_axis_rx_data_V_keep_V | {2 }
	Port: ipv4_top : s_axis_rx_data_V_strb_V | {2 }
	Port: ipv4_top : s_axis_rx_data_V_last_V | {2 }
	Port: ipv4_top : s_axis_tx_meta_V | {8 }
	Port: ipv4_top : s_axis_tx_data_V_data_V | {4 }
	Port: ipv4_top : s_axis_tx_data_V_keep_V | {4 }
	Port: ipv4_top : s_axis_tx_data_V_strb_V | {4 }
	Port: ipv4_top : s_axis_tx_data_V_last_V | {4 }
	Port: ipv4_top : local_ipv4_address | {1 }
	Port: ipv4_top : protocol | {1 }
	Port: ipv4_top : s_axis_rx_data_internal | {4 }
	Port: ipv4_top : s_axis_tx_data_internal | {6 }
	Port: ipv4_top : m_axis_rx_data_internal | {5 }
	Port: ipv4_top : m_axis_tx_data_internal | {5 }
	Port: ipv4_top : header_ready | {5 }
	Port: ipv4_top : header_idx | {5 }
	Port: ipv4_top : header_header_V | {5 }
	Port: ipv4_top : rx_process2dropFifo | {8 }
	Port: ipv4_top : metaWritten | {5 }
	Port: ipv4_top : rx_process2dropLengthFifo | {8 }
	Port: ipv4_top : doh_state | {8 }
	Port: ipv4_top : prevWord_data_V_1 | {9 }
	Port: ipv4_top : prevWord_keep_V_1 | {9 }
	Port: ipv4_top : length_V | {8 }
	Port: ipv4_top : ls_writeRemainder | {6 }
	Port: ipv4_top : prevWord_data_V | {6 }
	Port: ipv4_top : prevWord_keep_V | {6 }
	Port: ipv4_top : tx_shift2ipv4Fifo | {8 }
	Port: ipv4_top : ls_firstWord | {7 }
	Port: ipv4_top : gi_state | {8 }
	Port: ipv4_top : header_idx_1 | {8 }
	Port: ipv4_top : header_header_V_1 | {8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |      grp_ipv4_generate_ipv4_512_s_fu_202      | 0.419857|   3653  |    96   |
|          | grp_ipv4_drop_optional_ip_header_512_s_fu_220 | 0.485571|   3364  |    54   |
|          |         grp_process_ipv4_512_s_fu_238         |  0.387  |   1608  |   1462  |
|          |   grp_ipv4_lshiftWordByOctet_512_2_s_fu_258   | 1.19386 |   581   |   516   |
|   call   |   grp_convert_axis_to_net_axis_512_4_fu_274   |    0    |   578   |    0    |
|          |   grp_convert_axis_to_net_axis_512_s_fu_288   |    0    |   578   |    0    |
|          |   grp_convert_net_axis_to_axis_512_5_fu_302   |    0    |   578   |    0    |
|          |   grp_convert_net_axis_to_axis_512_s_fu_316   |    0    |   578   |    0    |
|          |       call_ln251_ipv4_top_entry3_fu_330       |    0    |    0    |    0    |
|          |       call_ln250_ipv4_top_entry6_fu_340       |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   read   |                grp_read_fu_190                |    0    |    0    |    0    |
|          |                grp_read_fu_196                |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               | 2.48629 |  11518  |   2128  |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|local_ipv4_address_c1_reg_354|   32   |
| local_ipv4_address_c_reg_366|   32   |
|     protocol_c2_reg_348     |    8   |
|      protocol_c_reg_360     |    8   |
+-----------------------------+--------+
|            Total            |   80   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |  11518 |  2128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  11598 |  2128  |
+-----------+--------+--------+--------+
