set NETLIST_CACHE(Mux32Bit8to1,cells) {{schematic mux42132bbits} {schematic mux32bit221}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Mux32Bit8to1,version) MMI_SUE4.4.0
set NETLIST_CACHE(Mux32Bit8to1) {{module Mux32Bit8to1 (A, B, C, D, E, F, G, H, out, s);} {	input	[31:0]	A;} {	input	[31:0]	B;} {	input	[31:0]	C;} {	input	[31:0]	D;} {	input	[31:0]	E;} {	input	[31:0]	F;} {	input	[31:0]	G;} {	input	[31:0]	H;} {	input	[2:0]	s;} {	output	[31:0]	out;} { } {	wire	[31:0]	net_1;} {	wire	[31:0]	net_2;} { } {	mux42132bbits mux42132bbits(.y(net_2[31:0]), .a(A[31:0]), } {		.b(B[31:0]), .s(s[1:0]), .c(C[31:0]), .d(D[31:0]));} {	mux32bit221 mux32bit221(.b(net_1[31:0]), .a(net_2[31:0]), } {		.y(out[31:0]), .s(s[2]));} {	mux42132bbits mux42132bbits_1(.y(net_1[31:0]), .s(s[1:0]), } {		.a(E[31:0]), .b(F[31:0]), .c(G[31:0]), .d(H[31:0]));} {} {endmodule		// Mux32Bit8to1} {}}
set NETLIST_CACHE(Mux32Bit8to1,names) {{300 580 {1 s[1:0]}} {560 500 {0 net_1[31:0]}} {360 520 {0 F[31:0]}} {640 420 {0 net_1[31:0]}} {840 400 {0 out[31:0]} {2 out[31:0]}} {300 330 {1 A[31:0]}} {300 610 {1 s[2]}} {360 540 {0 G[31:0]}} {300 350 {1 B[31:0]}} {510 590 {0 mux42132bbits_1}} {510 420 {0 mux42132bbits}} {360 560 {0 H[31:0]}} {300 370 {1 C[31:0]}} {680 520 {0 s[2]}} {360 580 {0 s[1:0]}} {360 410 {0 s[1:0]}} {740 480 {0 mux32bit221}} {300 390 {1 D[31:0]}} {360 330 {0 A[31:0]}} {300 500 {1 E[31:0]}} {360 350 {0 B[31:0]}} {560 330 {0 net_2[31:0]}} {300 520 {1 F[31:0]}} {360 370 {0 C[31:0]}} {300 540 {1 G[31:0]}} {360 390 {0 D[31:0]}} {300 560 {1 H[31:0]}} {640 400 {0 net_2[31:0]}} {360 500 {0 E[31:0]}}}
set NETLIST_CACHE(Mux32Bit8to1,wires) {{300 560 360 560 H[31:0]} {300 520 360 520 F[31:0]} {300 540 360 540 G[31:0]} {300 500 360 500 E[31:0]} {340 580 360 580 s[1:0]} {300 580 340 580 s[1:0]} {340 410 360 410 s[1:0]} {340 410 340 580 s[1:0]} {300 370 360 370 C[31:0]} {300 390 360 390 D[31:0]} {300 330 360 330 A[31:0]} {300 350 360 350 B[31:0]} {680 520 680 610 s[2]} {580 400 640 400 net_2[31:0]} {580 330 580 400 net_2[31:0]} {580 420 640 420 net_1[31:0]} {580 420 580 500 net_1[31:0]} {300 610 680 610 s[2]} {560 330 580 330 net_2[31:0]} {560 500 580 500 net_1[31:0]}}
