$comment
	File created using the following command:
		vcd file U-LALA.msim.vcd -direction
$end
$date
	Mon Mar 11 22:40:09 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module divisor_vlg_vec_tst $end
$var reg 4 ! d [3:0] $end
$var reg 4 " m [3:0] $end
$var wire 1 # q [3] $end
$var wire 1 $ q [2] $end
$var wire 1 % q [1] $end
$var wire 1 & q [0] $end
$var wire 1 ' r [3] $end
$var wire 1 ( r [2] $end
$var wire 1 ) r [1] $end
$var wire 1 * r [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 Add3~2_combout $end
$var wire 1 3 Add6~2_combout $end
$var wire 1 4 Add0~1 $end
$var wire 1 5 Add0~3 $end
$var wire 1 6 Add0~5 $end
$var wire 1 7 Add0~6_combout $end
$var wire 1 8 Add0~4_combout $end
$var wire 1 9 ac~5_combout $end
$var wire 1 : Add0~2_combout $end
$var wire 1 ; ac~6_combout $end
$var wire 1 < Add3~1 $end
$var wire 1 = Add3~3 $end
$var wire 1 > Add3~5 $end
$var wire 1 ? Add3~6_combout $end
$var wire 1 @ Add0~0_combout $end
$var wire 1 A ac~4_combout $end
$var wire 1 B ac~7_combout $end
$var wire 1 C Add6~1 $end
$var wire 1 D Add6~3 $end
$var wire 1 E Add6~4_combout $end
$var wire 1 F ac~9_combout $end
$var wire 1 G Add3~0_combout $end
$var wire 1 H ac~8_combout $end
$var wire 1 I Add3~4_combout $end
$var wire 1 J ac~15_combout $end
$var wire 1 K Add6~5 $end
$var wire 1 L Add6~6_combout $end
$var wire 1 M ac~10_combout $end
$var wire 1 N Add9~1 $end
$var wire 1 O Add9~3 $end
$var wire 1 P Add9~5 $end
$var wire 1 Q Add9~6_combout $end
$var wire 1 R Add9~0_combout $end
$var wire 1 S ac~12_combout $end
$var wire 1 T Add6~0_combout $end
$var wire 1 U ac~11_combout $end
$var wire 1 V Add9~2_combout $end
$var wire 1 W ac~13_combout $end
$var wire 1 X Add9~4_combout $end
$var wire 1 Y ac~14_combout $end
$var wire 1 Z ac~16_combout $end
$var wire 1 [ d~combout [3] $end
$var wire 1 \ d~combout [2] $end
$var wire 1 ] d~combout [1] $end
$var wire 1 ^ d~combout [0] $end
$var wire 1 _ m~combout [3] $end
$var wire 1 ` m~combout [2] $end
$var wire 1 a m~combout [1] $end
$var wire 1 b m~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 !
b10 "
0&
0%
1$
0#
1*
0)
0(
0'
x+
0,
1-
x.
1/
10
11
02
13
14
15
06
17
18
09
1:
0;
1<
0=
1>
0?
1@
1A
0B
1C
1D
1E
0F
0G
0H
0I
0J
0K
1L
0M
1N
1O
0P
1Q
1R
1S
0T
0U
1V
0W
1X
0Y
0Z
1^
0]
0\
1[
0b
1a
0`
0_
$end
#1000000
