728 5.3 0.4 3:29.37
728 5.6 0.4 3:29.43
728 11.1 0.4 3:29.48
728 4.8 0.4 3:29.54
728 4.5 0.4 3:29.60
728 5.3 0.4 3:29.65
728 5.0 0.4 3:29.71
728 5.3 0.4 3:29.76
728 5.6 0.4 3:29.81
728 5.6 0.4 3:29.87
728 10.5 0.4 3:29.93
728 4.8 0.4 3:30.00
728 11.1 0.4 3:30.06
728 11.1 0.4 3:30.12
728 5.3 0.4 3:30.17
728 5.0 0.4 3:30.22
728 5.3 0.4 3:30.28
728 4.5 0.4 3:30.34
728 10.5 0.4 3:30.40
728 4.8 0.4 3:30.46
728 5.6 0.4 3:30.51
728 4.8 0.4 3:30.57
728 10.5 0.4 3:30.63
728 5.6 0.4 3:30.68
728 4.3 0.4 3:30.73
728 0.0 0.4 3:30.78
728 5.6 0.4 3:30.82
728 5.6 0.4 3:30.87
728 10.5 0.4 3:30.93
728 5.6 0.4 3:30.98
728 11.8 0.4 3:31.04
728 5.6 0.4 3:31.09
728 0.0 0.4 3:31.14
728 5.6 0.4 3:31.20
728 5.6 0.4 3:31.26
728 5.3 0.4 3:31.32
728 5.6 0.4 3:31.38
728 11.1 0.4 3:31.45
728 5.3 0.4 3:31.50
728 5.3 0.4 3:31.56
728 11.1 0.4 3:31.63
728 0.0 0.4 3:31.68
728 5.3 0.4 3:31.74
728 5.6 0.4 3:31.80
728 11.1 0.4 3:31.86
728 4.5 0.4 3:31.92
728 5.6 0.4 3:31.97
728 0.0 0.4 3:32.03
728 5.6 0.4 3:32.09
728 11.1 0.4 3:32.15
728 11.1 0.4 3:32.21
728 5.0 0.4 3:32.26
728 5.6 0.4 3:32.31
728 5.6 0.4 3:32.37
728 11.1 0.4 3:32.44
728 5.6 0.4 3:32.49
728 5.3 0.4 3:32.55
728 5.3 0.4 3:32.61
728 5.3 0.4 3:32.67
728 10.5 0.4 3:32.73
728 5.3 0.4 3:32.79
728 5.3 0.4 3:32.85
728 11.1 0.4 3:32.91
KiB 1521728 avail Mem
728 5.6 0.4 3:33.02
728 5.6 0.4 3:33.08
728 11.1 0.4 3:33.14
KiB used, 429752 buff/cache
728 5.6 0.4 3:33.24
728 11.1 0.4 3:33.30
728 5.3 0.4 3:33.36
728 5.6 0.4 3:33.42
728 0.0 0.4 3:33.47
728 5.6 0.4 3:33.52
728 11.8 0.4 3:33.58
728 5.3 0.4 3:33.62
728 5.9 0.4 3:33.68
728 0.0 0.4 3:33.72
728 5.6 0.4 3:33.77
728 0.0 0.4 3:33.79
728 0.0 0.4 3:33.79
728 0.0 0.4 3:33.79
728 0.0 0.4 3:33.79
728 0.0 0.4 3:33.79
KiB used, 430040 buff/cache
728 0.0 0.4 3:33.79
728 0.0 0.4 3:33.79
728 0.0 0.4 3:33.79
728 0.0 0.4 3:33.79
728 0.0 0.4 3:33.79
728 0.0 0.4 3:33.79
