// Seed: 2683556013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_1 = 0;
  input wire id_1;
  assign id_4 = ~id_3;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  parameter id_5 = id_4;
endmodule
