// Seed: 1803295228
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_1.id_5 = 0;
  localparam id_3 = 1;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1,
    output tri1 id_2,
    input  wire id_3,
    output tri0 id_4,
    input  wire id_5,
    input  tri0 id_6,
    output tri1 id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd63
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  output wire _id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  logic [id_3  <  -1 'b0 : !  id_3  ==  id_3] id_6 = -1;
  generate
    for (id_7 = id_7; id_6; id_6 = id_5) begin : LABEL_0
      assign {id_5, -1 + id_6} = 1'b0 && id_7;
    end
  endgenerate
  module_0 modCall_1 (
      id_5,
      id_1
  );
endmodule
