Microsemi Corporation - Microsemi Libero Software Release v11.9 SP6 (Version 11.9.6.7)

Date      :  Fri Oct 25 14:33:01 2024
Project   :  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic
Component :  ddr_mss_sb
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreConfigP/7.1.100/rtl/vhdl/core/coreconfigp.vhd
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb/CCC_0/ddr_mss_sb_CCC_0_FCCC.vhd
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb/FABOSC_0/ddr_mss_sb_FABOSC_0_OSC.vhd
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb/ddr_mss_sb.vhd
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/ddr_mss_sb_MSS.vhd

HDL source files for Synopsys SynplifyPro Synthesis tool:
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/ddr_mss_sb_MSS_syn.vhd

HDL source files for Mentor Precision Synthesis tool:
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.vhd
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/ddr_mss_sb_MSS_pre.vhd

Stimulus files for all Simulation tools:
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/CM3_compile_bfm.tcl
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/test.bfm
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/user.bfm

Firmware files for all Software IDE tools:
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/sys_config_mddr_define.h
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/sys_config_mss_clocks.h

Configuration files to be used for Programming:
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/ENVM.cfg

Configuration files to be used for all Simulation tools:
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/ENVM.cfg
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/MDDR_init.bfm

Configuration files to be used for Power Analysis:
    C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/MDDR_init.reg

