{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682324541169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682324541169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 16:22:21 2023 " "Processing started: Mon Apr 24 16:22:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682324541169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324541169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_lcd -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_lcd -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324541169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682324541327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682324541327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd/video_timing_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lcd/video_timing_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_timing_data " "Found entity 1: video_timing_data" {  } { { "src/lcd/video_timing_data.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/lcd/video_timing_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active rgb_timing.v(13) " "Verilog HDL Declaration information at rgb_timing.v(13): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "src/lcd/rgb_timing.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/lcd/rgb_timing.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682324545852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active rgb_timing.v(17) " "Verilog HDL Declaration information at rgb_timing.v(17): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "src/lcd/rgb_timing.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/lcd/rgb_timing.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682324545852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd/rgb_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lcd/rgb_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_timing " "Found entity 1: rgb_timing" {  } { { "src/lcd/rgb_timing.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/lcd/rgb_timing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/iic_cam/iic_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/iic_cam/iic_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/iic_cam/iic_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/iic_cam/iic_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iic_master " "Found entity 1: iic_master" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/sdram_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_core " "Found entity 1: sdram_core" {  } { { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/frame_read_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/frame_read_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_read_write " "Found entity 1: frame_read_write" {  } { { "src/sdram/frame_read_write.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/frame_fifo_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/frame_fifo_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo_write " "Found entity 1: frame_fifo_write" {  } { { "src/sdram/frame_fifo_write.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_fifo_write.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/frame_fifo_read.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/frame_fifo_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo_read " "Found entity 1: frame_fifo_read" {  } { { "src/sdram/frame_fifo_read.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_fifo_read.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/cmos_write_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/cmos_write_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_write_req_gen " "Found entity 1: cmos_write_req_gen" {  } { { "src/sdram/cmos_write_req_gen.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/cmos_write_req_gen.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/cmos_8_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/cmos_8_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_8_16bit " "Found entity 1: cmos_8_16bit" {  } { { "src/sdram/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/cmos_8_16bit.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "src/ip_core/video_pll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/video_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "src/ip_core/sys_pll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/sys_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/afifo_16_256.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_16_256 " "Found entity 1: afifo_16_256" {  } { { "src/ip_core/afifo_16_256.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/afifo_16_256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/afifo_8i_16o_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/afifo_8i_16o_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_8i_16o_1024 " "Found entity 1: afifo_8i_16o_1024" {  } { { "src/ip_core/afifo_8i_16o_1024.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/afifo_8i_16o_1024.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324545868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324545868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_16bit_wr top.v(82) " "Verilog HDL Implicit Net warning at top.v(82): created implicit net for \"cmos_16bit_wr\"" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324545868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "video_x top.v(120) " "Verilog HDL Implicit Net warning at top.v(120): created implicit net for \"video_x\"" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324545868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "video_y top.v(121) " "Verilog HDL Implicit Net warning at top.v(121): created implicit net for \"video_y\"" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324545868 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_ctrl iic_top.sv(14) " "Verilog HDL Parameter Declaration warning at iic_top.sv(14): Parameter Declaration in module \"iic_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682324545868 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_ctrl iic_top.sv(16) " "Verilog HDL Parameter Declaration warning at iic_top.sv(16): Parameter Declaration in module \"iic_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682324545868 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_ctrl iic_top.sv(17) " "Verilog HDL Parameter Declaration warning at iic_top.sv(17): Parameter Declaration in module \"iic_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682324545868 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_ctrl iic_top.sv(18) " "Verilog HDL Parameter Declaration warning at iic_top.sv(18): Parameter Declaration in module \"iic_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682324545868 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_ctrl iic_top.sv(19) " "Verilog HDL Parameter Declaration warning at iic_top.sv(19): Parameter Declaration in module \"iic_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682324545869 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_master iic_master.sv(35) " "Verilog HDL Parameter Declaration warning at iic_master.sv(35): Parameter Declaration in module \"iic_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682324545869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682324545942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:sys_pll_m0 " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:sys_pll_m0\"" {  } { { "src/top.v" "sys_pll_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324545953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_pll:sys_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_pll:sys_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip_core/sys_pll.v" "altpll_component" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/sys_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324545973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:sys_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_pll:sys_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip_core/sys_pll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/sys_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324545988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:sys_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"sys_pll:sys_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324545989 ""}  } { { "src/ip_core/sys_pll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/sys_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682324545989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_altpll " "Found entity 1: sys_pll_altpll" {  } { { "db/sys_pll_altpll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/sys_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_altpll sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated " "Elaborating entity \"sys_pll_altpll\" for hierarchy \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll video_pll:video_pll_m0 " "Elaborating entity \"video_pll\" for hierarchy \"video_pll:video_pll_m0\"" {  } { { "src/top.v" "video_pll_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_pll:video_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip_core/video_pll.v" "altpll_component" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pll:video_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip_core/video_pll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pll:video_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"video_pll:video_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546047 ""}  } { { "src/ip_core/video_pll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682324546047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_altpll " "Found entity 1: video_pll_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/video_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_altpll video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated " "Elaborating entity \"video_pll_altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_ctrl iic_ctrl:iic_ctrl_m0 " "Elaborating entity \"iic_ctrl\" for hierarchy \"iic_ctrl:iic_ctrl_m0\"" {  } { { "src/top.v" "iic_ctrl_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_top.sv(46) " "Verilog HDL assignment warning at iic_top.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546084 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_top.sv(56) " "Verilog HDL assignment warning at iic_top.sv(56): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546084 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 iic_top.sv(62) " "Verilog HDL assignment warning at iic_top.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546084 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_top.sv(65) " "Verilog HDL assignment warning at iic_top.sv(65): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546084 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.data_a 0 iic_top.sv(32) " "Net \"init_cmd.data_a\" at iic_top.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682324546086 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.waddr_a 0 iic_top.sv(32) " "Net \"init_cmd.waddr_a\" at iic_top.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682324546086 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.we_a 0 iic_top.sv(32) " "Net \"init_cmd.we_a\" at iic_top.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "src/iic_cam/iic_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682324546087 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_master iic_ctrl:iic_ctrl_m0\|iic_master:iic_master_m0 " "Elaborating entity \"iic_master\" for hierarchy \"iic_ctrl:iic_ctrl_m0\|iic_master:iic_master_m0\"" {  } { { "src/iic_cam/iic_top.sv" "iic_master_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_top.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recv_data_r iic_master.sv(49) " "Verilog HDL or VHDL warning at iic_master.sv(49): object \"recv_data_r\" assigned a value but never read" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 iic_master.sv(38) " "Verilog HDL assignment warning at iic_master.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(83) " "Verilog HDL assignment warning at iic_master.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(85) " "Verilog HDL assignment warning at iic_master.sv(85): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(103) " "Verilog HDL assignment warning at iic_master.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(105) " "Verilog HDL assignment warning at iic_master.sv(105): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(124) " "Verilog HDL assignment warning at iic_master.sv(124): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(126) " "Verilog HDL assignment warning at iic_master.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(145) " "Verilog HDL assignment warning at iic_master.sv(145): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(147) " "Verilog HDL assignment warning at iic_master.sv(147): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 iic_master.sv(164) " "Verilog HDL assignment warning at iic_master.sv(164): truncated value with size 32 to match size of target (1)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(167) " "Verilog HDL assignment warning at iic_master.sv(167): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(169) " "Verilog HDL assignment warning at iic_master.sv(169): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 iic_master.sv(176) " "Verilog HDL assignment warning at iic_master.sv(176): truncated value with size 32 to match size of target (1)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(191) " "Verilog HDL assignment warning at iic_master.sv(191): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(213) " "Verilog HDL assignment warning at iic_master.sv(213): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "recv_data iic_master.sv(19) " "Output port \"recv_data\" at iic_master.sv(19) has no driver" {  } { { "src/iic_cam/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/iic_cam/iic_master.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682324546102 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_8_16bit cmos_8_16bit:cmos_8_16bit_m0 " "Elaborating entity \"cmos_8_16bit\" for hierarchy \"cmos_8_16bit:cmos_8_16bit_m0\"" {  } { { "src/top.v" "cmos_8_16bit_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_write_req_gen cmos_write_req_gen:cmos_write_req_gen_m0 " "Elaborating entity \"cmos_write_req_gen\" for hierarchy \"cmos_write_req_gen:cmos_write_req_gen_m0\"" {  } { { "src/top.v" "cmos_write_req_gen_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_timing_data video_timing_data:video_timing_data_m0 " "Elaborating entity \"video_timing_data\" for hierarchy \"video_timing_data:video_timing_data_m0\"" {  } { { "src/top.v" "video_timing_data_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_timing video_timing_data:video_timing_data_m0\|rgb_timing:rgb_timing_m0 " "Elaborating entity \"rgb_timing\" for hierarchy \"video_timing_data:video_timing_data_m0\|rgb_timing:rgb_timing_m0\"" {  } { { "src/lcd/video_timing_data.v" "rgb_timing_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/lcd/video_timing_data.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 rgb_timing.v(37) " "Verilog HDL assignment warning at rgb_timing.v(37): truncated value with size 12 to match size of target (11)" {  } { { "src/lcd/rgb_timing.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/lcd/rgb_timing.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546138 "|top|video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 rgb_timing.v(41) " "Verilog HDL assignment warning at rgb_timing.v(41): truncated value with size 12 to match size of target (11)" {  } { { "src/lcd/rgb_timing.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/lcd/rgb_timing.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546138 "|top|video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rgb_timing.v(68) " "Verilog HDL assignment warning at rgb_timing.v(68): truncated value with size 32 to match size of target (1)" {  } { { "src/lcd/rgb_timing.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/lcd/rgb_timing.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546138 "|top|video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rgb_timing.v(86) " "Verilog HDL assignment warning at rgb_timing.v(86): truncated value with size 32 to match size of target (1)" {  } { { "src/lcd/rgb_timing.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/lcd/rgb_timing.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682324546138 "|top|video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_read_write frame_read_write:frame_read_write_m0 " "Elaborating entity \"frame_read_write\" for hierarchy \"frame_read_write:frame_read_write_m0\"" {  } { { "src/top.v" "frame_read_write_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afifo_16_256 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf " "Elaborating entity \"afifo_16_256\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\"" {  } { { "src/sdram/frame_read_write.v" "write_buf" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\"" {  } { { "src/ip_core/afifo_16_256.v" "dcfifo_component" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/afifo_16_256.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\"" {  } { { "src/ip_core/afifo_16_256.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/afifo_16_256.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component " "Instantiated megafunction \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324546315 ""}  } { { "src/ip_core/afifo_16_256.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/ip_core/afifo_16_256.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682324546315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aql1 " "Found entity 1: dcfifo_aql1" {  } { { "db/dcfifo_aql1.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dcfifo_aql1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aql1 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated " "Elaborating entity \"dcfifo_aql1\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_aql1.tdf" "rdptr_g_gray2bin" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dcfifo_aql1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_aql1.tdf" "rdptr_g1p" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dcfifo_aql1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_aql1.tdf" "wrptr_g1p" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dcfifo_aql1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mv61 " "Found entity 1: altsyncram_mv61" {  } { { "db/altsyncram_mv61.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mv61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mv61 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|altsyncram_mv61:fifo_ram " "Elaborating entity \"altsyncram_mv61\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|altsyncram_mv61:fifo_ram\"" {  } { { "db/dcfifo_aql1.tdf" "fifo_ram" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dcfifo_aql1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_aql1.tdf" "rs_brp" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dcfifo_aql1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_aql1.tdf" "rs_dgwp" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dcfifo_aql1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_aql1.tdf" "ws_dgrp" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dcfifo_aql1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324546522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324546522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_aql1.tdf" "rdempty_eq_comp" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/dcfifo_aql1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_fifo_write frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0 " "Elaborating entity \"frame_fifo_write\" for hierarchy \"frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0\"" {  } { { "src/sdram/frame_read_write.v" "frame_fifo_write_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_fifo_read frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0 " "Elaborating entity \"frame_fifo_read\" for hierarchy \"frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0\"" {  } { { "src/sdram/frame_read_write.v" "frame_fifo_read_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_core sdram_core:sdram_core_m0 " "Elaborating entity \"sdram_core\" for hierarchy \"sdram_core:sdram_core_m0\"" {  } { { "src/top.v" "sdram_core_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324546709 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_core.v(321) " "Verilog HDL Case Statement information at sdram_core.v(321): all case item expressions in this case statement are onehot" {  } { { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 321 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682324546717 "|top|sdram_core:sdram_core_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_core.v(378) " "Verilog HDL Case Statement information at sdram_core.v(378): all case item expressions in this case statement are onehot" {  } { { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 378 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682324546717 "|top|sdram_core:sdram_core_m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cs_n sdram_core.v(38) " "Output port \"sdram_cs_n\" at sdram_core.v(38) has no driver" {  } { { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682324546717 "|top|sdram_core:sdram_core_m0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[15\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[15\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "wrusedw\[15\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[14\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[14\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "wrusedw\[14\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[13\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[13\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "wrusedw\[13\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[12\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[12\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "wrusedw\[12\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[11\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[11\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "wrusedw\[11\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[10\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[10\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "wrusedw\[10\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[9\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[9\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "wrusedw\[9\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[8\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[8\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "wrusedw\[8\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[15\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[15\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "rdusedw\[15\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[14\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[14\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "rdusedw\[14\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[13\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[13\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "rdusedw\[13\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[12\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[12\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "rdusedw\[12\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[11\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[11\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "rdusedw\[11\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[10\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[10\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "rdusedw\[10\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[9\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[9\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "rdusedw\[9\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[8\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[8\]\" is missing source, defaulting to GND" {  } { { "src/sdram/frame_read_write.v" "rdusedw\[8\]" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682324546764 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682324546764 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "iic_ctrl:iic_ctrl_m0\|init_cmd_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"iic_ctrl:iic_ctrl_m0\|init_cmd_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "iic_ctrl:iic_ctrl_m0\|init_cmd_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"iic_ctrl:iic_ctrl_m0\|init_cmd_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "iic_ctrl:iic_ctrl_m0\|iic_master:iic_master_m0\|sda_out_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"iic_ctrl:iic_ctrl_m0\|iic_master:iic_master_m0\|sda_out_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 26 " "Parameter TAP_DISTANCE set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682324547181 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547181 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682324547181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0 " "Elaborated megafunction instantiation \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324547217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0 " "Instantiated megafunction \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547217 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682324547217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf71 " "Found entity 1: altsyncram_mf71" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324547245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324547245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1 " "Elaborated megafunction instantiation \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324547258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1 " "Instantiated megafunction \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547258 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682324547258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iic_ctrl:iic_ctrl_m0\|iic_master:iic_master_m0\|altshift_taps:sda_out_r_rtl_0 " "Elaborated megafunction instantiation \"iic_ctrl:iic_ctrl_m0\|iic_master:iic_master_m0\|altshift_taps:sda_out_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324547317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iic_ctrl:iic_ctrl_m0\|iic_master:iic_master_m0\|altshift_taps:sda_out_r_rtl_0 " "Instantiated megafunction \"iic_ctrl:iic_ctrl_m0\|iic_master:iic_master_m0\|altshift_taps:sda_out_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 26 " "Parameter \"TAP_DISTANCE\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682324547317 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682324547317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/shift_taps_c6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324547340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324547340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e81 " "Found entity 1: altsyncram_4e81" {  } { { "db/altsyncram_4e81.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_4e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324547370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324547370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqf " "Found entity 1: cntr_sqf" {  } { { "db/cntr_sqf.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/cntr_sqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324547398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324547398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682324547429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324547429 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a8 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a9 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a10 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a11 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a12 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a13 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a14 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a15 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a16 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a17 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a18 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a19 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a20 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a21 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a22 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a23 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_1\|altsyncram_mf71:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a0 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a1 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a2 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a3 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a4 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a5 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a6 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a7 " "Synthesized away node \"iic_ctrl:iic_ctrl_m0\|altsyncram:init_cmd_rtl_0\|altsyncram_mf71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mf71.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/altsyncram_mf71.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547549 "|top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682324547549 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1682324547549 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682324547586 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cmos_scl " "Inserted always-enabled tri-state buffer between \"cmos_scl\" and its non-tri-state driver." {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682324547599 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1682324547599 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 41 -1 0 } } { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 40 -1 0 } } { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 39 -1 0 } } { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 145 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/a_graycounter_t57.tdf" 33 2 0 } } { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 81 -1 0 } } { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 80 -1 0 } } { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 79 -1 0 } } { "src/sdram/sdram_core.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/sdram/sdram_core.v" 378 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/a_graycounter_pjc.tdf" 33 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/a_graycounter_t57.tdf" 45 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/db/a_graycounter_pjc.tdf" 45 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682324547603 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682324547603 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cmos_scl~synth " "Node \"cmos_scl~synth\"" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682324547795 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682324547795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[0\] GND " "Pin \"lcd_data\[0\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|lcd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[1\] GND " "Pin \"lcd_data\[1\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|lcd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[2\] GND " "Pin \"lcd_data\[2\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|lcd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[8\] GND " "Pin \"lcd_data\[8\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|lcd_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[9\] GND " "Pin \"lcd_data\[9\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|lcd_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[16\] GND " "Pin \"lcd_data\[16\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|lcd_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[17\] GND " "Pin \"lcd_data\[17\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|lcd_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[18\] GND " "Pin \"lcd_data\[18\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|lcd_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/src/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682324547795 "|top|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682324547795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682324547864 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682324548411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/output_files/top.map.smsg " "Generated suppressed messages file E:/FPGA_work/Cyclone/Code_LCD/sdram_ov5640_lcd480/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324548477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682324548571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682324548571 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1180 " "Implemented 1180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682324548642 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682324548642 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682324548642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1037 " "Implemented 1037 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682324548642 ""} { "Info" "ICUT_CUT_TM_RAMS" "58 " "Implemented 58 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682324548642 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682324548642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682324548642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682324548661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 16:22:28 2023 " "Processing ended: Mon Apr 24 16:22:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682324548661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682324548661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682324548661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682324548661 ""}
