{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691636915344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691636915348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 11:08:35 2023 " "Processing started: Thu Aug 10 11:08:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691636915348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1691636915348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lvds -c lvds " "Command: quartus_sta lvds -c lvds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1691636915348 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1691636915414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1691636915528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1691636915528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915564 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lvds.sdc " "Synopsys Design Constraints File file not found: 'lvds.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1691636915669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915669 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1691636915670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1691636915670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -multiply_by 4 -phase -90.00 -duty_cycle 50.00 -name \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} " "create_generated_clock -source \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -multiply_by 4 -phase -90.00 -duty_cycle 50.00 -name \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1691636915670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -phase -22.50 -duty_cycle 50.00 -name \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} " "create_generated_clock -source \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -phase -22.50 -duty_cycle 50.00 -name \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1691636915670 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691636915670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915670 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1691636915670 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1691636915671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691636915672 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1691636915672 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1691636915677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691636915683 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691636915683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.307 " "Worst-case setup slack is -0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -0.307 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "   -0.307              -0.307 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.153               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.153               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.563               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   11.563               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.765               0.000 sys_clk  " "   14.765               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.465 " "Worst-case hold slack is 0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 sys_clk  " "    0.465               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.466               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.501               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.501               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.047 " "Worst-case recovery slack is -2.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.047             -34.627 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.047             -34.627 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.035 " "Worst-case removal slack is 3.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.035               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.035               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.638 " "Worst-case minimum pulse width slack is 0.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.638               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.963               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.963               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.973               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    5.973               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.787               0.000 sys_clk  " "    9.787               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915690 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691636915720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1691636915735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1691636915860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691636915894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691636915898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691636915898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.026 " "Worst-case setup slack is -0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "   -0.026              -0.026 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.375               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.375               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.660               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   11.660               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.055               0.000 sys_clk  " "   15.055               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.416 " "Worst-case hold slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 sys_clk  " "    0.416               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.417               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.470               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.471               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.575 " "Worst-case recovery slack is -1.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.575             -25.014 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.575             -25.014 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.617 " "Worst-case removal slack is 2.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.617               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.617               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.638 " "Worst-case minimum pulse width slack is 0.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.638               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.925               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.925               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.969               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    5.969               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.774               0.000 sys_clk  " "    9.774               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636915909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636915909 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691636915949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691636916030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.072 " "Worst-case setup slack is 1.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    1.072               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.296               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.296               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.091               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   12.091               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.775               0.000 sys_clk  " "   17.775               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636916034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.193               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.193               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 sys_clk  " "    0.194               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.194               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636916038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.280 " "Worst-case recovery slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.280               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636916041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.399 " "Worst-case removal slack is 1.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.399               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.399               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636916044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.125 " "Worst-case minimum pulse width slack is 1.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    1.125               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.008               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.008               0.000 trans_inst\|rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.048               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    6.048               0.000 trans_inst\|ser_ins\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.436               0.000 sys_clk  " "    9.436               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691636916047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691636916047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691636916345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691636916345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691636916393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 11:08:36 2023 " "Processing ended: Thu Aug 10 11:08:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691636916393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691636916393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691636916393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1691636916393 ""}
