--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\PROGRAMS\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml Disp4D.twx Disp4D.ncd -o Disp4D.twr Disp4D.pcf -ucf
Disp4D1.ucf

Design file:              Disp4D.ncd
Physical constraint file: Disp4D.pcf
Device,package,speed:     xc6slx4,cpg196,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BP          |    1.270(R)|      SLOW  |   -0.206(R)|      SLOW  |CLK_BUFGP         |   0.000|
capteur     |    1.628(R)|      SLOW  |   -0.543(R)|      FAST  |CLK_BUFGP         |   0.000|
rotatif_A   |    2.646(R)|      SLOW  |   -1.019(R)|      FAST  |CLK_BUFGP         |   0.000|
rotatif_B   |    2.547(R)|      SLOW  |   -1.039(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CORRECT     |        12.482(R)|      SLOW  |         7.055(R)|      FAST  |CLK_BUFGP         |   0.000|
DEFAUT      |        10.773(R)|      SLOW  |         6.072(R)|      FAST  |CLK_BUFGP         |   0.000|
ERREUR      |        10.864(R)|      SLOW  |         6.112(R)|      FAST  |CLK_BUFGP         |   0.000|
Freq        |        10.050(R)|      SLOW  |         5.522(R)|      FAST  |CLK_BUFGP         |   0.000|
O1<0>       |        11.494(R)|      SLOW  |         5.158(R)|      FAST  |CLK_BUFGP         |   0.000|
O1<1>       |        11.516(R)|      SLOW  |         5.153(R)|      FAST  |CLK_BUFGP         |   0.000|
O1<2>       |        11.980(R)|      SLOW  |         4.962(R)|      FAST  |CLK_BUFGP         |   0.000|
O1<3>       |        11.939(R)|      SLOW  |         5.360(R)|      FAST  |CLK_BUFGP         |   0.000|
O2<0>       |        11.986(R)|      SLOW  |         5.588(R)|      FAST  |CLK_BUFGP         |   0.000|
O2<1>       |        11.235(R)|      SLOW  |         5.376(R)|      FAST  |CLK_BUFGP         |   0.000|
O2<2>       |        11.074(R)|      SLOW  |         5.392(R)|      FAST  |CLK_BUFGP         |   0.000|
O2<3>       |        10.835(R)|      SLOW  |         5.474(R)|      FAST  |CLK_BUFGP         |   0.000|
O3<0>       |        10.614(R)|      SLOW  |         5.216(R)|      FAST  |CLK_BUFGP         |   0.000|
O3<1>       |        10.776(R)|      SLOW  |         4.954(R)|      FAST  |CLK_BUFGP         |   0.000|
O3<2>       |        10.533(R)|      SLOW  |         5.019(R)|      FAST  |CLK_BUFGP         |   0.000|
O3<3>       |        11.540(R)|      SLOW  |         4.985(R)|      FAST  |CLK_BUFGP         |   0.000|
O4<0>       |         9.788(R)|      SLOW  |         5.018(R)|      FAST  |CLK_BUFGP         |   0.000|
O4<1>       |         9.409(R)|      SLOW  |         4.764(R)|      FAST  |CLK_BUFGP         |   0.000|
O4<2>       |         9.619(R)|      SLOW  |         4.746(R)|      FAST  |CLK_BUFGP         |   0.000|
O4<3>       |         9.653(R)|      SLOW  |         4.683(R)|      FAST  |CLK_BUFGP         |   0.000|
ST1         |        10.477(R)|      SLOW  |         5.755(R)|      FAST  |CLK_BUFGP         |   0.000|
ST2         |         9.172(R)|      SLOW  |         5.106(R)|      FAST  |CLK_BUFGP         |   0.000|
ST3         |         9.338(R)|      SLOW  |         4.990(R)|      FAST  |CLK_BUFGP         |   0.000|
ST4         |         9.584(R)|      SLOW  |         5.325(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.837|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jun 08 17:18:33 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4554 MB



