==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'calcDataFlow/src/calcDataFlow.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.258 ; gain = 45.684
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.293 ; gain = 45.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 111.316 ; gain = 53.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'sadSum' into 'calcOF' (calcDataFlow/src/calcDataFlow.cpp:39) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 115.410 ; gain = 57.836
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calcOF' (calcDataFlow/src/calcDataFlow.cpp:24).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadSum' (calcDataFlow/src/calcDataFlow.cpp:6).
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop1' (calcDataFlow/src/calcDataFlow.cpp:33) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop2' (calcDataFlow/src/calcDataFlow.cpp:10) in function 'sadSum' completely.
INFO: [XFORM 203-101] Partitioning array 'targetBlocks.V' (calcDataFlow/src/calcDataFlow.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlock.V' (calcDataFlow/src/calcDataFlow.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (calcDataFlow/src/calcDataFlow.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (calcDataFlow/src/calcDataFlow.cpp:22:1) in function 'sadSum'... converting 46 basic blocks.
INFO: [XFORM 203-602] Inlining function 'sadSum' into 'calcOF' (calcDataFlow/src/calcDataFlow.cpp:39) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 141.828 ; gain = 84.254
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 142.590 ; gain = 85.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcOF' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcOF'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calcOF'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.677 seconds; current allocated memory: 91.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 92.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcOF'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/sadRet' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcOF' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcOF'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 93.570 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 148.270 ; gain = 90.695
INFO: [SYSC 207-301] Generating SystemC RTL for calcOF.
INFO: [VHDL 208-304] Generating VHDL RTL for calcOF.
INFO: [VLOG 209-307] Generating Verilog RTL for calcOF.
INFO: [HLS 200-112] Total elapsed time: 16.466 seconds; peak allocated memory: 93.570 MB.
