// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "testmp")
  (DATE "07/19/2018 18:10:56")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 10.0 Build 218 06/27/2010 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (731:731:731) (720:720:720))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (992:992:992) (929:929:929))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1705:1705:1705))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2685:2685:2685))
        (PORT d[1] (2125:2125:2125) (2130:2130:2130))
        (PORT d[2] (2333:2333:2333) (2286:2286:2286))
        (PORT d[3] (2391:2391:2391) (2241:2241:2241))
        (PORT d[4] (2597:2597:2597) (2529:2529:2529))
        (PORT d[5] (2298:2298:2298) (2227:2227:2227))
        (PORT d[6] (2355:2355:2355) (2291:2291:2291))
        (PORT d[7] (2039:2039:2039) (1917:1917:1917))
        (PORT d[8] (1975:1975:1975) (1912:1912:1912))
        (PORT d[9] (2756:2756:2756) (2728:2728:2728))
        (PORT d[10] (2325:2325:2325) (2246:2246:2246))
        (PORT d[11] (2119:2119:2119) (2128:2128:2128))
        (PORT d[12] (2398:2398:2398) (2388:2388:2388))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (1944:1944:1944))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (2432:2432:2432) (2350:2350:2350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2687:2687:2687))
        (PORT d[1] (2155:2155:2155) (2153:2153:2153))
        (PORT d[2] (2105:2105:2105) (2083:2083:2083))
        (PORT d[3] (2393:2393:2393) (2241:2241:2241))
        (PORT d[4] (2607:2607:2607) (2536:2536:2536))
        (PORT d[5] (2300:2300:2300) (2227:2227:2227))
        (PORT d[6] (2357:2357:2357) (2291:2291:2291))
        (PORT d[7] (2041:2041:2041) (1917:1917:1917))
        (PORT d[8] (1977:1977:1977) (1912:1912:1912))
        (PORT d[9] (2758:2758:2758) (2728:2728:2728))
        (PORT d[10] (2327:2327:2327) (2246:2246:2246))
        (PORT d[11] (2121:2121:2121) (2128:2128:2128))
        (PORT d[12] (2400:2400:2400) (2388:2388:2388))
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT ena (2500:2500:2500) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT d[0] (2500:2500:2500) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1599:1599:1599))
        (PORT clk (2201:2201:2201) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1287:1287:1287))
        (PORT d[1] (1620:1620:1620) (1535:1535:1535))
        (PORT d[2] (1394:1394:1394) (1367:1367:1367))
        (PORT d[3] (1376:1376:1376) (1332:1332:1332))
        (PORT d[4] (1649:1649:1649) (1562:1562:1562))
        (PORT d[5] (1669:1669:1669) (1591:1591:1591))
        (PORT d[6] (1862:1862:1862) (1755:1755:1755))
        (PORT d[7] (1616:1616:1616) (1562:1562:1562))
        (PORT d[8] (1857:1857:1857) (1739:1739:1739))
        (PORT d[9] (1601:1601:1601) (1524:1524:1524))
        (PORT d[10] (2372:2372:2372) (2333:2333:2333))
        (PORT d[11] (2200:2200:2200) (2219:2219:2219))
        (PORT d[12] (2679:2679:2679) (2649:2649:2649))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1656:1656:1656))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2227:2227:2227))
        (PORT d[0] (2344:2344:2344) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1291:1291:1291))
        (PORT d[1] (1574:1574:1574) (1493:1493:1493))
        (PORT d[2] (1433:1433:1433) (1383:1383:1383))
        (PORT d[3] (1378:1378:1378) (1332:1332:1332))
        (PORT d[4] (1651:1651:1651) (1562:1562:1562))
        (PORT d[5] (1671:1671:1671) (1591:1591:1591))
        (PORT d[6] (1864:1864:1864) (1755:1755:1755))
        (PORT d[7] (1618:1618:1618) (1562:1562:1562))
        (PORT d[8] (1859:1859:1859) (1739:1739:1739))
        (PORT d[9] (1603:1603:1603) (1524:1524:1524))
        (PORT d[10] (2374:2374:2374) (2333:2333:2333))
        (PORT d[11] (2202:2202:2202) (2219:2219:2219))
        (PORT d[12] (2681:2681:2681) (2649:2649:2649))
        (PORT clk (2159:2159:2159) (2146:2146:2146))
        (PORT ena (2233:2233:2233) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2146:2146:2146))
        (PORT d[0] (2233:2233:2233) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1197:1197:1197))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1425:1425:1425))
        (PORT d[1] (1406:1406:1406) (1368:1368:1368))
        (PORT d[2] (1635:1635:1635) (1560:1560:1560))
        (PORT d[3] (1335:1335:1335) (1286:1286:1286))
        (PORT d[4] (1648:1648:1648) (1562:1562:1562))
        (PORT d[5] (1349:1349:1349) (1275:1275:1275))
        (PORT d[6] (2713:2713:2713) (2529:2529:2529))
        (PORT d[7] (1823:1823:1823) (1715:1715:1715))
        (PORT d[8] (1641:1641:1641) (1577:1577:1577))
        (PORT d[9] (1674:1674:1674) (1598:1598:1598))
        (PORT d[10] (1991:1991:1991) (1945:1945:1945))
        (PORT d[11] (1806:1806:1806) (1702:1702:1702))
        (PORT d[12] (1800:1800:1800) (1706:1706:1706))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2005:2005:2005))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT d[0] (2712:2712:2712) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1425:1425:1425))
        (PORT d[1] (1408:1408:1408) (1368:1368:1368))
        (PORT d[2] (1369:1369:1369) (1314:1314:1314))
        (PORT d[3] (1337:1337:1337) (1286:1286:1286))
        (PORT d[4] (1675:1675:1675) (1587:1587:1587))
        (PORT d[5] (1351:1351:1351) (1275:1275:1275))
        (PORT d[6] (2715:2715:2715) (2529:2529:2529))
        (PORT d[7] (1825:1825:1825) (1715:1715:1715))
        (PORT d[8] (1643:1643:1643) (1577:1577:1577))
        (PORT d[9] (1676:1676:1676) (1598:1598:1598))
        (PORT d[10] (1993:1993:1993) (1945:1945:1945))
        (PORT d[11] (1808:1808:1808) (1702:1702:1702))
        (PORT d[12] (1802:1802:1802) (1706:1706:1706))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
        (PORT ena (2198:2198:2198) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2207:2207:2207))
        (PORT d[0] (2198:2198:2198) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (927:927:927))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1282:1282:1282))
        (PORT d[1] (1669:1669:1669) (1580:1580:1580))
        (PORT d[2] (1052:1052:1052) (1029:1029:1029))
        (PORT d[3] (1331:1331:1331) (1270:1270:1270))
        (PORT d[4] (1312:1312:1312) (1239:1239:1239))
        (PORT d[5] (1268:1268:1268) (1208:1208:1208))
        (PORT d[6] (1853:1853:1853) (1758:1758:1758))
        (PORT d[7] (1296:1296:1296) (1248:1248:1248))
        (PORT d[8] (1359:1359:1359) (1310:1310:1310))
        (PORT d[9] (1358:1358:1358) (1290:1290:1290))
        (PORT d[10] (2087:2087:2087) (2072:2072:2072))
        (PORT d[11] (1830:1830:1830) (1858:1858:1858))
        (PORT d[12] (2663:2663:2663) (2620:2620:2620))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1372:1372:1372))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT d[0] (2049:2049:2049) (1926:1926:1926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1303:1303:1303))
        (PORT d[1] (1257:1257:1257) (1188:1188:1188))
        (PORT d[2] (1089:1089:1089) (1045:1045:1045))
        (PORT d[3] (1333:1333:1333) (1270:1270:1270))
        (PORT d[4] (1314:1314:1314) (1239:1239:1239))
        (PORT d[5] (1270:1270:1270) (1208:1208:1208))
        (PORT d[6] (1855:1855:1855) (1758:1758:1758))
        (PORT d[7] (1298:1298:1298) (1248:1248:1248))
        (PORT d[8] (1361:1361:1361) (1310:1310:1310))
        (PORT d[9] (1360:1360:1360) (1290:1290:1290))
        (PORT d[10] (2089:2089:2089) (2072:2072:2072))
        (PORT d[11] (1832:1832:1832) (1858:1858:1858))
        (PORT d[12] (2665:2665:2665) (2620:2620:2620))
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (PORT ena (1923:1923:1923) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (PORT d[0] (1923:1923:1923) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1195:1195:1195))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1047:1047:1047))
        (PORT d[1] (1279:1279:1279) (1206:1206:1206))
        (PORT d[2] (1105:1105:1105) (1080:1080:1080))
        (PORT d[3] (1595:1595:1595) (1511:1511:1511))
        (PORT d[4] (1632:1632:1632) (1543:1543:1543))
        (PORT d[5] (1620:1620:1620) (1541:1541:1541))
        (PORT d[6] (1871:1871:1871) (1775:1775:1775))
        (PORT d[7] (1251:1251:1251) (1198:1198:1198))
        (PORT d[8] (1288:1288:1288) (1213:1213:1213))
        (PORT d[9] (1339:1339:1339) (1275:1275:1275))
        (PORT d[10] (2693:2693:2693) (2633:2633:2633))
        (PORT d[11] (1817:1817:1817) (1830:1830:1830))
        (PORT d[12] (2727:2727:2727) (2697:2697:2697))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1380:1380:1380))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT d[0] (2057:2057:2057) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1264:1264:1264))
        (PORT d[1] (1647:1647:1647) (1555:1555:1555))
        (PORT d[2] (1109:1109:1109) (1080:1080:1080))
        (PORT d[3] (1597:1597:1597) (1511:1511:1511))
        (PORT d[4] (1646:1646:1646) (1539:1539:1539))
        (PORT d[5] (1622:1622:1622) (1541:1541:1541))
        (PORT d[6] (1873:1873:1873) (1775:1775:1775))
        (PORT d[7] (1253:1253:1253) (1198:1198:1198))
        (PORT d[8] (1290:1290:1290) (1213:1213:1213))
        (PORT d[9] (1341:1341:1341) (1275:1275:1275))
        (PORT d[10] (2695:2695:2695) (2633:2633:2633))
        (PORT d[11] (1819:1819:1819) (1830:1830:1830))
        (PORT d[12] (2729:2729:2729) (2697:2697:2697))
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (PORT ena (1909:1909:1909) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (PORT d[0] (1909:1909:1909) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1294:1294:1294))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2036:2036:2036))
        (PORT d[1] (1831:1831:1831) (1817:1817:1817))
        (PORT d[2] (2408:2408:2408) (2376:2376:2376))
        (PORT d[3] (1894:1894:1894) (1789:1789:1789))
        (PORT d[4] (1905:1905:1905) (1807:1807:1807))
        (PORT d[5] (1787:1787:1787) (1658:1658:1658))
        (PORT d[6] (1705:1705:1705) (1626:1626:1626))
        (PORT d[7] (2224:2224:2224) (2124:2124:2124))
        (PORT d[8] (2004:2004:2004) (1957:1957:1957))
        (PORT d[9] (2210:2210:2210) (2121:2121:2121))
        (PORT d[10] (1073:1073:1073) (1040:1040:1040))
        (PORT d[11] (1040:1040:1040) (1001:1001:1001))
        (PORT d[12] (1079:1079:1079) (1042:1042:1042))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (1945:1945:1945))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (PORT d[0] (2657:2657:2657) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2060:2060:2060))
        (PORT d[1] (1794:1794:1794) (1781:1781:1781))
        (PORT d[2] (2385:2385:2385) (2351:2351:2351))
        (PORT d[3] (1896:1896:1896) (1789:1789:1789))
        (PORT d[4] (1931:1931:1931) (1826:1826:1826))
        (PORT d[5] (1789:1789:1789) (1658:1658:1658))
        (PORT d[6] (1707:1707:1707) (1626:1626:1626))
        (PORT d[7] (2226:2226:2226) (2124:2124:2124))
        (PORT d[8] (2006:2006:2006) (1957:1957:1957))
        (PORT d[9] (2212:2212:2212) (2121:2121:2121))
        (PORT d[10] (1075:1075:1075) (1040:1040:1040))
        (PORT d[11] (1042:1042:1042) (1001:1001:1001))
        (PORT d[12] (1081:1081:1081) (1042:1042:1042))
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (PORT ena (2583:2583:2583) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (PORT d[0] (2583:2583:2583) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2068:2068:2068))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1811:1811:1811))
        (PORT d[1] (1724:1724:1724) (1732:1732:1732))
        (PORT d[2] (1812:1812:1812) (1814:1814:1814))
        (PORT d[3] (2250:2250:2250) (2150:2150:2150))
        (PORT d[4] (1929:1929:1929) (1835:1835:1835))
        (PORT d[5] (2185:2185:2185) (2052:2052:2052))
        (PORT d[6] (1889:1889:1889) (1797:1797:1797))
        (PORT d[7] (1899:1899:1899) (1813:1813:1813))
        (PORT d[8] (2409:2409:2409) (2377:2377:2377))
        (PORT d[9] (1610:1610:1610) (1526:1526:1526))
        (PORT d[10] (1797:1797:1797) (1754:1754:1754))
        (PORT d[11] (1699:1699:1699) (1674:1674:1674))
        (PORT d[12] (1779:1779:1779) (1741:1741:1741))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1581:1581:1581))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (2246:2246:2246) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1791:1791:1791))
        (PORT d[1] (1752:1752:1752) (1751:1751:1751))
        (PORT d[2] (1839:1839:1839) (1838:1838:1838))
        (PORT d[3] (2252:2252:2252) (2150:2150:2150))
        (PORT d[4] (1959:1959:1959) (1858:1858:1858))
        (PORT d[5] (2187:2187:2187) (2052:2052:2052))
        (PORT d[6] (1891:1891:1891) (1797:1797:1797))
        (PORT d[7] (1901:1901:1901) (1813:1813:1813))
        (PORT d[8] (2411:2411:2411) (2377:2377:2377))
        (PORT d[9] (1612:1612:1612) (1526:1526:1526))
        (PORT d[10] (1799:1799:1799) (1754:1754:1754))
        (PORT d[11] (1701:1701:1701) (1674:1674:1674))
        (PORT d[12] (1781:1781:1781) (1741:1741:1741))
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT ena (2756:2756:2756) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT d[0] (2756:2756:2756) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2195:2195:2195))
        (PORT clk (2180:2180:2180) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2479:2479:2479))
        (PORT d[1] (1790:1790:1790) (1795:1795:1795))
        (PORT d[2] (1604:1604:1604) (1628:1628:1628))
        (PORT d[3] (2913:2913:2913) (2920:2920:2920))
        (PORT d[4] (3207:3207:3207) (3094:3094:3094))
        (PORT d[5] (3089:3089:3089) (2842:2842:2842))
        (PORT d[6] (2695:2695:2695) (2643:2643:2643))
        (PORT d[7] (2943:2943:2943) (2761:2761:2761))
        (PORT d[8] (2398:2398:2398) (2343:2343:2343))
        (PORT d[9] (1931:1931:1931) (1865:1865:1865))
        (PORT d[10] (2190:2190:2190) (2180:2180:2180))
        (PORT d[11] (2123:2123:2123) (2131:2131:2131))
        (PORT d[12] (2704:2704:2704) (2660:2660:2660))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2243:2243:2243))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2210:2210:2210))
        (PORT d[0] (2545:2545:2545) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2435:2435:2435))
        (PORT d[1] (1767:1767:1767) (1771:1771:1771))
        (PORT d[2] (1921:1921:1921) (1924:1924:1924))
        (PORT d[3] (2915:2915:2915) (2920:2920:2920))
        (PORT d[4] (3209:3209:3209) (3094:3094:3094))
        (PORT d[5] (3091:3091:3091) (2842:2842:2842))
        (PORT d[6] (2697:2697:2697) (2643:2643:2643))
        (PORT d[7] (2945:2945:2945) (2761:2761:2761))
        (PORT d[8] (2400:2400:2400) (2343:2343:2343))
        (PORT d[9] (1933:1933:1933) (1865:1865:1865))
        (PORT d[10] (2192:2192:2192) (2180:2180:2180))
        (PORT d[11] (2125:2125:2125) (2131:2131:2131))
        (PORT d[12] (2706:2706:2706) (2660:2660:2660))
        (PORT clk (2138:2138:2138) (2129:2129:2129))
        (PORT ena (2643:2643:2643) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2129:2129:2129))
        (PORT d[0] (2643:2643:2643) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2228:2228:2228))
        (PORT clk (2206:2206:2206) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2451:2451:2451))
        (PORT d[1] (1434:1434:1434) (1428:1428:1428))
        (PORT d[2] (1580:1580:1580) (1610:1610:1610))
        (PORT d[3] (2981:2981:2981) (2991:2991:2991))
        (PORT d[4] (2041:2041:2041) (1902:1902:1902))
        (PORT d[5] (3210:3210:3210) (2991:2991:2991))
        (PORT d[6] (3076:3076:3076) (2902:2902:2902))
        (PORT d[7] (3184:3184:3184) (2972:2972:2972))
        (PORT d[8] (1757:1757:1757) (1730:1730:1730))
        (PORT d[9] (1938:1938:1938) (1873:1873:1873))
        (PORT d[10] (1990:1990:1990) (1945:1945:1945))
        (PORT d[11] (2107:2107:2107) (2114:2114:2114))
        (PORT d[12] (2649:2649:2649) (2611:2611:2611))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (1861:1861:1861))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (PORT d[0] (2500:2500:2500) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2451:2451:2451))
        (PORT d[1] (1411:1411:1411) (1404:1404:1404))
        (PORT d[2] (1607:1607:1607) (1633:1633:1633))
        (PORT d[3] (2983:2983:2983) (2991:2991:2991))
        (PORT d[4] (3259:3259:3259) (3134:3134:3134))
        (PORT d[5] (3212:3212:3212) (2991:2991:2991))
        (PORT d[6] (3078:3078:3078) (2902:2902:2902))
        (PORT d[7] (3186:3186:3186) (2972:2972:2972))
        (PORT d[8] (1759:1759:1759) (1730:1730:1730))
        (PORT d[9] (1940:1940:1940) (1873:1873:1873))
        (PORT d[10] (1992:1992:1992) (1945:1945:1945))
        (PORT d[11] (2109:2109:2109) (2114:2114:2114))
        (PORT d[12] (2651:2651:2651) (2611:2611:2611))
        (PORT clk (2164:2164:2164) (2156:2156:2156))
        (PORT ena (2324:2324:2324) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2156:2156:2156))
        (PORT d[0] (2324:2324:2324) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (924:924:924))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1043:1043:1043))
        (PORT d[1] (1337:1337:1337) (1265:1265:1265))
        (PORT d[2] (1031:1031:1031) (997:997:997))
        (PORT d[3] (988:988:988) (941:941:941))
        (PORT d[4] (1306:1306:1306) (1228:1228:1228))
        (PORT d[5] (1295:1295:1295) (1231:1231:1231))
        (PORT d[6] (2238:2238:2238) (2175:2175:2175))
        (PORT d[7] (1251:1251:1251) (1182:1182:1182))
        (PORT d[8] (1295:1295:1295) (1232:1232:1232))
        (PORT d[9] (1312:1312:1312) (1246:1246:1246))
        (PORT d[10] (2387:2387:2387) (2353:2353:2353))
        (PORT d[11] (1881:1881:1881) (1907:1907:1907))
        (PORT d[12] (2090:2090:2090) (1950:1950:1950))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1366:1366:1366))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT d[0] (1738:1738:1738) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1043:1043:1043))
        (PORT d[1] (1366:1366:1366) (1288:1288:1288))
        (PORT d[2] (1042:1042:1042) (995:995:995))
        (PORT d[3] (990:990:990) (941:941:941))
        (PORT d[4] (1308:1308:1308) (1225:1225:1225))
        (PORT d[5] (1297:1297:1297) (1231:1231:1231))
        (PORT d[6] (2240:2240:2240) (2175:2175:2175))
        (PORT d[7] (1253:1253:1253) (1182:1182:1182))
        (PORT d[8] (1297:1297:1297) (1232:1232:1232))
        (PORT d[9] (1314:1314:1314) (1246:1246:1246))
        (PORT d[10] (2389:2389:2389) (2353:2353:2353))
        (PORT d[11] (1883:1883:1883) (1907:1907:1907))
        (PORT d[12] (2092:2092:2092) (1950:1950:1950))
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (PORT ena (1585:1585:1585) (1515:1515:1515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (PORT d[0] (1585:1585:1585) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (918:918:918))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1074:1074:1074))
        (PORT d[1] (1625:1625:1625) (1531:1531:1531))
        (PORT d[2] (1348:1348:1348) (1293:1293:1293))
        (PORT d[3] (1344:1344:1344) (1286:1286:1286))
        (PORT d[4] (1307:1307:1307) (1233:1233:1233))
        (PORT d[5] (1282:1282:1282) (1226:1226:1226))
        (PORT d[6] (2573:2573:2573) (2490:2490:2490))
        (PORT d[7] (1304:1304:1304) (1234:1234:1234))
        (PORT d[8] (1317:1317:1317) (1264:1264:1264))
        (PORT d[9] (1687:1687:1687) (1607:1607:1607))
        (PORT d[10] (2353:2353:2353) (2290:2290:2290))
        (PORT d[11] (1817:1817:1817) (1717:1717:1717))
        (PORT d[12] (1854:1854:1854) (1760:1760:1760))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1723:1723:1723))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT d[0] (2435:2435:2435) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1074:1074:1074))
        (PORT d[1] (1627:1627:1627) (1532:1532:1532))
        (PORT d[2] (1394:1394:1394) (1335:1335:1335))
        (PORT d[3] (1346:1346:1346) (1286:1286:1286))
        (PORT d[4] (1652:1652:1652) (1562:1562:1562))
        (PORT d[5] (1284:1284:1284) (1226:1226:1226))
        (PORT d[6] (2575:2575:2575) (2490:2490:2490))
        (PORT d[7] (1306:1306:1306) (1234:1234:1234))
        (PORT d[8] (1319:1319:1319) (1264:1264:1264))
        (PORT d[9] (1689:1689:1689) (1607:1607:1607))
        (PORT d[10] (2355:2355:2355) (2290:2290:2290))
        (PORT d[11] (1819:1819:1819) (1717:1717:1717))
        (PORT d[12] (1856:1856:1856) (1760:1760:1760))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (PORT ena (1888:1888:1888) (1806:1806:1806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (PORT d[0] (1888:1888:1888) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1498:1498:1498))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2748:2748:2748))
        (PORT d[1] (1822:1822:1822) (1820:1820:1820))
        (PORT d[2] (1933:1933:1933) (1949:1949:1949))
        (PORT d[3] (2951:2951:2951) (2962:2962:2962))
        (PORT d[4] (3199:3199:3199) (3077:3077:3077))
        (PORT d[5] (3431:3431:3431) (3193:3193:3193))
        (PORT d[6] (3068:3068:3068) (2893:2893:2893))
        (PORT d[7] (2945:2945:2945) (2750:2750:2750))
        (PORT d[8] (1748:1748:1748) (1720:1720:1720))
        (PORT d[9] (2120:2120:2120) (2120:2120:2120))
        (PORT d[10] (1746:1746:1746) (1730:1730:1730))
        (PORT d[11] (2316:2316:2316) (2279:2279:2279))
        (PORT d[12] (2645:2645:2645) (2609:2609:2609))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1910:1910:1910))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (PORT d[0] (2552:2552:2552) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2748:2748:2748))
        (PORT d[1] (1741:1741:1741) (1710:1710:1710))
        (PORT d[2] (1618:1618:1618) (1649:1649:1649))
        (PORT d[3] (2953:2953:2953) (2962:2962:2962))
        (PORT d[4] (2369:2369:2369) (2216:2216:2216))
        (PORT d[5] (3433:3433:3433) (3193:3193:3193))
        (PORT d[6] (3070:3070:3070) (2893:2893:2893))
        (PORT d[7] (2947:2947:2947) (2750:2750:2750))
        (PORT d[8] (1750:1750:1750) (1720:1720:1720))
        (PORT d[9] (2122:2122:2122) (2120:2120:2120))
        (PORT d[10] (1748:1748:1748) (1730:1730:1730))
        (PORT d[11] (2318:2318:2318) (2279:2279:2279))
        (PORT d[12] (2647:2647:2647) (2609:2609:2609))
        (PORT clk (2175:2175:2175) (2167:2167:2167))
        (PORT ena (2328:2328:2328) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2167:2167:2167))
        (PORT d[0] (2328:2328:2328) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1255:1255:1255))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1786:1786:1786))
        (PORT d[1] (1453:1453:1453) (1456:1456:1456))
        (PORT d[2] (1833:1833:1833) (1826:1826:1826))
        (PORT d[3] (1564:1564:1564) (1474:1474:1474))
        (PORT d[4] (1660:1660:1660) (1568:1568:1568))
        (PORT d[5] (2487:2487:2487) (2342:2342:2342))
        (PORT d[6] (1300:1300:1300) (1244:1244:1244))
        (PORT d[7] (1925:1925:1925) (1841:1841:1841))
        (PORT d[8] (1559:1559:1559) (1457:1457:1457))
        (PORT d[9] (1636:1636:1636) (1580:1580:1580))
        (PORT d[10] (1107:1107:1107) (1078:1078:1078))
        (PORT d[11] (1005:1005:1005) (969:969:969))
        (PORT d[12] (1514:1514:1514) (1476:1476:1476))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1217:1217:1217))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT d[0] (1859:1859:1859) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1786:1786:1786))
        (PORT d[1] (1480:1480:1480) (1480:1480:1480))
        (PORT d[2] (1835:1835:1835) (1826:1826:1826))
        (PORT d[3] (1566:1566:1566) (1474:1474:1474))
        (PORT d[4] (1574:1574:1574) (1474:1474:1474))
        (PORT d[5] (2489:2489:2489) (2342:2342:2342))
        (PORT d[6] (1302:1302:1302) (1244:1244:1244))
        (PORT d[7] (1927:1927:1927) (1841:1841:1841))
        (PORT d[8] (1561:1561:1561) (1457:1457:1457))
        (PORT d[9] (1638:1638:1638) (1580:1580:1580))
        (PORT d[10] (1109:1109:1109) (1078:1078:1078))
        (PORT d[11] (1007:1007:1007) (969:969:969))
        (PORT d[12] (1516:1516:1516) (1476:1476:1476))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT ena (2414:2414:2414) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT d[0] (2414:2414:2414) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1888:1888:1888))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2415:2415:2415))
        (PORT d[1] (2408:2408:2408) (2397:2397:2397))
        (PORT d[2] (2580:2580:2580) (2615:2615:2615))
        (PORT d[3] (2287:2287:2287) (2121:2121:2121))
        (PORT d[4] (2591:2591:2591) (2522:2522:2522))
        (PORT d[5] (2266:2266:2266) (2189:2189:2189))
        (PORT d[6] (2323:2323:2323) (2258:2258:2258))
        (PORT d[7] (2603:2603:2603) (2433:2433:2433))
        (PORT d[8] (1983:1983:1983) (1928:1928:1928))
        (PORT d[9] (2801:2801:2801) (2769:2769:2769))
        (PORT d[10] (2462:2462:2462) (2410:2410:2410))
        (PORT d[11] (1851:1851:1851) (1882:1882:1882))
        (PORT d[12] (2419:2419:2419) (2403:2403:2403))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1677:1677:1677))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT d[0] (2290:2290:2290) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2417:2417:2417))
        (PORT d[1] (2419:2419:2419) (2396:2396:2396))
        (PORT d[2] (2404:2404:2404) (2356:2356:2356))
        (PORT d[3] (2289:2289:2289) (2121:2121:2121))
        (PORT d[4] (2625:2625:2625) (2555:2555:2555))
        (PORT d[5] (2268:2268:2268) (2189:2189:2189))
        (PORT d[6] (2325:2325:2325) (2258:2258:2258))
        (PORT d[7] (2605:2605:2605) (2433:2433:2433))
        (PORT d[8] (1985:1985:1985) (1928:1928:1928))
        (PORT d[9] (2803:2803:2803) (2769:2769:2769))
        (PORT d[10] (2464:2464:2464) (2410:2410:2410))
        (PORT d[11] (1853:1853:1853) (1882:1882:1882))
        (PORT d[12] (2421:2421:2421) (2403:2403:2403))
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT ena (2809:2809:2809) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d[0] (2809:2809:2809) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (1919:1919:1919))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2509:2509:2509))
        (PORT d[1] (2178:2178:2178) (2173:2173:2173))
        (PORT d[2] (2579:2579:2579) (2622:2622:2622))
        (PORT d[3] (2715:2715:2715) (2552:2552:2552))
        (PORT d[4] (2633:2633:2633) (2573:2573:2573))
        (PORT d[5] (2311:2311:2311) (2251:2251:2251))
        (PORT d[6] (2465:2465:2465) (2364:2364:2364))
        (PORT d[7] (2917:2917:2917) (2732:2732:2732))
        (PORT d[8] (2279:2279:2279) (2092:2092:2092))
        (PORT d[9] (2287:2287:2287) (2222:2222:2222))
        (PORT d[10] (1767:1767:1767) (1742:1742:1742))
        (PORT d[11] (2182:2182:2182) (2209:2209:2209))
        (PORT d[12] (2435:2435:2435) (2421:2421:2421))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (1925:1925:1925))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
        (PORT d[0] (2561:2561:2561) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (2800:2800:2800))
        (PORT d[1] (2180:2180:2180) (2175:2175:2175))
        (PORT d[2] (2442:2442:2442) (2406:2406:2406))
        (PORT d[3] (2717:2717:2717) (2552:2552:2552))
        (PORT d[4] (2918:2918:2918) (2826:2826:2826))
        (PORT d[5] (2313:2313:2313) (2251:2251:2251))
        (PORT d[6] (2467:2467:2467) (2364:2364:2364))
        (PORT d[7] (2919:2919:2919) (2732:2732:2732))
        (PORT d[8] (2281:2281:2281) (2092:2092:2092))
        (PORT d[9] (2289:2289:2289) (2222:2222:2222))
        (PORT d[10] (1769:1769:1769) (1742:1742:1742))
        (PORT d[11] (2184:2184:2184) (2209:2209:2209))
        (PORT d[12] (2437:2437:2437) (2421:2421:2421))
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (PORT ena (2462:2462:2462) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (PORT d[0] (2462:2462:2462) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1760:1760:1760))
        (PORT clk (2195:2195:2195) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2454:2454:2454))
        (PORT d[1] (1730:1730:1730) (1713:1713:1713))
        (PORT d[2] (1548:1548:1548) (1572:1572:1572))
        (PORT d[3] (2947:2947:2947) (2958:2958:2958))
        (PORT d[4] (3526:3526:3526) (3402:3402:3402))
        (PORT d[5] (3123:3123:3123) (2882:2882:2882))
        (PORT d[6] (3083:3083:3083) (3015:3015:3015))
        (PORT d[7] (2633:2633:2633) (2460:2460:2460))
        (PORT d[8] (2084:2084:2084) (2045:2045:2045))
        (PORT d[9] (1976:1976:1976) (1908:1908:1908))
        (PORT d[10] (1809:1809:1809) (1817:1817:1817))
        (PORT d[11] (2429:2429:2429) (2411:2411:2411))
        (PORT d[12] (2385:2385:2385) (2362:2362:2362))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1957:1957:1957))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2224:2224:2224))
        (PORT d[0] (2575:2575:2575) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2452:2452:2452))
        (PORT d[1] (1783:1783:1783) (1757:1757:1757))
        (PORT d[2] (1550:1550:1550) (1572:1572:1572))
        (PORT d[3] (2949:2949:2949) (2958:2958:2958))
        (PORT d[4] (2388:2388:2388) (2231:2231:2231))
        (PORT d[5] (3125:3125:3125) (2882:2882:2882))
        (PORT d[6] (3085:3085:3085) (3015:3015:3015))
        (PORT d[7] (2635:2635:2635) (2460:2460:2460))
        (PORT d[8] (2086:2086:2086) (2045:2045:2045))
        (PORT d[9] (1978:1978:1978) (1908:1908:1908))
        (PORT d[10] (1811:1811:1811) (1817:1817:1817))
        (PORT d[11] (2431:2431:2431) (2411:2411:2411))
        (PORT d[12] (2387:2387:2387) (2362:2362:2362))
        (PORT clk (2153:2153:2153) (2143:2143:2143))
        (PORT ena (2662:2662:2662) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2143:2143:2143))
        (PORT d[0] (2662:2662:2662) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (980:980:980))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1766:1766:1766))
        (PORT d[1] (1512:1512:1512) (1514:1514:1514))
        (PORT d[2] (2053:2053:2053) (2035:2035:2035))
        (PORT d[3] (1564:1564:1564) (1473:1473:1473))
        (PORT d[4] (1584:1584:1584) (1490:1490:1490))
        (PORT d[5] (2126:2126:2126) (1994:1994:1994))
        (PORT d[6] (1339:1339:1339) (1271:1271:1271))
        (PORT d[7] (1895:1895:1895) (1807:1807:1807))
        (PORT d[8] (2043:2043:2043) (1991:1991:1991))
        (PORT d[9] (1970:1970:1970) (1898:1898:1898))
        (PORT d[10] (1098:1098:1098) (1069:1069:1069))
        (PORT d[11] (1023:1023:1023) (985:985:985))
        (PORT d[12] (1495:1495:1495) (1459:1459:1459))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1229:1229:1229))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT d[0] (1868:1868:1868) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2410:2410:2410))
        (PORT d[1] (1731:1731:1731) (1714:1714:1714))
        (PORT d[2] (2083:2083:2083) (2058:2058:2058))
        (PORT d[3] (1566:1566:1566) (1473:1473:1473))
        (PORT d[4] (1586:1586:1586) (1490:1490:1490))
        (PORT d[5] (2128:2128:2128) (1994:1994:1994))
        (PORT d[6] (1341:1341:1341) (1271:1271:1271))
        (PORT d[7] (1897:1897:1897) (1807:1807:1807))
        (PORT d[8] (2045:2045:2045) (1991:1991:1991))
        (PORT d[9] (1972:1972:1972) (1898:1898:1898))
        (PORT d[10] (1100:1100:1100) (1069:1069:1069))
        (PORT d[11] (1025:1025:1025) (985:985:985))
        (PORT d[12] (1497:1497:1497) (1459:1459:1459))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (PORT ena (2246:2246:2246) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (PORT d[0] (2246:2246:2246) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1281:1281:1281))
        (PORT d[1] (1336:1336:1336) (1293:1293:1293))
        (PORT d[2] (1330:1330:1330) (1306:1306:1306))
        (PORT d[3] (1290:1290:1290) (1249:1249:1249))
        (PORT d[4] (1366:1366:1366) (1333:1333:1333))
        (PORT d[5] (1266:1266:1266) (1221:1221:1221))
        (PORT d[6] (1264:1264:1264) (1225:1225:1225))
        (PORT d[7] (1321:1321:1321) (1276:1276:1276))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT ena (1788:1788:1788) (1695:1695:1695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT d[0] (1788:1788:1788) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1389:1389:1389))
        (PORT asdata (729:729:729) (711:711:711))
        (PORT sclr (2649:2649:2649) (2686:2686:2686))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (477:477:477))
        (PORT datab (414:414:414) (405:405:405))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (999:999:999) (1032:1032:1032))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1011:1011:1011))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (977:977:977) (1009:1009:1009))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (979:979:979))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1014:1014:1014) (1012:1012:1012))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1047:1047:1047) (1092:1092:1092))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1247:1247:1247))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (706:706:706))
        (PORT datab (1339:1339:1339) (1295:1295:1295))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1238:1238:1238))
        (PORT datab (981:981:981) (937:937:937))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (959:959:959))
        (PORT datab (978:978:978) (976:976:976))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1635:1635:1635))
        (PORT datab (1001:1001:1001) (942:942:942))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (615:615:615))
        (PORT datab (1654:1654:1654) (1595:1595:1595))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (621:621:621))
        (PORT datab (2040:2040:2040) (2037:2037:2037))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (733:733:733))
        (PORT datab (1322:1322:1322) (1293:1293:1293))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (918:918:918))
        (PORT datab (765:765:765) (793:793:793))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1488:1488:1488))
        (PORT datab (677:677:677) (633:633:633))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (924:924:924))
        (PORT datab (1920:1920:1920) (1917:1917:1917))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1455:1455:1455))
        (PORT datab (1569:1569:1569) (1472:1472:1472))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (977:977:977))
        (PORT datab (1829:1829:1829) (1765:1765:1765))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (404:404:404))
        (PORT datab (457:457:457) (478:478:478))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (685:685:685))
        (PORT datab (276:276:276) (321:321:321))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (480:480:480))
        (PORT datab (276:276:276) (321:321:321))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (480:480:480))
        (PORT datab (275:275:275) (319:319:319))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (486:486:486))
        (PORT datab (274:274:274) (319:319:319))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (474:474:474))
        (PORT datab (274:274:274) (318:318:318))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (479:479:479))
        (PORT datad (376:376:376) (360:360:360))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1758:1758:1758) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (744:744:744))
        (PORT datab (761:761:761) (769:769:769))
        (PORT datad (1000:1000:1000) (984:984:984))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1723:1723:1723) (1579:1579:1579))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1723:1723:1723) (1579:1579:1579))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1723:1723:1723) (1579:1579:1579))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (652:652:652))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (653:653:653) (645:645:645))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1880:1880:1880))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1798:1798:1798) (1668:1668:1668))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (1267:1267:1267) (1212:1212:1212))
        (PORT datac (727:727:727) (738:738:738))
        (PORT datad (845:845:845) (771:771:771))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (558:558:558) (507:507:507))
        (PORT datad (756:756:756) (765:765:765))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1037:1037:1037))
        (PORT datab (863:863:863) (893:893:893))
        (PORT datac (1014:1014:1014) (1012:1012:1012))
        (PORT datad (1212:1212:1212) (1163:1163:1163))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (518:518:518))
        (PORT datab (480:480:480) (497:497:497))
        (PORT datac (429:429:429) (455:455:455))
        (PORT datad (410:410:410) (435:435:435))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (539:539:539))
        (PORT datab (746:746:746) (768:768:768))
        (PORT datac (267:267:267) (346:346:346))
        (PORT datad (711:711:711) (701:701:701))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (872:872:872))
        (PORT datab (324:324:324) (405:405:405))
        (PORT datac (274:274:274) (355:355:355))
        (PORT datad (509:509:509) (560:560:560))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3451:3451:3451) (3385:3385:3385))
        (PORT datab (3277:3277:3277) (3252:3252:3252))
        (PORT datac (1282:1282:1282) (1221:1221:1221))
        (PORT datad (1636:1636:1636) (1589:1589:1589))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (940:940:940))
        (PORT datab (3281:3281:3281) (3257:3257:3257))
        (PORT datad (995:995:995) (934:934:934))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3568:3568:3568) (3587:3587:3587))
        (PORT datab (3470:3470:3470) (3404:3404:3404))
        (PORT datac (996:996:996) (944:944:944))
        (PORT datad (990:990:990) (934:934:934))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3727:3727:3727) (3707:3707:3707))
        (PORT datab (3412:3412:3412) (3335:3335:3335))
        (PORT datac (1962:1962:1962) (1922:1922:1922))
        (PORT datad (1746:1746:1746) (1651:1651:1651))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3454:3454:3454) (3389:3389:3389))
        (PORT datab (2560:2560:2560) (2476:2476:2476))
        (PORT datac (963:963:963) (903:903:903))
        (PORT datad (1004:1004:1004) (946:946:946))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3726:3726:3726) (3705:3705:3705))
        (PORT datab (3411:3411:3411) (3334:3334:3334))
        (PORT datac (859:859:859) (772:772:772))
        (PORT datad (1558:1558:1558) (1391:1391:1391))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3482:3482:3482) (3344:3344:3344))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (838:838:838) (755:755:755))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3407:3407:3407) (3291:3291:3291))
        (PORT datab (3181:3181:3181) (3082:3082:3082))
        (PORT datac (1545:1545:1545) (1480:1480:1480))
        (PORT datad (1386:1386:1386) (1351:1351:1351))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3727:3727:3727) (3705:3705:3705))
        (PORT datab (3411:3411:3411) (3334:3334:3334))
        (PORT datac (1604:1604:1604) (1519:1519:1519))
        (PORT datad (1158:1158:1158) (1043:1043:1043))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (377:377:377))
        (PORT datab (4121:4121:4121) (4009:4009:4009))
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (3582:3582:3582) (3537:3537:3537))
        (PORT datac (256:256:256) (330:330:330))
        (PORT datad (280:280:280) (356:356:356))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (838:838:838))
        (PORT datab (948:948:948) (864:864:864))
        (PORT datac (862:862:862) (792:792:792))
        (PORT datad (899:899:899) (837:837:837))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (898:898:898))
        (PORT datab (720:720:720) (720:720:720))
        (PORT datac (1267:1267:1267) (1244:1244:1244))
        (PORT datad (837:837:837) (777:777:777))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1497:1497:1497) (1494:1494:1494))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1505:1505:1505) (1504:1504:1504))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1805:1805:1805) (1689:1689:1689))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2114:2114:2114) (2003:2003:2003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (995:995:995))
        (PORT datab (1335:1335:1335) (1324:1324:1324))
        (PORT datad (689:689:689) (683:683:683))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (480:480:480))
        (PORT datab (442:442:442) (473:473:473))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1255:1255:1255))
        (PORT datab (994:994:994) (1029:1029:1029))
        (PORT datac (1663:1663:1663) (1692:1692:1692))
        (PORT datad (1742:1742:1742) (1726:1726:1726))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|activeClock\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2129:2129:2129) (2144:2144:2144))
        (PORT datad (705:705:705) (790:790:790))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1048:1048:1048))
        (PORT datab (872:872:872) (903:903:903))
        (PORT datac (1543:1543:1543) (1488:1488:1488))
        (PORT datad (998:998:998) (995:995:995))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1292:1292:1292) (1252:1252:1252))
        (PORT datac (188:188:188) (216:216:216))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (475:475:475))
        (PORT datac (730:730:730) (766:766:766))
        (PORT datad (1381:1381:1381) (1361:1361:1361))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (481:481:481))
        (PORT datac (727:727:727) (763:763:763))
        (PORT datad (1383:1383:1383) (1362:1362:1362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (992:992:992))
        (PORT datab (747:747:747) (761:761:761))
        (PORT datac (516:516:516) (574:574:574))
        (PORT datad (695:695:695) (689:689:689))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (757:757:757))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (3863:3863:3863) (4062:4062:4062))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (PORT datad (1022:1022:1022) (1011:1011:1011))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1042:1042:1042))
        (PORT datab (873:873:873) (904:904:904))
        (PORT datac (1011:1011:1011) (1009:1009:1009))
        (PORT datad (1210:1210:1210) (1162:1162:1162))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (765:765:765))
        (PORT datab (554:554:554) (587:587:587))
        (PORT datac (785:785:785) (813:813:813))
        (PORT datad (679:679:679) (668:668:668))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT asdata (1231:1231:1231) (1149:1149:1149))
        (PORT ena (1543:1543:1543) (1451:1451:1451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (585:585:585))
        (PORT datac (783:783:783) (811:811:811))
        (PORT datad (679:679:679) (668:668:668))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (400:400:400) (432:432:432))
        (PORT datad (253:253:253) (316:316:316))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (473:473:473))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|flag\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (228:228:228) (258:258:258))
        (PORT datac (261:261:261) (338:338:338))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (1280:1280:1280) (1283:1283:1283))
        (PORT ena (1902:1902:1902) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1657:1657:1657) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1184:1184:1184))
        (PORT datab (525:525:525) (581:581:581))
        (PORT datad (993:993:993) (994:994:994))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1061:1061:1061) (1045:1045:1045))
        (PORT ena (1603:1603:1603) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1059:1059:1059) (1043:1043:1043))
        (PORT ena (1627:1627:1627) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (1313:1313:1313) (1270:1270:1270))
        (PORT ena (2082:2082:2082) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (1275:1275:1275) (1282:1282:1282))
        (PORT ena (1902:1902:1902) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1657:1657:1657) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1664:1664:1664))
        (PORT datab (521:521:521) (577:577:577))
        (PORT datad (993:993:993) (994:994:994))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1679:1679:1679))
        (PORT datab (952:952:952) (942:942:942))
        (PORT datad (964:964:964) (1019:1019:1019))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (954:954:954))
        (PORT datab (983:983:983) (947:947:947))
        (PORT datad (358:358:358) (342:342:342))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (463:463:463) (475:475:475))
        (PORT datad (997:997:997) (958:958:958))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1175:1175:1175) (1213:1213:1213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1381:1381:1381) (1354:1354:1354))
        (PORT ena (1603:1603:1603) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1381:1381:1381) (1354:1354:1354))
        (PORT ena (1627:1627:1627) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1255:1255:1255) (1279:1279:1279))
        (PORT ena (1550:1550:1550) (1463:1463:1463))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1255:1255:1255) (1279:1279:1279))
        (PORT ena (1594:1594:1594) (1518:1518:1518))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1677:1677:1677))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1170:1170:1170))
        (PORT datab (808:808:808) (849:849:849))
        (PORT datad (1098:1098:1098) (1093:1093:1093))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1171:1171:1171))
        (PORT datab (976:976:976) (1020:1020:1020))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (951:951:951))
        (PORT datab (981:981:981) (944:944:944))
        (PORT datad (909:909:909) (861:861:861))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1484:1484:1484))
        (PORT datab (1042:1042:1042) (994:994:994))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux6\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1350:1350:1350))
        (PORT datad (1141:1141:1141) (1051:1051:1051))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1053:1053:1053) (1031:1031:1031))
        (PORT ena (1652:1652:1652) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1333:1333:1333) (1277:1277:1277))
        (PORT ena (1387:1387:1387) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (1506:1506:1506) (1408:1408:1408))
        (PORT ena (1602:1602:1602) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1916:1916:1916))
        (PORT asdata (804:804:804) (822:822:822))
        (PORT ena (2053:2053:2053) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1677:1677:1677))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (799:799:799))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (948:948:948) (994:994:994))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1039:1039:1039))
        (PORT datab (1592:1592:1592) (1523:1523:1523))
        (PORT datad (378:378:378) (369:369:369))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (457:457:457))
        (PORT datab (422:422:422) (428:428:428))
        (PORT datad (648:648:648) (606:606:606))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (773:773:773))
        (PORT datab (1011:1011:1011) (961:961:961))
        (PORT datad (610:610:610) (558:558:558))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1548:1548:1548))
        (PORT datab (728:728:728) (688:688:688))
        (PORT datac (857:857:857) (778:778:778))
        (PORT datad (651:651:651) (620:620:620))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (902:902:902))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1018:1018:1018) (979:979:979))
        (PORT ena (1603:1603:1603) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1018:1018:1018) (979:979:979))
        (PORT ena (1627:1627:1627) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (1110:1110:1110) (1080:1080:1080))
        (PORT ena (1602:1602:1602) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT asdata (1240:1240:1240) (1169:1169:1169))
        (PORT ena (1578:1578:1578) (1495:1495:1495))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1651:1651:1651) (1562:1562:1562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (1055:1055:1055) (1023:1023:1023))
        (PORT datad (745:745:745) (767:767:767))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1259:1259:1259))
        (PORT datab (785:785:785) (814:814:814))
        (PORT datad (713:713:713) (684:684:684))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (961:961:961))
        (PORT datab (989:989:989) (954:954:954))
        (PORT datad (912:912:912) (857:857:857))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1729:1729:1729) (1649:1649:1649))
        (PORT datab (1043:1043:1043) (996:996:996))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1175:1175:1175))
        (PORT datab (657:657:657) (633:633:633))
        (PORT datac (1649:1649:1649) (1593:1593:1593))
        (PORT datad (634:634:634) (600:600:600))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1291:1291:1291) (1241:1241:1241))
        (PORT ena (1550:1550:1550) (1463:1463:1463))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1294:1294:1294) (1243:1243:1243))
        (PORT ena (1594:1594:1594) (1518:1518:1518))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1651:1651:1651) (1562:1562:1562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1186:1186:1186))
        (PORT datab (812:812:812) (854:854:854))
        (PORT datad (673:673:673) (683:683:683))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1808:1808:1808) (1785:1785:1785))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (748:748:748) (771:771:771))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (1260:1260:1260) (1204:1204:1204))
        (PORT ena (1051:1051:1051) (1009:1009:1009))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (1261:1261:1261) (1204:1204:1204))
        (PORT ena (1340:1340:1340) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (1023:1023:1023) (977:977:977))
        (PORT ena (1602:1602:1602) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (1024:1024:1024) (978:978:978))
        (PORT ena (1902:1902:1902) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1353:1353:1353) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1932:1932:1932) (1913:1913:1913))
        (PORT datab (527:527:527) (584:584:584))
        (PORT datad (993:993:993) (993:993:993))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1039:1039:1039))
        (PORT datab (995:995:995) (975:975:975))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1054:1054:1054))
        (PORT datab (722:722:722) (697:697:697))
        (PORT datad (966:966:966) (922:922:922))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (433:433:433))
        (PORT datab (1578:1578:1578) (1492:1492:1492))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (319:319:319))
        (PORT datab (252:252:252) (286:286:286))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1469:1469:1469) (1361:1361:1361))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1599:1599:1599) (1519:1519:1519))
        (PORT datac (1581:1581:1581) (1448:1448:1448))
        (PORT datad (612:612:612) (568:568:568))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2073:2073:2073) (1944:1944:1944))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1914:1914:1914))
        (PORT asdata (1369:1369:1369) (1311:1311:1311))
        (PORT ena (1655:1655:1655) (1577:1577:1577))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1312:1312:1312) (1237:1237:1237))
        (PORT ena (1387:1387:1387) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (1538:1538:1538) (1439:1439:1439))
        (PORT ena (1602:1602:1602) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT asdata (966:966:966) (930:930:930))
        (PORT ena (1578:1578:1578) (1495:1495:1495))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1651:1651:1651) (1562:1562:1562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1079:1079:1079))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (745:745:745) (767:767:767))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1050:1050:1050))
        (PORT datab (784:784:784) (813:813:813))
        (PORT datad (661:661:661) (633:633:633))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (453:453:453))
        (PORT datab (419:419:419) (424:424:424))
        (PORT datad (676:676:676) (642:642:642))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (683:683:683))
        (PORT datab (1003:1003:1003) (954:954:954))
        (PORT datad (919:919:919) (861:861:861))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1160:1160:1160) (1187:1187:1187))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (754:754:754))
        (PORT datab (972:972:972) (964:964:964))
        (PORT datac (765:765:765) (781:781:781))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (466:466:466))
        (PORT datab (1131:1131:1131) (1046:1046:1046))
        (PORT datac (609:609:609) (578:578:578))
        (PORT datad (640:640:640) (604:604:604))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (680:680:680))
        (PORT datab (643:643:643) (609:609:609))
        (PORT datac (1348:1348:1348) (1229:1229:1229))
        (PORT datad (717:717:717) (690:690:690))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (728:728:728))
        (PORT datab (757:757:757) (779:779:779))
        (PORT datac (555:555:555) (518:518:518))
        (PORT datad (1682:1682:1682) (1622:1622:1622))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3286:3286:3286) (3270:3270:3270))
        (PORT datab (1630:1630:1630) (1587:1587:1587))
        (PORT datac (1483:1483:1483) (1382:1382:1382))
        (PORT datad (556:556:556) (511:511:511))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (458:458:458))
        (PORT datab (471:471:471) (480:480:480))
        (PORT datac (980:980:980) (920:920:920))
        (PORT datad (1121:1121:1121) (1033:1033:1033))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (599:599:599))
        (PORT datab (1885:1885:1885) (1873:1873:1873))
        (PORT datac (870:870:870) (812:812:812))
        (PORT datad (1868:1868:1868) (1780:1780:1780))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (681:681:681))
        (PORT datab (1204:1204:1204) (1120:1120:1120))
        (PORT datac (610:610:610) (579:579:579))
        (PORT datad (1203:1203:1203) (1138:1138:1138))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1051:1051:1051))
        (PORT datab (1845:1845:1845) (1755:1755:1755))
        (PORT datac (905:905:905) (850:850:850))
        (PORT datad (2092:2092:2092) (1963:1963:1963))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1620:1620:1620))
        (PORT datab (3174:3174:3174) (3197:3197:3197))
        (PORT datac (1434:1434:1434) (1330:1330:1330))
        (PORT datad (388:388:388) (385:385:385))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (794:794:794))
        (PORT datab (469:469:469) (478:478:478))
        (PORT datac (674:674:674) (641:641:641))
        (PORT datad (1134:1134:1134) (1044:1044:1044))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2004:2004:2004) (1871:1871:1871))
        (PORT datab (893:893:893) (803:803:803))
        (PORT datac (1154:1154:1154) (1131:1131:1131))
        (PORT datad (928:928:928) (870:870:870))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (516:516:516))
        (PORT datab (796:796:796) (810:810:810))
        (PORT datac (935:935:935) (920:920:920))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1368:1368:1368))
        (PORT datab (467:467:467) (477:477:477))
        (PORT datac (423:423:423) (427:427:427))
        (PORT datad (939:939:939) (893:893:893))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (939:939:939))
        (PORT datab (2201:2201:2201) (2173:2173:2173))
        (PORT datac (1217:1217:1217) (1119:1119:1119))
        (PORT datad (829:829:829) (749:749:749))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1846:1846:1846) (1763:1763:1763))
        (PORT datab (800:800:800) (813:813:813))
        (PORT datac (933:933:933) (917:917:917))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (344:344:344))
        (PORT datac (2089:2089:2089) (2106:2106:2106))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (368:368:368))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (2096:2096:2096) (2114:2114:2114))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (405:405:405) (438:438:438))
        (PORT datad (242:242:242) (280:280:280))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (848:848:848))
        (PORT datab (858:858:858) (884:884:884))
        (PORT datac (745:745:745) (775:775:775))
        (PORT datad (731:731:731) (744:744:744))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux9\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1351:1351:1351))
        (PORT datac (939:939:939) (935:935:935))
        (PORT datad (1141:1141:1141) (1050:1050:1050))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux11\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1350:1350:1350))
        (PORT datac (937:937:937) (933:933:933))
        (PORT datad (911:911:911) (857:857:857))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[0\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (197:197:197) (231:231:231))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\re\|activeClock\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1018:1018:1018) (1001:1001:1001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\end1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2436:2436:2436) (2344:2344:2344))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\tx\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2843:2843:2843) (2877:2877:2877))
        (IOPATH i o (4881:4881:4881) (4713:4713:4713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (676:676:676) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\staten\.nope\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (285:285:285))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\staten\.nope\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1502:1502:1502) (1500:1500:1500))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1494:1494:1494) (1490:1490:1490))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1496:1496:1496) (1493:1493:1493))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1496:1496:1496) (1492:1492:1492))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1495:1495:1495) (1491:1491:1491))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1504:1504:1504) (1502:1502:1502))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1503:1503:1503) (1501:1501:1501))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (477:477:477))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (488:488:488))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (518:518:518))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (494:494:494))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (983:983:983))
        (PORT datab (741:741:741) (754:754:754))
        (PORT datac (509:509:509) (566:566:566))
        (PORT datad (700:700:700) (695:695:695))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|filter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|filter\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datad (424:424:424) (450:450:450))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|filter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1915:1915:1915))
        (PORT asdata (728:728:728) (706:706:706))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rx\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (584:584:584) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|filter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (357:357:357))
        (PORT datad (3863:3863:3863) (4061:4061:4061))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|filter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1915:1915:1915))
        (PORT asdata (723:723:723) (715:715:715))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|flagStart\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (492:492:492))
        (PORT datab (467:467:467) (504:504:504))
        (PORT datad (424:424:424) (447:447:447))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (983:983:983))
        (PORT datab (741:741:741) (754:754:754))
        (PORT datac (509:509:509) (566:566:566))
        (PORT datad (701:701:701) (696:696:696))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|flagStart\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (369:369:369))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|flagStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT asdata (976:976:976) (925:925:925))
        (PORT ena (1181:1181:1181) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (991:991:991))
        (PORT datab (747:747:747) (761:761:761))
        (PORT datac (516:516:516) (574:574:574))
        (PORT datad (696:696:696) (690:690:690))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT asdata (726:726:726) (708:708:708))
        (PORT ena (1181:1181:1181) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (662:662:662))
        (PORT datab (670:670:670) (656:656:656))
        (PORT datad (662:662:662) (654:654:654))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1181:1181:1181) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (743:743:743) (756:756:756))
        (PORT datac (511:511:511) (568:568:568))
        (PORT datad (700:700:700) (694:694:694))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT asdata (723:723:723) (701:701:701))
        (PORT ena (1181:1181:1181) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (986:986:986))
        (PORT datab (743:743:743) (756:756:756))
        (PORT datac (511:511:511) (568:568:568))
        (PORT datad (698:698:698) (693:693:693))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|dataReady\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (403:403:403))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|dataReady\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1244:1244:1244) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (753:753:753))
        (PORT datab (311:311:311) (394:394:394))
        (PORT datac (727:727:727) (738:738:738))
        (PORT datad (758:758:758) (767:767:767))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\writeu\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (531:531:531))
        (PORT datad (1237:1237:1237) (1198:1198:1198))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\startt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (284:284:284))
        (PORT datab (464:464:464) (499:499:499))
        (PORT datad (202:202:202) (226:226:226))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE startt)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|state\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1220:1220:1220))
        (PORT datac (3074:3074:3074) (2947:2947:2947))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1883:1883:1883))
        (PORT asdata (955:955:955) (912:912:912))
        (PORT sclr (1725:1725:1725) (1817:1817:1817))
        (PORT ena (1514:1514:1514) (1400:1400:1400))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (683:683:683))
        (PORT datab (487:487:487) (504:504:504))
        (PORT datad (632:632:632) (628:628:628))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1882:1882:1882))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1535:1535:1535) (1598:1598:1598))
        (PORT ena (1509:1509:1509) (1405:1405:1405))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (753:753:753))
        (PORT datab (311:311:311) (394:394:394))
        (PORT datac (728:728:728) (739:739:739))
        (PORT datad (758:758:758) (767:767:767))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1880:1880:1880))
        (PORT asdata (559:559:559) (585:585:585))
        (PORT sclr (2012:2012:2012) (2135:2135:2135))
        (PORT ena (1864:1864:1864) (1738:1738:1738))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (753:753:753))
        (PORT datab (310:310:310) (393:393:393))
        (PORT datac (726:726:726) (737:737:737))
        (PORT datad (757:757:757) (766:766:766))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|flag\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3108:3108:3108) (2982:2982:2982))
        (PORT datac (1222:1222:1222) (1183:1183:1183))
        (PORT datad (595:595:595) (540:540:540))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1872:1872:1872))
        (PORT asdata (1573:1573:1573) (1486:1486:1486))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (979:979:979))
        (PORT datab (981:981:981) (951:951:951))
        (PORT datac (1004:1004:1004) (982:982:982))
        (PORT datad (1192:1192:1192) (1134:1134:1134))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1321:1321:1321) (1282:1282:1282))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1180:1180:1180))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (507:507:507))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (554:554:554))
        (PORT datab (642:642:642) (580:580:580))
        (PORT datac (1228:1228:1228) (1145:1145:1145))
        (PORT datad (880:880:880) (816:816:816))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (484:484:484))
        (PORT datab (601:601:601) (558:558:558))
        (PORT datad (597:597:597) (546:546:546))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (504:504:504))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (575:575:575))
        (PORT datab (633:633:633) (571:571:571))
        (PORT datac (575:575:575) (522:522:522))
        (PORT datad (618:618:618) (563:563:563))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (385:385:385) (368:368:368))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (875:875:875))
        (PORT datab (975:975:975) (891:891:891))
        (PORT datac (919:919:919) (844:844:844))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1251:1251:1251))
        (PORT datab (893:893:893) (836:836:836))
        (PORT datac (205:205:205) (245:245:245))
        (PORT datad (447:447:447) (485:485:485))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (487:487:487))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datad (201:201:201) (225:225:225))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\staten\.trans\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (PORT datab (965:965:965) (949:949:949))
        (PORT datac (430:430:430) (468:468:468))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (498:498:498))
        (PORT datad (389:389:389) (373:373:373))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (986:986:986) (936:936:936))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (468:468:468))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1494:1494:1494) (1378:1378:1378))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (481:481:481))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (772:772:772) (755:755:755))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (992:992:992) (961:961:961))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (942:942:942) (886:886:886))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (709:709:709) (729:729:729))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1534:1534:1534) (1458:1458:1458))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (741:741:741) (764:764:764))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1250:1250:1250) (1173:1173:1173))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (767:767:767))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (713:713:713))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (794:794:794))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1804:1804:1804) (1682:1682:1682))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1504:1504:1504) (1503:1503:1503))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1248:1248:1248) (1183:1183:1183))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\staten\.00\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (680:680:680) (681:681:681))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\staten\.00\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (783:783:783))
        (PORT datab (1035:1035:1035) (1010:1010:1010))
        (PORT datac (956:956:956) (943:943:943))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1493:1493:1493) (1489:1489:1489))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (941:941:941) (884:884:884))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (514:514:514))
        (PORT datab (439:439:439) (475:475:475))
        (PORT datac (434:434:434) (460:460:460))
        (PORT datad (640:640:640) (640:640:640))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1506:1506:1506) (1505:1505:1505))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1028:1028:1028) (1004:1004:1004))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (717:717:717))
        (PORT datab (738:738:738) (761:761:761))
        (PORT datac (717:717:717) (729:729:729))
        (PORT datad (678:678:678) (693:693:693))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (645:645:645))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1165:1165:1165) (1057:1057:1057))
        (PORT datad (350:350:350) (332:332:332))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1181:1181:1181))
        (PORT datab (1321:1321:1321) (1282:1282:1282))
        (PORT datac (748:748:748) (761:761:761))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1247:1247:1247))
        (PORT datab (892:892:892) (834:834:834))
        (PORT datac (209:209:209) (249:249:249))
        (PORT datad (452:452:452) (490:490:490))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (684:684:684))
        (PORT datac (187:187:187) (215:215:215))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\staten\.pros\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\writeu\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (659:659:659))
        (PORT datac (1204:1204:1204) (1175:1175:1175))
        (PORT datad (662:662:662) (652:652:652))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE writeu)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT asdata (558:558:558) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (875:875:875))
        (PORT datab (326:326:326) (407:407:407))
        (PORT datac (274:274:274) (355:355:355))
        (PORT datad (704:704:704) (704:704:704))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (275:275:275))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (275:275:275) (356:356:356))
        (PORT datad (511:511:511) (562:562:562))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\startp\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (880:880:880))
        (PORT datab (461:461:461) (497:497:497))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE startp)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1932:1932:1932) (1849:1849:1849))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (688:688:688))
        (PORT datac (1202:1202:1202) (1174:1174:1174))
        (PORT datad (718:718:718) (728:728:728))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (840:840:840))
        (PORT datab (779:779:779) (783:783:783))
        (PORT datac (920:920:920) (899:899:899))
        (PORT datad (1015:1015:1015) (993:993:993))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|incpc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1288:1288:1288) (1344:1344:1344))
        (PORT ena (2084:2084:2084) (1977:1977:1977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (692:692:692))
        (PORT datab (763:763:763) (763:763:763))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (537:537:537))
        (PORT datab (746:746:746) (768:768:768))
        (PORT datac (266:266:266) (345:345:345))
        (PORT datad (711:711:711) (701:701:701))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1538:1538:1538))
        (PORT datab (1292:1292:1292) (1252:1252:1252))
        (PORT datac (882:882:882) (816:816:816))
        (PORT datad (994:994:994) (990:990:990))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|operation\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2114:2114:2114) (2003:2003:2003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (745:745:745))
        (PORT datab (325:325:325) (406:406:406))
        (PORT datac (801:801:801) (835:835:835))
        (PORT datad (509:509:509) (560:560:560))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (427:427:427))
        (PORT datac (726:726:726) (732:732:732))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|incac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1925:1925:1925) (1849:1849:1849))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (789:789:789))
        (PORT datab (1012:1012:1012) (981:981:981))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1596:1596:1596) (1535:1535:1535))
        (PORT datab (1291:1291:1291) (1251:1251:1251))
        (PORT datac (821:821:821) (861:861:861))
        (PORT datad (987:987:987) (974:974:974))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (997:997:997) (994:994:994))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|resetac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2114:2114:2114) (2003:2003:2003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1048:1048:1048))
        (PORT datab (872:872:872) (903:903:903))
        (PORT datac (1542:1542:1542) (1487:1487:1487))
        (PORT datad (998:998:998) (995:995:995))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|D_select\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (406:406:406))
        (PORT datab (971:971:971) (958:958:958))
        (PORT datad (628:628:628) (597:597:597))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (481:481:481))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (814:814:814))
        (PORT datab (790:790:790) (808:808:808))
        (PORT datac (776:776:776) (801:801:801))
        (PORT datad (1219:1219:1219) (1168:1168:1168))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (548:548:548))
        (PORT datab (557:557:557) (597:597:597))
        (PORT datac (801:801:801) (835:835:835))
        (PORT datad (703:703:703) (704:704:704))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (780:780:780))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (592:592:592) (545:545:545))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (840:840:840))
        (PORT datab (852:852:852) (877:877:877))
        (PORT datac (749:749:749) (779:779:779))
        (PORT datad (729:729:729) (742:742:742))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|M_select\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (550:550:550))
        (PORT datab (236:236:236) (268:268:268))
        (PORT datac (190:190:190) (219:219:219))
        (PORT datad (1218:1218:1218) (1167:1167:1167))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|M_select\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1670:1670:1670) (1616:1616:1616))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (840:840:840))
        (PORT datab (852:852:852) (877:877:877))
        (PORT datac (748:748:748) (778:778:778))
        (PORT datad (729:729:729) (742:742:742))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|M_select\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datad (1219:1219:1219) (1169:1169:1169))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|M_select\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (839:839:839) (876:876:876))
        (PORT sload (847:847:847) (920:920:920))
        (PORT ena (1670:1670:1670) (1616:1616:1616))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (847:847:847))
        (PORT datab (857:857:857) (883:883:883))
        (PORT datac (745:745:745) (774:774:774))
        (PORT datad (731:731:731) (744:744:744))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|M_select\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1209:1209:1209))
        (PORT datab (618:618:618) (566:566:566))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (687:687:687) (685:685:685))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|operation\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2716:2716:2716))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1705:1705:1705) (1668:1668:1668))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (793:793:793))
        (PORT datac (765:765:765) (781:781:781))
        (PORT datad (700:700:700) (687:687:687))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\pro\|alu\|Mux16\~0clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2029:2029:2029) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (370:370:370))
        (PORT datac (206:206:206) (234:234:234))
        (PORT datad (1687:1687:1687) (1662:1662:1662))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1536:1536:1536))
        (PORT datab (1291:1291:1291) (1251:1251:1251))
        (PORT datac (820:820:820) (860:860:860))
        (PORT datad (988:988:988) (974:974:974))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (996:996:996) (992:992:992))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|resetpc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2114:2114:2114) (2003:2003:2003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (703:703:703))
        (PORT datab (855:855:855) (881:881:881))
        (PORT datac (746:746:746) (775:775:775))
        (PORT datad (730:730:730) (743:743:743))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|D_select\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (971:971:971) (957:957:957))
        (PORT datad (573:573:573) (522:522:522))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|D_select\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (783:783:783))
        (PORT datab (405:405:405) (399:399:399))
        (PORT datac (645:645:645) (599:599:599))
        (PORT datad (463:463:463) (497:497:497))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|D_select\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1856:1856:1856))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (764:764:764))
        (PORT datab (550:550:550) (583:583:583))
        (PORT datac (781:781:781) (808:808:808))
        (PORT datad (680:680:680) (669:669:669))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|D_select\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (940:940:940) (920:920:920))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (724:724:724) (730:730:730))
        (PORT datad (405:405:405) (383:383:383))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|D_select\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1057:1057:1057) (1053:1053:1053))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1925:1925:1925) (1849:1849:1849))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (428:428:428))
        (PORT datab (337:337:337) (434:434:434))
        (PORT datac (1257:1257:1257) (1237:1237:1237))
        (PORT datad (442:442:442) (464:464:464))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1302:1302:1302) (1236:1236:1236))
        (PORT sclr (1263:1263:1263) (1314:1314:1314))
        (PORT sload (1310:1310:1310) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (465:465:465))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (569:569:569))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (475:475:475))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1490:1490:1490))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1325:1325:1325) (1278:1278:1278))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1076:1076:1076) (1046:1046:1046))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (715:715:715))
        (PORT datab (1212:1212:1212) (1239:1239:1239))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1779:1779:1779))
        (PORT datab (988:988:988) (913:913:913))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (676:676:676))
        (PORT datab (2000:2000:2000) (1972:1972:1972))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3252:3252:3252) (3236:3236:3236))
        (PORT datad (1584:1584:1584) (1549:1549:1549))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (850:850:850))
        (PORT datab (859:859:859) (885:885:885))
        (PORT datac (745:745:745) (774:774:774))
        (PORT datad (732:732:732) (745:745:745))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|M_select\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1183:1183:1183))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1481:1481:1481) (1399:1399:1399))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|M_select\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1670:1670:1670) (1616:1616:1616))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1298:1298:1298))
        (PORT datab (1123:1123:1123) (1113:1113:1113))
        (PORT datac (441:441:441) (472:472:472))
        (PORT datad (724:724:724) (753:753:753))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (441:441:441) (472:472:472))
        (PORT datad (1077:1077:1077) (1075:1075:1075))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (704:704:704) (688:688:688))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1914:1914:1914))
        (PORT asdata (1534:1534:1534) (1447:1447:1447))
        (PORT ena (1655:1655:1655) (1577:1577:1577))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (811:811:811) (853:853:853))
        (PORT datac (1060:1060:1060) (1141:1141:1141))
        (PORT datad (733:733:733) (742:742:742))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (462:462:462))
        (PORT datab (336:336:336) (434:434:434))
        (PORT datac (1256:1256:1256) (1237:1237:1237))
        (PORT datad (303:303:303) (385:385:385))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1580:1580:1580) (1519:1519:1519))
        (PORT ena (1387:1387:1387) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (530:530:530))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[5\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (711:711:711))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (721:721:721))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (520:520:520))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (714:714:714))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (994:994:994))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1305:1305:1305) (1256:1256:1256))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (820:820:820))
        (PORT datab (789:789:789) (807:807:807))
        (PORT datac (782:782:782) (809:809:809))
        (PORT datad (1219:1219:1219) (1168:1168:1168))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|operation\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2716:2716:2716))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1705:1705:1705) (1668:1668:1668))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3284:3284:3284) (3268:3268:3268))
        (PORT datac (1600:1600:1600) (1546:1546:1546))
        (PORT datad (1583:1583:1583) (1548:1548:1548))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1591:1591:1591) (1520:1520:1520))
        (PORT ena (1603:1603:1603) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1596:1596:1596) (1526:1526:1526))
        (PORT ena (1627:1627:1627) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (455:455:455))
        (PORT datab (335:335:335) (432:432:432))
        (PORT datac (1253:1253:1253) (1233:1233:1233))
        (PORT datad (306:306:306) (387:387:387))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (1062:1062:1062) (1038:1038:1038))
        (PORT ena (1602:1602:1602) (1529:1529:1529))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (459:459:459))
        (PORT datab (335:335:335) (433:433:433))
        (PORT datac (1255:1255:1255) (1236:1236:1236))
        (PORT datad (304:304:304) (385:385:385))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1677:1677:1677))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (457:457:457))
        (PORT datab (335:335:335) (432:432:432))
        (PORT datac (1254:1254:1254) (1235:1235:1235))
        (PORT datad (305:305:305) (386:386:386))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1916:1916:1916))
        (PORT asdata (1329:1329:1329) (1267:1267:1267))
        (PORT ena (2053:2053:2053) (1980:1980:1980))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (799:799:799))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (948:948:948) (993:993:993))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1040:1040:1040))
        (PORT datab (909:909:909) (959:959:959))
        (PORT datad (403:403:403) (392:392:392))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (964:964:964))
        (PORT datab (992:992:992) (957:957:957))
        (PORT datad (935:935:935) (869:869:869))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1202:1202:1202))
        (PORT datab (1041:1041:1041) (993:993:993))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux7\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1208:1208:1208) (1237:1237:1237))
        (PORT datac (188:188:188) (216:216:216))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2138:2138:2138))
        (PORT datab (643:643:643) (608:608:608))
        (PORT datac (679:679:679) (646:646:646))
        (PORT datad (1163:1163:1163) (1070:1070:1070))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1303:1303:1303))
        (PORT datab (1121:1121:1121) (1111:1111:1111))
        (PORT datac (440:440:440) (470:470:470))
        (PORT datad (723:723:723) (752:752:752))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1582:1582:1582) (1490:1490:1490))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (431:431:431) (452:452:452))
        (PORT datad (1723:1723:1723) (1705:1705:1705))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1370:1370:1370) (1331:1331:1331))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1298:1298:1298) (1243:1243:1243))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1081:1081:1081) (1050:1050:1050))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1065:1065:1065))
        (PORT datab (1244:1244:1244) (1203:1203:1203))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1755:1755:1755) (1734:1734:1734))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (972:972:972) (1021:1021:1021))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1047:1047:1047) (1098:1098:1098))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (935:935:935))
        (PORT datab (1425:1425:1425) (1395:1395:1395))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2392:2392:2392) (2355:2355:2355))
        (PORT datab (471:471:471) (481:481:481))
        (PORT datac (671:671:671) (638:638:638))
        (PORT datad (1472:1472:1472) (1365:1365:1365))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (1869:1869:1869))
        (PORT datab (703:703:703) (669:669:669))
        (PORT datac (884:884:884) (838:838:838))
        (PORT datad (1105:1105:1105) (1057:1057:1057))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1143:1143:1143) (1115:1115:1115))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (467:467:467))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1352:1352:1352) (1302:1302:1302))
        (PORT sclr (1263:1263:1263) (1314:1314:1314))
        (PORT sload (1310:1310:1310) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (702:702:702) (685:685:685))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1311:1311:1311) (1257:1257:1257))
        (PORT sclr (1263:1263:1263) (1314:1314:1314))
        (PORT sload (1310:1310:1310) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (467:467:467))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1355:1355:1355) (1309:1309:1309))
        (PORT sclr (1263:1263:1263) (1314:1314:1314))
        (PORT sload (1310:1310:1310) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (457:457:457))
        (PORT datab (335:335:335) (433:433:433))
        (PORT datac (1254:1254:1254) (1234:1234:1234))
        (PORT datad (305:305:305) (386:386:386))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT asdata (763:763:763) (754:754:754))
        (PORT ena (1612:1612:1612) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (1896:1896:1896) (1811:1811:1811))
        (PORT ena (1051:1051:1051) (1009:1009:1009))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (1894:1894:1894) (1809:1809:1809))
        (PORT ena (1340:1340:1340) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1632:1632:1632) (1567:1567:1567))
        (PORT ena (1594:1594:1594) (1518:1518:1518))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2073:2073:2073) (1944:1944:1944))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1635:1635:1635) (1570:1570:1570))
        (PORT ena (1550:1550:1550) (1463:1463:1463))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1183:1183:1183))
        (PORT datab (767:767:767) (768:768:768))
        (PORT datad (779:779:779) (814:814:814))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1075:1075:1075))
        (PORT datab (809:809:809) (851:851:851))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1051:1051:1051))
        (PORT datab (719:719:719) (694:694:694))
        (PORT datad (929:929:929) (883:883:883))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (430:430:430))
        (PORT datab (778:778:778) (780:780:780))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (320:320:320))
        (PORT datab (252:252:252) (285:285:285))
        (PORT datac (892:892:892) (805:805:805))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (714:714:714))
        (PORT datab (441:441:441) (478:478:478))
        (PORT datac (666:666:666) (653:653:653))
        (PORT datad (673:673:673) (666:666:666))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT asdata (1324:1324:1324) (1259:1259:1259))
        (PORT ena (1856:1856:1856) (1756:1756:1756))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1069:1069:1069) (1089:1089:1089))
        (PORT datac (1491:1491:1491) (1425:1425:1425))
        (PORT datad (1065:1065:1065) (1062:1062:1062))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[13\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (475:475:475))
        (PORT datac (996:996:996) (984:984:984))
        (PORT datad (1212:1212:1212) (1166:1166:1166))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT asdata (2147:2147:2147) (2014:2014:2014))
        (PORT ena (1666:1666:1666) (1599:1599:1599))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1026:1026:1026))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (995:995:995) (1055:1055:1055))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (662:662:662))
        (PORT datab (1942:1942:1942) (1948:1948:1948))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (675:675:675))
        (PORT datab (1106:1106:1106) (1104:1104:1104))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (716:716:716))
        (PORT datab (1007:1007:1007) (999:999:999))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux11\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (855:855:855))
        (PORT datab (1527:1527:1527) (1416:1416:1416))
        (PORT datac (1562:1562:1562) (1510:1510:1510))
        (PORT datad (575:575:575) (525:525:525))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux11\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (660:660:660))
        (PORT datab (1261:1261:1261) (1297:1297:1297))
        (PORT datac (3068:3068:3068) (3071:3071:3071))
        (PORT datad (353:353:353) (335:335:335))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (669:669:669) (616:616:616))
        (PORT datad (1713:1713:1713) (1691:1691:1691))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1043:1043:1043) (1022:1022:1022))
        (PORT ena (1886:1886:1886) (1765:1765:1765))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1599:1599:1599) (1516:1516:1516))
        (PORT ena (1603:1603:1603) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1285:1285:1285) (1292:1292:1292))
        (PORT ena (1550:1550:1550) (1463:1463:1463))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1284:1284:1284) (1290:1290:1290))
        (PORT ena (1594:1594:1594) (1518:1518:1518))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1657:1657:1657) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1176:1176:1176))
        (PORT datab (810:810:810) (851:851:851))
        (PORT datad (1479:1479:1479) (1404:1404:1404))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1169:1169:1169))
        (PORT datab (1257:1257:1257) (1207:1207:1207))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1599:1599:1599) (1516:1516:1516))
        (PORT ena (1627:1627:1627) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (960:960:960))
        (PORT datab (657:657:657) (607:607:607))
        (PORT datad (957:957:957) (917:917:917))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1223:1223:1223))
        (PORT datab (659:659:659) (666:666:666))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1350:1350:1350))
        (PORT datad (911:911:911) (857:857:857))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (610:610:610))
        (PORT datab (1521:1521:1521) (1460:1460:1460))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (869:869:869))
        (PORT datab (1457:1457:1457) (1520:1520:1520))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (924:924:924))
        (PORT datab (2072:2072:2072) (2079:2079:2079))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1029:1029:1029) (1074:1074:1074))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (460:460:460))
        (PORT datab (1827:1827:1827) (1810:1810:1810))
        (PORT datac (433:433:433) (446:446:446))
        (PORT datad (826:826:826) (757:757:757))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1082:1082:1082))
        (PORT datab (1192:1192:1192) (1106:1106:1106))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (1722:1722:1722))
        (PORT datab (966:966:966) (897:897:897))
        (PORT datac (684:684:684) (654:654:654))
        (PORT datad (383:383:383) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1615:1615:1615))
        (PORT datab (3066:3066:3066) (3090:3090:3090))
        (PORT datac (378:378:378) (361:361:361))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (274:274:274))
        (PORT datac (1676:1676:1676) (1660:1660:1660))
        (PORT datad (956:956:956) (898:898:898))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1914:1914:1914))
        (PORT asdata (585:585:585) (614:614:614))
        (PORT ena (1655:1655:1655) (1577:1577:1577))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1501:1501:1501) (1413:1413:1413))
        (PORT ena (1627:1627:1627) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1344:1344:1344) (1281:1281:1281))
        (PORT ena (1550:1550:1550) (1463:1463:1463))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|R3\|d\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (916:916:916) (861:861:861))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2082:2082:2082) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (1288:1288:1288) (1231:1231:1231))
        (PORT ena (1657:1657:1657) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1032:1032:1032))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (967:967:967) (1023:1023:1023))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1182:1182:1182))
        (PORT datab (2078:2078:2078) (2085:2085:2085))
        (PORT datad (841:841:841) (843:843:843))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (956:956:956))
        (PORT datab (985:985:985) (949:949:949))
        (PORT datad (926:926:926) (864:864:864))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (475:475:475))
        (PORT datab (1002:1002:1002) (953:953:953))
        (PORT datad (679:679:679) (648:648:648))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1165:1165:1165) (1193:1193:1193))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1107:1107:1107))
        (PORT datab (2171:2171:2171) (2093:2093:2093))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (837:837:837))
        (PORT datab (1898:1898:1898) (1816:1816:1816))
        (PORT datac (1691:1691:1691) (1719:1719:1719))
        (PORT datad (635:635:635) (583:583:583))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1665:1665:1665))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3394:3394:3394) (3437:3437:3437))
        (PORT datad (1599:1599:1599) (1573:1573:1573))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (593:593:593) (560:560:560))
        (PORT datad (1723:1723:1723) (1706:1706:1706))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1914:1914:1914))
        (PORT asdata (1369:1369:1369) (1312:1312:1312))
        (PORT ena (1805:1805:1805) (1689:1689:1689))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1066:1066:1066) (1086:1086:1086))
        (PORT datac (895:895:895) (869:869:869))
        (PORT datad (1066:1066:1066) (1064:1064:1064))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[14\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (757:757:757))
        (PORT datad (1225:1225:1225) (1173:1173:1173))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode607w\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (1595:1595:1595) (1526:1526:1526))
        (PORT datad (719:719:719) (729:729:729))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode617w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (673:673:673))
        (PORT datab (923:923:923) (864:864:864))
        (PORT datac (928:928:928) (861:861:861))
        (PORT datad (218:218:218) (239:239:239))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (1237:1237:1237) (1194:1194:1194))
        (PORT datad (267:267:267) (338:338:338))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (616:616:616))
        (PORT datab (393:393:393) (378:378:378))
        (PORT datad (3871:3871:3871) (4053:4053:4053))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1332:1332:1332) (1321:1321:1321))
        (PORT datac (903:903:903) (872:872:872))
        (PORT datad (1509:1509:1509) (1513:1513:1513))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1499:1499:1499) (1496:1496:1496))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (948:948:948) (895:895:895))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1085:1085:1085) (1108:1108:1108))
        (PORT datac (709:709:709) (712:712:712))
        (PORT datad (1056:1056:1056) (1052:1052:1052))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1074:1074:1074) (1095:1095:1095))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT asdata (1287:1287:1287) (1230:1230:1230))
        (PORT ena (1612:1612:1612) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1501:1501:1501) (1499:1499:1499))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1180:1180:1180) (1102:1102:1102))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1083:1083:1083) (1105:1105:1105))
        (PORT datac (903:903:903) (870:870:870))
        (PORT datad (1057:1057:1057) (1054:1054:1054))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1077:1077:1077) (1098:1098:1098))
        (PORT datad (401:401:401) (425:425:425))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT asdata (1300:1300:1300) (1233:1233:1233))
        (PORT ena (1612:1612:1612) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1540:1540:1540))
        (PORT datab (1080:1080:1080) (1102:1102:1102))
        (PORT datad (1059:1059:1059) (1055:1055:1055))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1062:1062:1062) (1082:1082:1082))
        (PORT datad (405:405:405) (430:430:430))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (501:501:501))
        (PORT datac (731:731:731) (767:767:767))
        (PORT datad (1381:1381:1381) (1361:1361:1361))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT asdata (1070:1070:1070) (1043:1043:1043))
        (PORT ena (1612:1612:1612) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (680:680:680))
        (PORT datad (1045:1045:1045) (1057:1057:1057))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT asdata (1065:1065:1065) (1035:1035:1035))
        (PORT ena (1612:1612:1612) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (687:687:687))
        (PORT datad (1032:1032:1032) (1042:1042:1042))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (502:502:502))
        (PORT datac (732:732:732) (769:769:769))
        (PORT datad (1381:1381:1381) (1360:1360:1360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1357:1357:1357) (1310:1310:1310))
        (PORT ena (1792:1792:1792) (1657:1657:1657))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (963:963:963) (947:947:947))
        (PORT datad (1312:1312:1312) (1295:1295:1295))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1909:1909:1909))
        (PORT asdata (1408:1408:1408) (1362:1362:1362))
        (PORT ena (1680:1680:1680) (1596:1596:1596))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (516:516:516))
        (PORT datac (728:728:728) (764:764:764))
        (PORT datad (1382:1382:1382) (1362:1362:1362))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (801:801:801))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (731:731:731))
        (PORT datad (1042:1042:1042) (1054:1054:1054))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT asdata (1308:1308:1308) (1253:1253:1253))
        (PORT ena (1612:1612:1612) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1088:1088:1088))
        (PORT datac (1703:1703:1703) (1658:1658:1658))
        (PORT datad (1066:1066:1066) (1063:1063:1063))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[8\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1071:1071:1071) (1092:1092:1092))
        (PORT datad (407:407:407) (432:432:432))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT asdata (1360:1360:1360) (1330:1330:1330))
        (PORT ena (1612:1612:1612) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (718:718:718))
        (PORT datab (1070:1070:1070) (1091:1091:1091))
        (PORT datad (1064:1064:1064) (1062:1062:1062))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[9\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1075:1075:1075) (1097:1097:1097))
        (PORT datad (394:394:394) (419:419:419))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1120:1120:1120) (1097:1097:1097))
        (PORT ena (1886:1886:1886) (1765:1765:1765))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1063:1063:1063))
        (PORT datac (740:740:740) (751:751:751))
        (PORT datad (1224:1224:1224) (1186:1186:1186))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[10\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1052:1052:1052) (1061:1061:1061))
        (PORT datad (400:400:400) (419:419:419))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1054:1054:1054) (1065:1065:1065))
        (PORT datac (764:764:764) (774:774:774))
        (PORT datad (1224:1224:1224) (1187:1187:1187))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[11\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1063:1063:1063))
        (PORT datad (396:396:396) (422:422:422))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1053:1053:1053) (1035:1035:1035))
        (PORT ena (1603:1603:1603) (1525:1525:1525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1054:1054:1054) (1035:1035:1035))
        (PORT ena (1627:1627:1627) (1538:1538:1538))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (2092:2092:2092) (1978:1978:1978))
        (PORT ena (2082:2082:2082) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (912:912:912))
        (PORT datab (2073:2073:2073) (2104:2104:2104))
        (PORT datad (964:964:964) (1020:1020:1020))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (955:955:955))
        (PORT datab (984:984:984) (948:948:948))
        (PORT datad (587:587:587) (534:534:534))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (457:457:457))
        (PORT datab (1041:1041:1041) (994:994:994))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1211:1211:1211) (1240:1240:1240))
        (PORT datac (185:185:185) (213:213:213))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1213:1213:1213))
        (PORT datab (1253:1253:1253) (1147:1147:1147))
        (PORT datac (663:663:663) (628:628:628))
        (PORT datad (373:373:373) (357:357:357))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (622:622:622))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1216:1216:1216) (1117:1117:1117))
        (PORT datad (1007:1007:1007) (994:994:994))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1063:1063:1063))
        (PORT datab (884:884:884) (812:812:812))
        (PORT datac (3502:3502:3502) (3453:3453:3453))
        (PORT datad (386:386:386) (378:378:378))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (1716:1716:1716) (1705:1705:1705))
        (PORT datad (357:357:357) (332:332:332))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1050:1050:1050) (1030:1030:1030))
        (PORT ena (1886:1886:1886) (1765:1765:1765))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1507:1507:1507) (1506:1506:1506))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1751:1751:1751) (1631:1631:1631))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1058:1058:1058) (1069:1069:1069))
        (PORT datac (923:923:923) (911:911:911))
        (PORT datad (1226:1226:1226) (1189:1189:1189))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[12\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1057:1057:1057) (1067:1067:1067))
        (PORT datad (233:233:233) (294:294:294))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (930:930:930))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1392:1392:1392))
        (PORT d[1] (1680:1680:1680) (1619:1619:1619))
        (PORT d[2] (1386:1386:1386) (1332:1332:1332))
        (PORT d[3] (1297:1297:1297) (1235:1235:1235))
        (PORT d[4] (1635:1635:1635) (1545:1545:1545))
        (PORT d[5] (1328:1328:1328) (1270:1270:1270))
        (PORT d[6] (2114:2114:2114) (1978:1978:1978))
        (PORT d[7] (1581:1581:1581) (1492:1492:1492))
        (PORT d[8] (1665:1665:1665) (1590:1590:1590))
        (PORT d[9] (1700:1700:1700) (1622:1622:1622))
        (PORT d[10] (1679:1679:1679) (1643:1643:1643))
        (PORT d[11] (1551:1551:1551) (1466:1466:1466))
        (PORT d[12] (1847:1847:1847) (1752:1752:1752))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1211:1211:1211))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (1856:1856:1856) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1415:1415:1415))
        (PORT d[1] (1707:1707:1707) (1643:1643:1643))
        (PORT d[2] (1345:1345:1345) (1283:1283:1283))
        (PORT d[3] (1299:1299:1299) (1235:1235:1235))
        (PORT d[4] (1668:1668:1668) (1579:1579:1579))
        (PORT d[5] (1330:1330:1330) (1270:1270:1270))
        (PORT d[6] (2116:2116:2116) (1978:1978:1978))
        (PORT d[7] (1583:1583:1583) (1492:1492:1492))
        (PORT d[8] (1667:1667:1667) (1590:1590:1590))
        (PORT d[9] (1702:1702:1702) (1622:1622:1622))
        (PORT d[10] (1681:1681:1681) (1643:1643:1643))
        (PORT d[11] (1553:1553:1553) (1466:1466:1466))
        (PORT d[12] (1849:1849:1849) (1752:1752:1752))
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (PORT ena (1889:1889:1889) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (PORT d[0] (1889:1889:1889) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode607w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (341:341:341))
        (PORT datab (271:271:271) (317:317:317))
        (PORT datac (620:620:620) (587:587:587))
        (PORT datad (701:701:701) (669:669:669))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1549:1549:1549))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1053:1053:1053))
        (PORT d[1] (1299:1299:1299) (1225:1225:1225))
        (PORT d[2] (1153:1153:1153) (1129:1129:1129))
        (PORT d[3] (1014:1014:1014) (982:982:982))
        (PORT d[4] (1589:1589:1589) (1505:1505:1505))
        (PORT d[5] (1667:1667:1667) (1588:1588:1588))
        (PORT d[6] (1296:1296:1296) (1237:1237:1237))
        (PORT d[7] (1291:1291:1291) (1251:1251:1251))
        (PORT d[8] (1347:1347:1347) (1303:1303:1303))
        (PORT d[9] (1378:1378:1378) (1313:1313:1313))
        (PORT d[10] (2271:2271:2271) (2208:2208:2208))
        (PORT d[11] (2239:2239:2239) (2255:2255:2255))
        (PORT d[12] (2758:2758:2758) (2728:2728:2728))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1599:1599:1599))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT d[0] (2287:2287:2287) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1030:1030:1030))
        (PORT d[1] (1291:1291:1291) (1231:1231:1231))
        (PORT d[2] (1102:1102:1102) (1082:1082:1082))
        (PORT d[3] (1016:1016:1016) (982:982:982))
        (PORT d[4] (1342:1342:1342) (1268:1268:1268))
        (PORT d[5] (1669:1669:1669) (1588:1588:1588))
        (PORT d[6] (1298:1298:1298) (1237:1237:1237))
        (PORT d[7] (1293:1293:1293) (1251:1251:1251))
        (PORT d[8] (1349:1349:1349) (1303:1303:1303))
        (PORT d[9] (1380:1380:1380) (1313:1313:1313))
        (PORT d[10] (2273:2273:2273) (2208:2208:2208))
        (PORT d[11] (2241:2241:2241) (2255:2255:2255))
        (PORT d[12] (2760:2760:2760) (2728:2728:2728))
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (PORT ena (2121:2121:2121) (2016:2016:2016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (PORT d[0] (2121:2121:2121) (2016:2016:2016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3453:3453:3453) (3388:3388:3388))
        (PORT datab (3280:3280:3280) (3256:3256:3256))
        (PORT datac (1013:1013:1013) (954:954:954))
        (PORT datad (1271:1271:1271) (1204:1204:1204))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode627w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (338:338:338))
        (PORT datab (277:277:277) (324:324:324))
        (PORT datac (626:626:626) (595:595:595))
        (PORT datad (696:696:696) (665:665:665))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (670:670:670) (638:638:638))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1073:1073:1073))
        (PORT d[1] (1353:1353:1353) (1281:1281:1281))
        (PORT d[2] (1110:1110:1110) (1074:1074:1074))
        (PORT d[3] (1006:1006:1006) (970:970:970))
        (PORT d[4] (1307:1307:1307) (1232:1232:1232))
        (PORT d[5] (989:989:989) (936:936:936))
        (PORT d[6] (2535:2535:2535) (2455:2455:2455))
        (PORT d[7] (1271:1271:1271) (1203:1203:1203))
        (PORT d[8] (1625:1625:1625) (1551:1551:1551))
        (PORT d[9] (1330:1330:1330) (1266:1266:1266))
        (PORT d[10] (2388:2388:2388) (2354:2354:2354))
        (PORT d[11] (1829:1829:1829) (1728:1728:1728))
        (PORT d[12] (1823:1823:1823) (1730:1730:1730))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1366:1366:1366))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (PORT d[0] (2032:2032:2032) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1073:1073:1073))
        (PORT d[1] (1330:1330:1330) (1257:1257:1257))
        (PORT d[2] (1112:1112:1112) (1074:1074:1074))
        (PORT d[3] (1008:1008:1008) (970:970:970))
        (PORT d[4] (1334:1334:1334) (1258:1258:1258))
        (PORT d[5] (991:991:991) (936:936:936))
        (PORT d[6] (2537:2537:2537) (2455:2455:2455))
        (PORT d[7] (1273:1273:1273) (1203:1203:1203))
        (PORT d[8] (1627:1627:1627) (1551:1551:1551))
        (PORT d[9] (1332:1332:1332) (1266:1266:1266))
        (PORT d[10] (2390:2390:2390) (2354:2354:2354))
        (PORT d[11] (1831:1831:1831) (1728:1728:1728))
        (PORT d[12] (1825:1825:1825) (1730:1730:1730))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT ena (1907:1907:1907) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (1907:1907:1907) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode637w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (675:675:675))
        (PORT datab (921:921:921) (862:862:862))
        (PORT datac (930:930:930) (863:863:863))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1577:1577:1577))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1334:1334:1334))
        (PORT d[1] (1876:1876:1876) (1779:1779:1779))
        (PORT d[2] (1432:1432:1432) (1400:1400:1400))
        (PORT d[3] (1365:1365:1365) (1328:1328:1328))
        (PORT d[4] (1948:1948:1948) (1840:1840:1840))
        (PORT d[5] (1983:1983:1983) (1891:1891:1891))
        (PORT d[6] (1629:1629:1629) (1554:1554:1554))
        (PORT d[7] (1623:1623:1623) (1571:1571:1571))
        (PORT d[8] (1700:1700:1700) (1643:1643:1643))
        (PORT d[9] (1642:1642:1642) (1558:1558:1558))
        (PORT d[10] (2347:2347:2347) (2308:2308:2308))
        (PORT d[11] (1907:1907:1907) (1935:1935:1935))
        (PORT d[12] (2238:2238:2238) (2163:2163:2163))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1547:1547:1547))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT d[0] (2195:2195:2195) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1325:1325:1325))
        (PORT d[1] (1611:1611:1611) (1529:1529:1529))
        (PORT d[2] (1436:1436:1436) (1399:1399:1399))
        (PORT d[3] (1367:1367:1367) (1328:1328:1328))
        (PORT d[4] (1668:1668:1668) (1587:1587:1587))
        (PORT d[5] (1985:1985:1985) (1891:1891:1891))
        (PORT d[6] (1631:1631:1631) (1554:1554:1554))
        (PORT d[7] (1625:1625:1625) (1571:1571:1571))
        (PORT d[8] (1702:1702:1702) (1643:1643:1643))
        (PORT d[9] (1644:1644:1644) (1558:1558:1558))
        (PORT d[10] (2349:2349:2349) (2308:2308:2308))
        (PORT d[11] (1909:1909:1909) (1935:1935:1935))
        (PORT d[12] (2240:2240:2240) (2163:2163:2163))
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (PORT ena (2212:2212:2212) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (PORT d[0] (2212:2212:2212) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3451:3451:3451) (3386:3386:3386))
        (PORT datab (3278:3278:3278) (3254:3254:3254))
        (PORT datac (988:988:988) (926:926:926))
        (PORT datad (1344:1344:1344) (1274:1274:1274))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT asdata (2463:2463:2463) (2308:2308:2308))
        (PORT ena (1666:1666:1666) (1599:1599:1599))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode577w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (338:338:338))
        (PORT datab (277:277:277) (324:324:324))
        (PORT datac (625:625:625) (595:595:595))
        (PORT datad (697:697:697) (665:665:665))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1255:1255:1255))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (940:940:940))
        (PORT d[1] (1643:1643:1643) (1555:1555:1555))
        (PORT d[2] (1355:1355:1355) (1302:1302:1302))
        (PORT d[3] (1599:1599:1599) (1519:1519:1519))
        (PORT d[4] (973:973:973) (894:894:894))
        (PORT d[5] (1365:1365:1365) (1294:1294:1294))
        (PORT d[6] (1854:1854:1854) (1759:1759:1759))
        (PORT d[7] (1549:1549:1549) (1484:1484:1484))
        (PORT d[8] (1031:1031:1031) (994:994:994))
        (PORT d[9] (1618:1618:1618) (1539:1539:1539))
        (PORT d[10] (2341:2341:2341) (2308:2308:2308))
        (PORT d[11] (1876:1876:1876) (1901:1901:1901))
        (PORT d[12] (1585:1585:1585) (1502:1502:1502))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1373:1373:1373))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT d[0] (2040:2040:2040) (1927:1927:1927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (966:966:966))
        (PORT d[1] (1670:1670:1670) (1580:1580:1580))
        (PORT d[2] (1416:1416:1416) (1373:1373:1373))
        (PORT d[3] (1601:1601:1601) (1519:1519:1519))
        (PORT d[4] (965:965:965) (900:900:900))
        (PORT d[5] (1367:1367:1367) (1294:1294:1294))
        (PORT d[6] (1856:1856:1856) (1759:1759:1759))
        (PORT d[7] (1551:1551:1551) (1484:1484:1484))
        (PORT d[8] (1033:1033:1033) (994:994:994))
        (PORT d[9] (1620:1620:1620) (1539:1539:1539))
        (PORT d[10] (2343:2343:2343) (2308:2308:2308))
        (PORT d[11] (1878:1878:1878) (1901:1901:1901))
        (PORT d[12] (1587:1587:1587) (1502:1502:1502))
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (PORT ena (1868:1868:1868) (1795:1795:1795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (PORT d[0] (1868:1868:1868) (1795:1795:1795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (977:977:977))
        (PORT datab (3042:3042:3042) (2936:2936:2936))
        (PORT datad (1008:1008:1008) (948:948:948))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datad (359:359:359) (341:341:341))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3844:3844:3844) (3746:3746:3746))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (353:353:353) (337:337:337))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1132:1132:1132))
        (PORT datab (707:707:707) (664:664:664))
        (PORT datad (939:939:939) (876:876:876))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1045:1045:1045))
        (PORT datab (1012:1012:1012) (955:955:955))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (960:960:960))
        (PORT datab (1737:1737:1737) (1748:1748:1748))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2520:2520:2520) (2478:2478:2478))
        (PORT datab (745:745:745) (706:706:706))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1847:1847:1847) (1825:1825:1825))
        (PORT datab (993:993:993) (934:934:934))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (1782:1782:1782))
        (PORT datab (968:968:968) (909:909:909))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1618:1618:1618))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (3142:3142:3142) (3168:3168:3168))
        (PORT datad (1421:1421:1421) (1325:1325:1325))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (361:361:361) (346:346:346))
        (PORT datad (1722:1722:1722) (1704:1704:1704))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1543:1543:1543) (1459:1459:1459))
        (PORT ena (1652:1652:1652) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1353:1353:1353) (1306:1306:1306))
        (PORT ena (1387:1387:1387) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1327:1327:1327) (1279:1279:1279))
        (PORT ena (1550:1550:1550) (1463:1463:1463))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1677:1677:1677))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1329:1329:1329) (1281:1281:1281))
        (PORT ena (1594:1594:1594) (1518:1518:1518))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1180:1180:1180))
        (PORT datab (940:940:940) (970:970:970))
        (PORT datad (779:779:779) (813:813:813))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1175:1175:1175))
        (PORT datab (1634:1634:1634) (1569:1569:1569))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (461:461:461))
        (PORT datab (425:425:425) (431:431:431))
        (PORT datad (345:345:345) (330:330:330))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (727:727:727))
        (PORT datab (1007:1007:1007) (957:957:957))
        (PORT datad (615:615:615) (568:568:568))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (926:926:926))
        (PORT datab (1222:1222:1222) (1134:1134:1134))
        (PORT datac (359:359:359) (345:345:345))
        (PORT datad (1167:1167:1167) (1071:1071:1071))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (659:659:659))
        (PORT datab (298:298:298) (375:375:375))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (613:613:613))
        (PORT datab (3952:3952:3952) (4159:4159:4159))
        (PORT datad (585:585:585) (526:526:526))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1145:1145:1145))
        (PORT datac (642:642:642) (640:640:640))
        (PORT datad (1310:1310:1310) (1293:1293:1293))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1281:1281:1281))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2067:2067:2067))
        (PORT d[1] (1486:1486:1486) (1483:1483:1483))
        (PORT d[2] (1792:1792:1792) (1791:1791:1791))
        (PORT d[3] (1553:1553:1553) (1461:1461:1461))
        (PORT d[4] (1630:1630:1630) (1526:1526:1526))
        (PORT d[5] (2455:2455:2455) (2315:2315:2315))
        (PORT d[6] (1260:1260:1260) (1196:1196:1196))
        (PORT d[7] (1916:1916:1916) (1831:1831:1831))
        (PORT d[8] (1999:1999:1999) (1954:1954:1954))
        (PORT d[9] (1603:1603:1603) (1547:1547:1547))
        (PORT d[10] (1122:1122:1122) (1095:1095:1095))
        (PORT d[11] (1045:1045:1045) (1009:1009:1009))
        (PORT d[12] (1475:1475:1475) (1438:1438:1438))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (952:952:952))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT d[0] (1576:1576:1576) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2065:2065:2065))
        (PORT d[1] (1438:1438:1438) (1435:1435:1435))
        (PORT d[2] (1768:1768:1768) (1770:1770:1770))
        (PORT d[3] (1555:1555:1555) (1461:1461:1461))
        (PORT d[4] (1647:1647:1647) (1552:1552:1552))
        (PORT d[5] (2457:2457:2457) (2315:2315:2315))
        (PORT d[6] (1262:1262:1262) (1196:1196:1196))
        (PORT d[7] (1918:1918:1918) (1831:1831:1831))
        (PORT d[8] (2001:2001:2001) (1954:1954:1954))
        (PORT d[9] (1605:1605:1605) (1547:1547:1547))
        (PORT d[10] (1124:1124:1124) (1095:1095:1095))
        (PORT d[11] (1047:1047:1047) (1009:1009:1009))
        (PORT d[12] (1477:1477:1477) (1438:1438:1438))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (PORT ena (2084:2084:2084) (1965:1965:1965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (PORT d[0] (2084:2084:2084) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1245:1245:1245))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2359:2359:2359))
        (PORT d[1] (1841:1841:1841) (1829:1829:1829))
        (PORT d[2] (1876:1876:1876) (1906:1906:1906))
        (PORT d[3] (1884:1884:1884) (1777:1777:1777))
        (PORT d[4] (1915:1915:1915) (1801:1801:1801))
        (PORT d[5] (2069:2069:2069) (1936:1936:1936))
        (PORT d[6] (1628:1628:1628) (1556:1556:1556))
        (PORT d[7] (2255:2255:2255) (2155:2155:2155))
        (PORT d[8] (1998:1998:1998) (1951:1951:1951))
        (PORT d[9] (1947:1947:1947) (1871:1871:1871))
        (PORT d[10] (1067:1067:1067) (1034:1034:1034))
        (PORT d[11] (1336:1336:1336) (1286:1286:1286))
        (PORT d[12] (1099:1099:1099) (1061:1061:1061))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (1995:1995:1995))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (2707:2707:2707) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2356:2356:2356))
        (PORT d[1] (1803:1803:1803) (1787:1787:1787))
        (PORT d[2] (1853:1853:1853) (1883:1883:1883))
        (PORT d[3] (1886:1886:1886) (1777:1777:1777))
        (PORT d[4] (1892:1892:1892) (1777:1777:1777))
        (PORT d[5] (2071:2071:2071) (1936:1936:1936))
        (PORT d[6] (1630:1630:1630) (1556:1556:1556))
        (PORT d[7] (2257:2257:2257) (2155:2155:2155))
        (PORT d[8] (2000:2000:2000) (1951:1951:1951))
        (PORT d[9] (1949:1949:1949) (1871:1871:1871))
        (PORT d[10] (1069:1069:1069) (1034:1034:1034))
        (PORT d[11] (1338:1338:1338) (1286:1286:1286))
        (PORT d[12] (1101:1101:1101) (1061:1061:1061))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT ena (2558:2558:2558) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT d[0] (2558:2558:2558) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3569:3569:3569) (3588:3588:3588))
        (PORT datab (3471:3471:3471) (3405:3405:3405))
        (PORT datac (664:664:664) (624:624:624))
        (PORT datad (697:697:697) (656:656:656))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode560w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (336:336:336))
        (PORT datab (280:280:280) (327:327:327))
        (PORT datac (628:628:628) (598:598:598))
        (PORT datad (695:695:695) (662:662:662))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1309:1309:1309))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1484:1484:1484))
        (PORT d[1] (1438:1438:1438) (1436:1436:1436))
        (PORT d[2] (1754:1754:1754) (1753:1753:1753))
        (PORT d[3] (1927:1927:1927) (1831:1831:1831))
        (PORT d[4] (1573:1573:1573) (1477:1477:1477))
        (PORT d[5] (2179:2179:2179) (2047:2047:2047))
        (PORT d[6] (1251:1251:1251) (1179:1179:1179))
        (PORT d[7] (1609:1609:1609) (1533:1533:1533))
        (PORT d[8] (1855:1855:1855) (1726:1726:1726))
        (PORT d[9] (1261:1261:1261) (1203:1203:1203))
        (PORT d[10] (1449:1449:1449) (1417:1417:1417))
        (PORT d[11] (1337:1337:1337) (1277:1277:1277))
        (PORT d[12] (1380:1380:1380) (1339:1339:1339))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1223:1223:1223))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (1868:1868:1868) (1777:1777:1777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1443:1443:1443))
        (PORT d[1] (1465:1465:1465) (1460:1460:1460))
        (PORT d[2] (1784:1784:1784) (1776:1776:1776))
        (PORT d[3] (1929:1929:1929) (1831:1831:1831))
        (PORT d[4] (1575:1575:1575) (1476:1476:1476))
        (PORT d[5] (2181:2181:2181) (2047:2047:2047))
        (PORT d[6] (1253:1253:1253) (1179:1179:1179))
        (PORT d[7] (1611:1611:1611) (1533:1533:1533))
        (PORT d[8] (1857:1857:1857) (1726:1726:1726))
        (PORT d[9] (1263:1263:1263) (1203:1203:1203))
        (PORT d[10] (1451:1451:1451) (1417:1417:1417))
        (PORT d[11] (1339:1339:1339) (1277:1277:1277))
        (PORT d[12] (1382:1382:1382) (1339:1339:1339))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (PORT ena (2344:2344:2344) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (PORT d[0] (2344:2344:2344) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1611:1611:1611))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2089:2089:2089))
        (PORT d[1] (1779:1779:1779) (1767:1767:1767))
        (PORT d[2] (2096:2096:2096) (2070:2070:2070))
        (PORT d[3] (1942:1942:1942) (1854:1854:1854))
        (PORT d[4] (1902:1902:1902) (1796:1796:1796))
        (PORT d[5] (2143:2143:2143) (2009:2009:2009))
        (PORT d[6] (1878:1878:1878) (1787:1787:1787))
        (PORT d[7] (1939:1939:1939) (1852:1852:1852))
        (PORT d[8] (2377:2377:2377) (2347:2347:2347))
        (PORT d[9] (1559:1559:1559) (1482:1482:1482))
        (PORT d[10] (1774:1774:1774) (1733:1733:1733))
        (PORT d[11] (1695:1695:1695) (1676:1676:1676))
        (PORT d[12] (1802:1802:1802) (1773:1773:1773))
        (PORT clk (2189:2189:2189) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1545:1545:1545))
        (PORT clk (2189:2189:2189) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2219:2219:2219))
        (PORT d[0] (2197:2197:2197) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2089:2089:2089))
        (PORT d[1] (1807:1807:1807) (1793:1793:1793))
        (PORT d[2] (1787:1787:1787) (1782:1782:1782))
        (PORT d[3] (1944:1944:1944) (1854:1854:1854))
        (PORT d[4] (1904:1904:1904) (1795:1795:1795))
        (PORT d[5] (2145:2145:2145) (2009:2009:2009))
        (PORT d[6] (1880:1880:1880) (1787:1787:1787))
        (PORT d[7] (1941:1941:1941) (1852:1852:1852))
        (PORT d[8] (2379:2379:2379) (2347:2347:2347))
        (PORT d[9] (1561:1561:1561) (1482:1482:1482))
        (PORT d[10] (1776:1776:1776) (1733:1733:1733))
        (PORT d[11] (1697:1697:1697) (1676:1676:1676))
        (PORT d[12] (1804:1804:1804) (1773:1773:1773))
        (PORT clk (2150:2150:2150) (2138:2138:2138))
        (PORT ena (2722:2722:2722) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2138:2138:2138))
        (PORT d[0] (2722:2722:2722) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3567:3567:3567) (3586:3586:3586))
        (PORT datab (3469:3469:3469) (3403:3403:3403))
        (PORT datac (870:870:870) (808:808:808))
        (PORT datad (1011:1011:1011) (960:960:960))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode587w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (339:339:339))
        (PORT datab (275:275:275) (322:322:322))
        (PORT datac (624:624:624) (593:593:593))
        (PORT datad (698:698:698) (666:666:666))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1334:1334:1334))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2107:2107:2107))
        (PORT d[1] (1365:1365:1365) (1338:1338:1338))
        (PORT d[2] (1809:1809:1809) (1807:1807:1807))
        (PORT d[3] (1219:1219:1219) (1134:1134:1134))
        (PORT d[4] (1272:1272:1272) (1190:1190:1190))
        (PORT d[5] (2154:2154:2154) (2024:2024:2024))
        (PORT d[6] (964:964:964) (911:911:911))
        (PORT d[7] (1900:1900:1900) (1813:1813:1813))
        (PORT d[8] (936:936:936) (877:877:877))
        (PORT d[9] (1595:1595:1595) (1537:1537:1537))
        (PORT d[10] (1116:1116:1116) (1088:1088:1088))
        (PORT d[11] (1046:1046:1046) (1010:1010:1010))
        (PORT d[12] (1333:1333:1333) (1292:1292:1292))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1233:1233:1233))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT d[0] (1866:1866:1866) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2079:2079:2079))
        (PORT d[1] (1340:1340:1340) (1317:1317:1317))
        (PORT d[2] (1810:1810:1810) (1802:1802:1802))
        (PORT d[3] (1221:1221:1221) (1134:1134:1134))
        (PORT d[4] (1285:1285:1285) (1199:1199:1199))
        (PORT d[5] (2156:2156:2156) (2024:2024:2024))
        (PORT d[6] (966:966:966) (911:911:911))
        (PORT d[7] (1902:1902:1902) (1813:1813:1813))
        (PORT d[8] (938:938:938) (877:877:877))
        (PORT d[9] (1597:1597:1597) (1537:1537:1537))
        (PORT d[10] (1118:1118:1118) (1088:1088:1088))
        (PORT d[11] (1048:1048:1048) (1010:1010:1010))
        (PORT d[12] (1335:1335:1335) (1292:1292:1292))
        (PORT clk (2182:2182:2182) (2173:2173:2173))
        (PORT ena (2400:2400:2400) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2173:2173:2173))
        (PORT d[0] (2400:2400:2400) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode597w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (336:336:336))
        (PORT datab (280:280:280) (328:328:328))
        (PORT datac (629:629:629) (599:599:599))
        (PORT datad (694:694:694) (662:662:662))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1591:1591:1591))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1803:1803:1803))
        (PORT d[1] (1766:1766:1766) (1736:1736:1736))
        (PORT d[2] (1503:1503:1503) (1512:1512:1512))
        (PORT d[3] (1612:1612:1612) (1536:1536:1536))
        (PORT d[4] (1599:1599:1599) (1516:1516:1516))
        (PORT d[5] (2170:2170:2170) (2038:2038:2038))
        (PORT d[6] (1296:1296:1296) (1223:1223:1223))
        (PORT d[7] (1897:1897:1897) (1797:1797:1797))
        (PORT d[8] (1544:1544:1544) (1443:1443:1443))
        (PORT d[9] (1311:1311:1311) (1253:1253:1253))
        (PORT d[10] (1460:1460:1460) (1424:1424:1424))
        (PORT d[11] (1382:1382:1382) (1377:1377:1377))
        (PORT d[12] (1388:1388:1388) (1348:1348:1348))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1268:1268:1268))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT d[0] (1911:1911:1911) (1822:1822:1822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2086:2086:2086))
        (PORT d[1] (1482:1482:1482) (1481:1481:1481))
        (PORT d[2] (1530:1530:1530) (1536:1536:1536))
        (PORT d[3] (1614:1614:1614) (1536:1536:1536))
        (PORT d[4] (1626:1626:1626) (1540:1540:1540))
        (PORT d[5] (2172:2172:2172) (2038:2038:2038))
        (PORT d[6] (1298:1298:1298) (1223:1223:1223))
        (PORT d[7] (1899:1899:1899) (1797:1797:1797))
        (PORT d[8] (1546:1546:1546) (1443:1443:1443))
        (PORT d[9] (1313:1313:1313) (1253:1253:1253))
        (PORT d[10] (1462:1462:1462) (1424:1424:1424))
        (PORT d[11] (1384:1384:1384) (1377:1377:1377))
        (PORT d[12] (1390:1390:1390) (1348:1348:1348))
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (PORT ena (2361:2361:2361) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (PORT d[0] (2361:2361:2361) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3564:3564:3564) (3582:3582:3582))
        (PORT datab (3465:3465:3465) (3398:3398:3398))
        (PORT datac (683:683:683) (644:644:644))
        (PORT datad (917:917:917) (840:840:840))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3843:3843:3843) (3759:3759:3759))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (352:352:352) (338:338:338))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1815:1815:1815))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2459:2459:2459))
        (PORT d[1] (2135:2135:2135) (2116:2116:2116))
        (PORT d[2] (3014:3014:3014) (3065:3065:3065))
        (PORT d[3] (3218:3218:3218) (3209:3209:3209))
        (PORT d[4] (2976:2976:2976) (2903:2903:2903))
        (PORT d[5] (2641:2641:2641) (2567:2567:2567))
        (PORT d[6] (2280:2280:2280) (2216:2216:2216))
        (PORT d[7] (3253:3253:3253) (3057:3057:3057))
        (PORT d[8] (2330:2330:2330) (2262:2262:2262))
        (PORT d[9] (2308:2308:2308) (2277:2277:2277))
        (PORT d[10] (1742:1742:1742) (1718:1718:1718))
        (PORT d[11] (2499:2499:2499) (2510:2510:2510))
        (PORT d[12] (2757:2757:2757) (2728:2728:2728))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (1930:1930:1930))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (2563:2563:2563) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2184:2184:2184))
        (PORT d[1] (1800:1800:1800) (1802:1802:1802))
        (PORT d[2] (2720:2720:2720) (2793:2793:2793))
        (PORT d[3] (3220:3220:3220) (3209:3209:3209))
        (PORT d[4] (2978:2978:2978) (2903:2903:2903))
        (PORT d[5] (2643:2643:2643) (2567:2567:2567))
        (PORT d[6] (2282:2282:2282) (2216:2216:2216))
        (PORT d[7] (3255:3255:3255) (3057:3057:3057))
        (PORT d[8] (2332:2332:2332) (2262:2262:2262))
        (PORT d[9] (2310:2310:2310) (2277:2277:2277))
        (PORT d[10] (1744:1744:1744) (1718:1718:1718))
        (PORT d[11] (2501:2501:2501) (2510:2510:2510))
        (PORT d[12] (2759:2759:2759) (2728:2728:2728))
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (PORT ena (2493:2493:2493) (2407:2407:2407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (PORT d[0] (2493:2493:2493) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1226:1226:1226))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2385:2385:2385))
        (PORT d[1] (1822:1822:1822) (1809:1809:1809))
        (PORT d[2] (2112:2112:2112) (2087:2087:2087))
        (PORT d[3] (1571:1571:1571) (1484:1484:1484))
        (PORT d[4] (1642:1642:1642) (1552:1552:1552))
        (PORT d[5] (2125:2125:2125) (1993:1993:1993))
        (PORT d[6] (1894:1894:1894) (1795:1795:1795))
        (PORT d[7] (2212:2212:2212) (2116:2116:2116))
        (PORT d[8] (1704:1704:1704) (1670:1670:1670))
        (PORT d[9] (1907:1907:1907) (1835:1835:1835))
        (PORT d[10] (960:960:960) (902:902:902))
        (PORT d[11] (1347:1347:1347) (1298:1298:1298))
        (PORT d[12] (1496:1496:1496) (1460:1460:1460))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1408:1408:1408))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT d[0] (2073:2073:2073) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2385:2385:2385))
        (PORT d[1] (1465:1465:1465) (1467:1467:1467))
        (PORT d[2] (2114:2114:2114) (2087:2087:2087))
        (PORT d[3] (1573:1573:1573) (1484:1484:1484))
        (PORT d[4] (1942:1942:1942) (1831:1831:1831))
        (PORT d[5] (2127:2127:2127) (1993:1993:1993))
        (PORT d[6] (1896:1896:1896) (1795:1795:1795))
        (PORT d[7] (2214:2214:2214) (2116:2116:2116))
        (PORT d[8] (1706:1706:1706) (1670:1670:1670))
        (PORT d[9] (1909:1909:1909) (1835:1835:1835))
        (PORT d[10] (962:962:962) (902:902:902))
        (PORT d[11] (1349:1349:1349) (1298:1298:1298))
        (PORT d[12] (1498:1498:1498) (1460:1460:1460))
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (PORT ena (2540:2540:2540) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (PORT d[0] (2540:2540:2540) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3567:3567:3567) (3585:3585:3585))
        (PORT datab (3468:3468:3468) (3402:3402:3402))
        (PORT datac (1379:1379:1379) (1347:1347:1347))
        (PORT datad (934:934:934) (859:859:859))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3847:3847:3847) (3764:3764:3764))
        (PORT datab (381:381:381) (372:372:372))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1315:1315:1315))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (829:829:829) (766:766:766))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (921:921:921))
        (PORT datab (1846:1846:1846) (1900:1900:1900))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (3174:3174:3174) (3197:3197:3197))
        (PORT datac (1276:1276:1276) (1205:1205:1205))
        (PORT datad (1444:1444:1444) (1370:1370:1370))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (206:206:206) (234:234:234))
        (PORT datad (1724:1724:1724) (1706:1706:1706))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT asdata (1352:1352:1352) (1298:1298:1298))
        (PORT ena (1612:1612:1612) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1582:1582:1582) (1491:1491:1491))
        (PORT ena (1652:1652:1652) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1326:1326:1326) (1280:1280:1280))
        (PORT ena (1387:1387:1387) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1330:1330:1330) (1287:1287:1287))
        (PORT ena (1550:1550:1550) (1463:1463:1463))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1753:1753:1753) (1677:1677:1677))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1330:1330:1330) (1287:1287:1287))
        (PORT ena (1594:1594:1594) (1518:1518:1518))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1172:1172:1172))
        (PORT datab (1543:1543:1543) (1471:1471:1471))
        (PORT datad (777:777:777) (811:811:811))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1068:1068:1068))
        (PORT datab (776:776:776) (804:804:804))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (460:460:460))
        (PORT datab (424:424:424) (430:430:430))
        (PORT datad (348:348:348) (333:333:333))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (976:976:976))
        (PORT datab (1042:1042:1042) (1011:1011:1011))
        (PORT datad (627:627:627) (582:582:582))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1548:1548:1548))
        (PORT datab (728:728:728) (688:688:688))
        (PORT datac (953:953:953) (866:866:866))
        (PORT datad (638:638:638) (602:602:602))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (375:375:375))
        (PORT datab (301:301:301) (378:378:378))
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (613:613:613))
        (PORT datab (3952:3952:3952) (4160:4160:4160))
        (PORT datad (350:350:350) (331:331:331))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1345:1345:1345) (1336:1336:1336))
        (PORT datac (1261:1261:1261) (1296:1296:1296))
        (PORT datad (687:687:687) (680:680:680))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2174:2174:2174))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1665:1665:1665))
        (PORT d[1] (1931:1931:1931) (1838:1838:1838))
        (PORT d[2] (1761:1761:1761) (1718:1718:1718))
        (PORT d[3] (1655:1655:1655) (1597:1597:1597))
        (PORT d[4] (2552:2552:2552) (2469:2469:2469))
        (PORT d[5] (2353:2353:2353) (2253:2253:2253))
        (PORT d[6] (1953:1953:1953) (1874:1874:1874))
        (PORT d[7] (1965:1965:1965) (1892:1892:1892))
        (PORT d[8] (2002:2002:2002) (1935:1935:1935))
        (PORT d[9] (2235:2235:2235) (2128:2128:2128))
        (PORT d[10] (2396:2396:2396) (2355:2355:2355))
        (PORT d[11] (2130:2130:2130) (2138:2138:2138))
        (PORT d[12] (2219:2219:2219) (2145:2145:2145))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1824:1824:1824))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT d[0] (2494:2494:2494) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1689:1689:1689))
        (PORT d[1] (2194:2194:2194) (2213:2213:2213))
        (PORT d[2] (2002:2002:2002) (1938:1938:1938))
        (PORT d[3] (1657:1657:1657) (1597:1597:1597))
        (PORT d[4] (1974:1974:1974) (1877:1877:1877))
        (PORT d[5] (2355:2355:2355) (2253:2253:2253))
        (PORT d[6] (1955:1955:1955) (1874:1874:1874))
        (PORT d[7] (1967:1967:1967) (1892:1892:1892))
        (PORT d[8] (2004:2004:2004) (1935:1935:1935))
        (PORT d[9] (2237:2237:2237) (2128:2128:2128))
        (PORT d[10] (2398:2398:2398) (2355:2355:2355))
        (PORT d[11] (2132:2132:2132) (2138:2138:2138))
        (PORT d[12] (2221:2221:2221) (2145:2145:2145))
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (PORT ena (2478:2478:2478) (2380:2380:2380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (PORT d[0] (2478:2478:2478) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1741:1741:1741))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1746:1746:1746))
        (PORT d[1] (1756:1756:1756) (1739:1739:1739))
        (PORT d[2] (1802:1802:1802) (1795:1795:1795))
        (PORT d[3] (1600:1600:1600) (1530:1530:1530))
        (PORT d[4] (1605:1605:1605) (1519:1519:1519))
        (PORT d[5] (1806:1806:1806) (1685:1685:1685))
        (PORT d[6] (1270:1270:1270) (1200:1200:1200))
        (PORT d[7] (1907:1907:1907) (1821:1821:1821))
        (PORT d[8] (1265:1265:1265) (1192:1192:1192))
        (PORT d[9] (1268:1268:1268) (1208:1208:1208))
        (PORT d[10] (1471:1471:1471) (1436:1436:1436))
        (PORT d[11] (1657:1657:1657) (1627:1627:1627))
        (PORT d[12] (1462:1462:1462) (1435:1435:1435))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1504:1504:1504))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (2154:2154:2154) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2097:2097:2097))
        (PORT d[1] (1492:1492:1492) (1492:1492:1492))
        (PORT d[2] (1804:1804:1804) (1797:1797:1797))
        (PORT d[3] (1602:1602:1602) (1530:1530:1530))
        (PORT d[4] (1607:1607:1607) (1519:1519:1519))
        (PORT d[5] (1808:1808:1808) (1685:1685:1685))
        (PORT d[6] (1272:1272:1272) (1200:1200:1200))
        (PORT d[7] (1909:1909:1909) (1821:1821:1821))
        (PORT d[8] (1267:1267:1267) (1192:1192:1192))
        (PORT d[9] (1270:1270:1270) (1208:1208:1208))
        (PORT d[10] (1473:1473:1473) (1436:1436:1436))
        (PORT d[11] (1659:1659:1659) (1627:1627:1627))
        (PORT d[12] (1464:1464:1464) (1435:1435:1435))
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT ena (2693:2693:2693) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT d[0] (2693:2693:2693) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3566:3566:3566) (3585:3585:3585))
        (PORT datab (3468:3468:3468) (3401:3401:3401))
        (PORT datac (1675:1675:1675) (1647:1647:1647))
        (PORT datad (1252:1252:1252) (1165:1165:1165))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1703:1703:1703))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2077:2077:2077))
        (PORT d[1] (1797:1797:1797) (1794:1794:1794))
        (PORT d[2] (1944:1944:1944) (1976:1976:1976))
        (PORT d[3] (2944:2944:2944) (2954:2954:2954))
        (PORT d[4] (2643:2643:2643) (2544:2544:2544))
        (PORT d[5] (3829:3829:3829) (3579:3579:3579))
        (PORT d[6] (2396:2396:2396) (2246:2246:2246))
        (PORT d[7] (3279:3279:3279) (3075:3075:3075))
        (PORT d[8] (1777:1777:1777) (1742:1742:1742))
        (PORT d[9] (2077:2077:2077) (2073:2073:2073))
        (PORT d[10] (1835:1835:1835) (1820:1820:1820))
        (PORT d[11] (2108:2108:2108) (2073:2073:2073))
        (PORT d[12] (2664:2664:2664) (2629:2629:2629))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (1903:1903:1903))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (PORT d[0] (2546:2546:2546) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2101:2101:2101))
        (PORT d[1] (1773:1773:1773) (1768:1768:1768))
        (PORT d[2] (1954:1954:1954) (1984:1984:1984))
        (PORT d[3] (2946:2946:2946) (2954:2954:2954))
        (PORT d[4] (2591:2591:2591) (2497:2497:2497))
        (PORT d[5] (3831:3831:3831) (3579:3579:3579))
        (PORT d[6] (2398:2398:2398) (2246:2246:2246))
        (PORT d[7] (3281:3281:3281) (3075:3075:3075))
        (PORT d[8] (1779:1779:1779) (1742:1742:1742))
        (PORT d[9] (2079:2079:2079) (2073:2073:2073))
        (PORT d[10] (1837:1837:1837) (1820:1820:1820))
        (PORT d[11] (2110:2110:2110) (2073:2073:2073))
        (PORT d[12] (2666:2666:2666) (2629:2629:2629))
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT ena (2601:2601:2601) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT d[0] (2601:2601:2601) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2028:2028:2028))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2785:2785:2785))
        (PORT d[1] (1749:1749:1749) (1709:1709:1709))
        (PORT d[2] (1865:1865:1865) (1879:1879:1879))
        (PORT d[3] (2984:2984:2984) (2996:2996:2996))
        (PORT d[4] (3205:3205:3205) (3084:3084:3084))
        (PORT d[5] (3422:3422:3422) (3183:3183:3183))
        (PORT d[6] (3075:3075:3075) (2901:2901:2901))
        (PORT d[7] (3181:3181:3181) (2970:2970:2970))
        (PORT d[8] (1756:1756:1756) (1729:1729:1729))
        (PORT d[9] (1971:1971:1971) (1904:1904:1904))
        (PORT d[10] (1738:1738:1738) (1712:1712:1712))
        (PORT d[11] (2397:2397:2397) (2382:2382:2382))
        (PORT d[12] (2638:2638:2638) (2601:2601:2601))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1872:1872:1872))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2243:2243:2243))
        (PORT d[0] (2448:2448:2448) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2761:2761:2761))
        (PORT d[1] (1739:1739:1739) (1712:1712:1712))
        (PORT d[2] (1617:1617:1617) (1644:1644:1644))
        (PORT d[3] (2986:2986:2986) (2996:2996:2996))
        (PORT d[4] (2374:2374:2374) (2213:2213:2213))
        (PORT d[5] (3424:3424:3424) (3183:3183:3183))
        (PORT d[6] (3077:3077:3077) (2901:2901:2901))
        (PORT d[7] (3183:3183:3183) (2970:2970:2970))
        (PORT d[8] (1758:1758:1758) (1729:1729:1729))
        (PORT d[9] (1973:1973:1973) (1904:1904:1904))
        (PORT d[10] (1740:1740:1740) (1712:1712:1712))
        (PORT d[11] (2399:2399:2399) (2382:2382:2382))
        (PORT d[12] (2640:2640:2640) (2601:2601:2601))
        (PORT clk (2170:2170:2170) (2162:2162:2162))
        (PORT ena (2612:2612:2612) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2162:2162:2162))
        (PORT d[0] (2612:2612:2612) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3204:3204:3204) (3108:3108:3108))
        (PORT datab (3664:3664:3664) (3641:3641:3641))
        (PORT datac (1854:1854:1854) (1825:1825:1825))
        (PORT datad (1626:1626:1626) (1571:1571:1571))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1878:1878:1878))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1663:1663:1663))
        (PORT d[1] (2122:2122:2122) (2143:2143:2143))
        (PORT d[2] (1783:1783:1783) (1736:1736:1736))
        (PORT d[3] (1935:1935:1935) (1857:1857:1857))
        (PORT d[4] (2625:2625:2625) (2552:2552:2552))
        (PORT d[5] (2347:2347:2347) (2248:2248:2248))
        (PORT d[6] (1940:1940:1940) (1859:1859:1859))
        (PORT d[7] (2222:2222:2222) (2140:2140:2140))
        (PORT d[8] (2286:2286:2286) (2199:2199:2199))
        (PORT d[9] (2274:2274:2274) (2165:2165:2165))
        (PORT d[10] (2367:2367:2367) (2332:2332:2332))
        (PORT d[11] (1902:1902:1902) (1923:1923:1923))
        (PORT d[12] (3006:3006:3006) (2964:2964:2964))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1960:1960:1960))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (2564:2564:2564) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1616:1616:1616))
        (PORT d[1] (2175:2175:2175) (2192:2192:2192))
        (PORT d[2] (2032:2032:2032) (1967:1967:1967))
        (PORT d[3] (1937:1937:1937) (1857:1857:1857))
        (PORT d[4] (2627:2627:2627) (2552:2552:2552))
        (PORT d[5] (2349:2349:2349) (2248:2248:2248))
        (PORT d[6] (1942:1942:1942) (1859:1859:1859))
        (PORT d[7] (2224:2224:2224) (2140:2140:2140))
        (PORT d[8] (2288:2288:2288) (2199:2199:2199))
        (PORT d[9] (2276:2276:2276) (2165:2165:2165))
        (PORT d[10] (2369:2369:2369) (2332:2332:2332))
        (PORT d[11] (1904:1904:1904) (1923:1923:1923))
        (PORT d[12] (3008:3008:3008) (2964:2964:2964))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (PORT ena (2209:2209:2209) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (PORT d[0] (2209:2209:2209) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1705:1705:1705))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2459:2459:2459))
        (PORT d[1] (1780:1780:1780) (1781:1781:1781))
        (PORT d[2] (1910:1910:1910) (1943:1943:1943))
        (PORT d[3] (2959:2959:2959) (2957:2957:2957))
        (PORT d[4] (2937:2937:2937) (2831:2831:2831))
        (PORT d[5] (3763:3763:3763) (3513:3513:3513))
        (PORT d[6] (2735:2735:2735) (2569:2569:2569))
        (PORT d[7] (3272:3272:3272) (3067:3067:3067))
        (PORT d[8] (1751:1751:1751) (1717:1717:1717))
        (PORT d[9] (2157:2157:2157) (2154:2154:2154))
        (PORT d[10] (1815:1815:1815) (1797:1797:1797))
        (PORT d[11] (2126:2126:2126) (2095:2095:2095))
        (PORT d[12] (2676:2676:2676) (2646:2646:2646))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1869:1869:1869))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (PORT d[0] (2489:2489:2489) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2435:2435:2435))
        (PORT d[1] (1831:1831:1831) (1826:1826:1826))
        (PORT d[2] (1925:1925:1925) (1955:1955:1955))
        (PORT d[3] (2961:2961:2961) (2957:2957:2957))
        (PORT d[4] (2913:2913:2913) (2811:2811:2811))
        (PORT d[5] (3765:3765:3765) (3513:3513:3513))
        (PORT d[6] (2737:2737:2737) (2569:2569:2569))
        (PORT d[7] (3274:3274:3274) (3067:3067:3067))
        (PORT d[8] (1753:1753:1753) (1717:1717:1717))
        (PORT d[9] (2159:2159:2159) (2154:2154:2154))
        (PORT d[10] (1817:1817:1817) (1797:1797:1797))
        (PORT d[11] (2128:2128:2128) (2095:2095:2095))
        (PORT d[12] (2678:2678:2678) (2646:2646:2646))
        (PORT clk (2186:2186:2186) (2178:2178:2178))
        (PORT ena (2318:2318:2318) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2178:2178:2178))
        (PORT d[0] (2318:2318:2318) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3204:3204:3204) (3108:3108:3108))
        (PORT datab (3664:3664:3664) (3641:3641:3641))
        (PORT datac (1808:1808:1808) (1714:1714:1714))
        (PORT datad (1561:1561:1561) (1492:1492:1492))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3733:3733:3733) (3583:3583:3583))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1690:1690:1690))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1810:1810:1810))
        (PORT d[1] (1490:1490:1490) (1491:1491:1491))
        (PORT d[2] (1786:1786:1786) (1779:1779:1779))
        (PORT d[3] (1883:1883:1883) (1789:1789:1789))
        (PORT d[4] (1599:1599:1599) (1505:1505:1505))
        (PORT d[5] (2129:2129:2129) (1997:1997:1997))
        (PORT d[6] (1874:1874:1874) (1781:1781:1781))
        (PORT d[7] (1851:1851:1851) (1755:1755:1755))
        (PORT d[8] (1244:1244:1244) (1170:1170:1170))
        (PORT d[9] (1552:1552:1552) (1474:1474:1474))
        (PORT d[10] (1476:1476:1476) (1446:1446:1446))
        (PORT d[11] (1710:1710:1710) (1673:1673:1673))
        (PORT d[12] (1357:1357:1357) (1317:1317:1317))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1465:1465:1465))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2236:2236:2236))
        (PORT d[0] (2146:2146:2146) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2123:2123:2123))
        (PORT d[1] (1492:1492:1492) (1491:1491:1491))
        (PORT d[2] (1789:1789:1789) (1780:1780:1780))
        (PORT d[3] (1885:1885:1885) (1789:1789:1789))
        (PORT d[4] (1585:1585:1585) (1479:1479:1479))
        (PORT d[5] (2131:2131:2131) (1997:1997:1997))
        (PORT d[6] (1261:1261:1261) (1186:1186:1186))
        (PORT d[7] (1853:1853:1853) (1755:1755:1755))
        (PORT d[8] (1246:1246:1246) (1170:1170:1170))
        (PORT d[9] (1554:1554:1554) (1474:1474:1474))
        (PORT d[10] (1478:1478:1478) (1446:1446:1446))
        (PORT d[11] (1712:1712:1712) (1673:1673:1673))
        (PORT d[12] (1359:1359:1359) (1317:1317:1317))
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (PORT ena (2405:2405:2405) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (PORT d[0] (2405:2405:2405) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (1775:1775:1775))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2810:2810:2810))
        (PORT d[1] (1824:1824:1824) (1827:1827:1827))
        (PORT d[2] (2682:2682:2682) (2754:2754:2754))
        (PORT d[3] (3258:3258:3258) (3244:3244:3244))
        (PORT d[4] (2663:2663:2663) (2606:2606:2606))
        (PORT d[5] (2896:2896:2896) (2788:2788:2788))
        (PORT d[6] (2526:2526:2526) (2421:2421:2421))
        (PORT d[7] (2940:2940:2940) (2757:2757:2757))
        (PORT d[8] (2587:2587:2587) (2397:2397:2397))
        (PORT d[9] (2314:2314:2314) (2270:2270:2270))
        (PORT d[10] (1776:1776:1776) (1748:1748:1748))
        (PORT d[11] (2490:2490:2490) (2500:2500:2500))
        (PORT d[12] (2756:2756:2756) (2727:2727:2727))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (1900:1900:1900))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (2278:2278:2278) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2728:2728:2728))
        (PORT d[1] (1826:1826:1826) (1828:1828:1828))
        (PORT d[2] (2267:2267:2267) (2314:2314:2314))
        (PORT d[3] (3260:3260:3260) (3244:3244:3244))
        (PORT d[4] (2920:2920:2920) (2836:2836:2836))
        (PORT d[5] (2898:2898:2898) (2788:2788:2788))
        (PORT d[6] (2528:2528:2528) (2421:2421:2421))
        (PORT d[7] (2942:2942:2942) (2757:2757:2757))
        (PORT d[8] (2589:2589:2589) (2397:2397:2397))
        (PORT d[9] (2316:2316:2316) (2270:2270:2270))
        (PORT d[10] (1778:1778:1778) (1748:1748:1748))
        (PORT d[11] (2492:2492:2492) (2500:2500:2500))
        (PORT d[12] (2758:2758:2758) (2727:2727:2727))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT ena (2493:2493:2493) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (2493:2493:2493) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3565:3565:3565) (3583:3583:3583))
        (PORT datab (3466:3466:3466) (3400:3400:3400))
        (PORT datac (1218:1218:1218) (1138:1138:1138))
        (PORT datad (1571:1571:1571) (1500:1500:1500))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4282:4282:4282) (4200:4200:4200))
        (PORT datab (861:861:861) (788:788:788))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (585:585:585) (535:535:535))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (905:905:905))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1312:1312:1312))
        (PORT datab (1277:1277:1277) (1222:1222:1222))
        (PORT datac (1972:1972:1972) (1838:1838:1838))
        (PORT datad (1129:1129:1129) (1082:1082:1082))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1077:1077:1077))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1558:1558:1558) (1578:1578:1578))
        (PORT datad (3566:3566:3566) (3527:3527:3527))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (932:932:932))
        (PORT datac (1733:1733:1733) (1708:1708:1708))
        (PORT datad (350:350:350) (332:332:332))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1297:1297:1297) (1252:1252:1252))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (901:901:901))
        (PORT datab (1602:1602:1602) (1513:1513:1513))
        (PORT datac (959:959:959) (912:912:912))
        (PORT datad (349:349:349) (334:334:334))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux9\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1161:1161:1161))
        (PORT datab (1471:1471:1471) (1403:1403:1403))
        (PORT datac (905:905:905) (854:854:854))
        (PORT datad (3567:3567:3567) (3528:3528:3528))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1723:1723:1723) (1705:1705:1705))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1277:1277:1277) (1284:1284:1284))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (979:979:979) (918:918:918))
        (PORT datac (3500:3500:3500) (3451:3451:3451))
        (PORT datad (971:971:971) (1019:1019:1019))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1717:1717:1717) (1705:1705:1705))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1250:1250:1250) (1253:1253:1253))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1594:1594:1594) (1529:1529:1529))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1273:1273:1273) (1272:1272:1272))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (696:696:696))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1491:1491:1491) (1470:1470:1470))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (486:486:486))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1575:1575:1575) (1471:1471:1471))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (536:536:536))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1286:1286:1286) (1227:1227:1227))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[15\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (677:677:677) (666:666:666))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2121:2121:2121) (1991:1991:1991))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (1333:1333:1333) (1291:1291:1291))
        (PORT ena (2082:2082:2082) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (1528:1528:1528) (1456:1456:1456))
        (PORT ena (1902:1902:1902) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1512:1512:1512))
        (PORT datab (786:786:786) (815:815:815))
        (PORT datad (489:489:489) (539:539:539))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (1061:1061:1061))
        (PORT datab (1244:1244:1244) (1232:1232:1232))
        (PORT datad (889:889:889) (890:890:890))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (456:456:456))
        (PORT datab (421:421:421) (427:427:427))
        (PORT datad (1111:1111:1111) (1082:1082:1082))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1242:1242:1242))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datad (918:918:918) (857:857:857))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1164:1164:1164) (1192:1192:1192))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1706:1706:1706) (1743:1743:1743))
        (PORT datad (927:927:927) (875:875:875))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1717:1717:1717) (1582:1582:1582))
        (PORT datac (713:713:713) (682:682:682))
        (PORT datad (3130:3130:3130) (3196:3196:3196))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (970:970:970) (1027:1027:1027))
        (PORT datad (1166:1166:1166) (1079:1079:1079))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1283:1283:1283))
        (PORT datab (3355:3355:3355) (3431:3431:3431))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1143:1143:1143) (1045:1045:1045))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1445:1445:1445) (1342:1342:1342))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1689:1689:1689) (1666:1666:1666))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1914:1914:1914))
        (PORT asdata (1531:1531:1531) (1443:1443:1443))
        (PORT ena (1805:1805:1805) (1689:1689:1689))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1498:1498:1498) (1495:1495:1495))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1812:1812:1812) (1700:1700:1700))
        (PORT sload (1079:1079:1079) (1102:1102:1102))
        (PORT ena (1261:1261:1261) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1072:1072:1072) (1093:1093:1093))
        (PORT datac (1945:1945:1945) (1841:1841:1841))
        (PORT datad (1063:1063:1063) (1060:1060:1060))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (753:753:753))
        (PORT datad (1196:1196:1196) (1147:1147:1147))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT asdata (1808:1808:1808) (1686:1686:1686))
        (PORT ena (1666:1666:1666) (1599:1599:1599))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (989:989:989))
        (PORT datab (745:745:745) (759:759:759))
        (PORT datac (514:514:514) (572:572:572))
        (PORT datad (697:697:697) (691:691:691))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (615:615:615))
        (PORT datab (3951:3951:3951) (4159:4159:4159))
        (PORT datad (350:350:350) (333:333:333))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1337:1337:1337) (1326:1326:1326))
        (PORT datac (1823:1823:1823) (1732:1732:1732))
        (PORT datad (1732:1732:1732) (1720:1720:1720))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1637:1637:1637))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2216:2216:2216))
        (PORT d[1] (1798:1798:1798) (1787:1787:1787))
        (PORT d[2] (2932:2932:2932) (2987:2987:2987))
        (PORT d[3] (3246:3246:3246) (3239:3239:3239))
        (PORT d[4] (3015:3015:3015) (2942:2942:2942))
        (PORT d[5] (2667:2667:2667) (2593:2593:2593))
        (PORT d[6] (2597:2597:2597) (2520:2520:2520))
        (PORT d[7] (3219:3219:3219) (3024:3024:3024))
        (PORT d[8] (2921:2921:2921) (2706:2706:2706))
        (PORT d[9] (2353:2353:2353) (2318:2318:2318))
        (PORT d[10] (1746:1746:1746) (1709:1709:1709))
        (PORT d[11] (2496:2496:2496) (2507:2507:2507))
        (PORT d[12] (2159:2159:2159) (2148:2148:2148))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1941:1941:1941))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT d[0] (2575:2575:2575) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2237:2237:2237))
        (PORT d[1] (1815:1815:1815) (1814:1814:1814))
        (PORT d[2] (2706:2706:2706) (2778:2778:2778))
        (PORT d[3] (3248:3248:3248) (3239:3239:3239))
        (PORT d[4] (2976:2976:2976) (2891:2891:2891))
        (PORT d[5] (2669:2669:2669) (2593:2593:2593))
        (PORT d[6] (2599:2599:2599) (2520:2520:2520))
        (PORT d[7] (3221:3221:3221) (3024:3024:3024))
        (PORT d[8] (2923:2923:2923) (2706:2706:2706))
        (PORT d[9] (2355:2355:2355) (2318:2318:2318))
        (PORT d[10] (1748:1748:1748) (1709:1709:1709))
        (PORT d[11] (2498:2498:2498) (2507:2507:2507))
        (PORT d[12] (2161:2161:2161) (2148:2148:2148))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (PORT ena (2839:2839:2839) (2747:2747:2747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (PORT d[0] (2839:2839:2839) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1239:1239:1239))
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2400:2400:2400))
        (PORT d[1] (1814:1814:1814) (1801:1801:1801))
        (PORT d[2] (2091:2091:2091) (2076:2076:2076))
        (PORT d[3] (1873:1873:1873) (1766:1766:1766))
        (PORT d[4] (1908:1908:1908) (1794:1794:1794))
        (PORT d[5] (2142:2142:2142) (2009:2009:2009))
        (PORT d[6] (1597:1597:1597) (1523:1523:1523))
        (PORT d[7] (2248:2248:2248) (2147:2147:2147))
        (PORT d[8] (2017:2017:2017) (1968:1968:1968))
        (PORT d[9] (1952:1952:1952) (1881:1881:1881))
        (PORT d[10] (1087:1087:1087) (1052:1052:1052))
        (PORT d[11] (950:950:950) (909:909:909))
        (PORT d[12] (1062:1062:1062) (1024:1024:1024))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1642:1642:1642))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (PORT d[0] (2251:2251:2251) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2376:2376:2376))
        (PORT d[1] (1787:1787:1787) (1773:1773:1773))
        (PORT d[2] (2069:2069:2069) (2056:2056:2056))
        (PORT d[3] (1875:1875:1875) (1766:1766:1766))
        (PORT d[4] (1885:1885:1885) (1770:1770:1770))
        (PORT d[5] (2144:2144:2144) (2009:2009:2009))
        (PORT d[6] (1599:1599:1599) (1523:1523:1523))
        (PORT d[7] (2250:2250:2250) (2147:2147:2147))
        (PORT d[8] (2019:2019:2019) (1968:1968:1968))
        (PORT d[9] (1954:1954:1954) (1881:1881:1881))
        (PORT d[10] (1089:1089:1089) (1052:1052:1052))
        (PORT d[11] (952:952:952) (909:909:909))
        (PORT d[12] (1064:1064:1064) (1024:1024:1024))
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (PORT ena (2566:2566:2566) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (PORT d[0] (2566:2566:2566) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3566:3566:3566) (3585:3585:3585))
        (PORT datab (3468:3468:3468) (3401:3401:3401))
        (PORT datac (1385:1385:1385) (1349:1349:1349))
        (PORT datad (880:880:880) (810:810:810))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2165:2165:2165))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2460:2460:2460))
        (PORT d[1] (2044:2044:2044) (2037:2037:2037))
        (PORT d[2] (2171:2171:2171) (2179:2179:2179))
        (PORT d[3] (2261:2261:2261) (2167:2167:2167))
        (PORT d[4] (2277:2277:2277) (2164:2164:2164))
        (PORT d[5] (2515:2515:2515) (2371:2371:2371))
        (PORT d[6] (1998:1998:1998) (1909:1909:1909))
        (PORT d[7] (2213:2213:2213) (2121:2121:2121))
        (PORT d[8] (2230:2230:2230) (2167:2167:2167))
        (PORT d[9] (1932:1932:1932) (1848:1848:1848))
        (PORT d[10] (2130:2130:2130) (2071:2071:2071))
        (PORT d[11] (2234:2234:2234) (2173:2173:2173))
        (PORT d[12] (2098:2098:2098) (2047:2047:2047))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1574:1574:1574))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT d[0] (2204:2204:2204) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2436:2436:2436))
        (PORT d[1] (2334:2334:2334) (2306:2306:2306))
        (PORT d[2] (2173:2173:2173) (2179:2179:2179))
        (PORT d[3] (2263:2263:2263) (2167:2167:2167))
        (PORT d[4] (2254:2254:2254) (2140:2140:2140))
        (PORT d[5] (2517:2517:2517) (2371:2371:2371))
        (PORT d[6] (2000:2000:2000) (1909:1909:1909))
        (PORT d[7] (2215:2215:2215) (2121:2121:2121))
        (PORT d[8] (2232:2232:2232) (2167:2167:2167))
        (PORT d[9] (1934:1934:1934) (1848:1848:1848))
        (PORT d[10] (2132:2132:2132) (2071:2071:2071))
        (PORT d[11] (2236:2236:2236) (2173:2173:2173))
        (PORT d[12] (2100:2100:2100) (2047:2047:2047))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT ena (2664:2664:2664) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT d[0] (2664:2664:2664) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (1999:1999:1999))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2443:2443:2443))
        (PORT d[1] (1795:1795:1795) (1798:1798:1798))
        (PORT d[2] (1895:1895:1895) (1930:1930:1930))
        (PORT d[3] (2963:2963:2963) (2972:2972:2972))
        (PORT d[4] (2919:2919:2919) (2812:2812:2812))
        (PORT d[5] (3771:3771:3771) (3522:3522:3522))
        (PORT d[6] (2746:2746:2746) (2578:2578:2578))
        (PORT d[7] (3246:3246:3246) (3043:3043:3043))
        (PORT d[8] (1739:1739:1739) (1706:1706:1706))
        (PORT d[9] (2036:2036:2036) (2029:2029:2029))
        (PORT d[10] (1836:1836:1836) (1819:1819:1819))
        (PORT d[11] (2043:2043:2043) (2014:2014:2014))
        (PORT d[12] (3002:3002:3002) (2949:2949:2949))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1889:1889:1889))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (PORT d[0] (2534:2534:2534) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2416:2416:2416))
        (PORT d[1] (1797:1797:1797) (1798:1798:1798))
        (PORT d[2] (1922:1922:1922) (1954:1954:1954))
        (PORT d[3] (2965:2965:2965) (2972:2972:2972))
        (PORT d[4] (2921:2921:2921) (2812:2812:2812))
        (PORT d[5] (3773:3773:3773) (3522:3522:3522))
        (PORT d[6] (2748:2748:2748) (2578:2578:2578))
        (PORT d[7] (3248:3248:3248) (3043:3043:3043))
        (PORT d[8] (1741:1741:1741) (1706:1706:1706))
        (PORT d[9] (2038:2038:2038) (2029:2029:2029))
        (PORT d[10] (1838:1838:1838) (1819:1819:1819))
        (PORT d[11] (2045:2045:2045) (2014:2014:2014))
        (PORT d[12] (3004:3004:3004) (2949:2949:2949))
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (PORT ena (2607:2607:2607) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (PORT d[0] (2607:2607:2607) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3203:3203:3203) (3107:3107:3107))
        (PORT datab (3663:3663:3663) (3640:3640:3640))
        (PORT datac (1263:1263:1263) (1189:1189:1189))
        (PORT datad (1540:1540:1540) (1458:1458:1458))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2086:2086:2086))
        (PORT clk (2174:2174:2174) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2108:2108:2108))
        (PORT d[1] (2097:2097:2097) (2057:2057:2057))
        (PORT d[2] (1603:1603:1603) (1627:1627:1627))
        (PORT d[3] (2926:2926:2926) (2932:2932:2932))
        (PORT d[4] (3528:3528:3528) (3401:3401:3401))
        (PORT d[5] (3110:3110:3110) (2867:2867:2867))
        (PORT d[6] (2728:2728:2728) (2676:2676:2676))
        (PORT d[7] (2967:2967:2967) (2779:2779:2779))
        (PORT d[8] (2386:2386:2386) (2332:2332:2332))
        (PORT d[9] (1925:1925:1925) (1860:1860:1860))
        (PORT d[10] (2421:2421:2421) (2401:2401:2401))
        (PORT d[11] (2146:2146:2146) (2153:2153:2153))
        (PORT d[12] (2661:2661:2661) (2622:2622:2622))
        (PORT clk (2171:2171:2171) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1907:1907:1907))
        (PORT clk (2171:2171:2171) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2202:2202:2202))
        (PORT d[0] (2530:2530:2530) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2385:2385:2385))
        (PORT d[1] (2116:2116:2116) (2122:2122:2122))
        (PORT d[2] (1901:1901:1901) (1906:1906:1906))
        (PORT d[3] (2928:2928:2928) (2932:2932:2932))
        (PORT d[4] (3505:3505:3505) (3378:3378:3378))
        (PORT d[5] (3112:3112:3112) (2867:2867:2867))
        (PORT d[6] (2730:2730:2730) (2676:2676:2676))
        (PORT d[7] (2969:2969:2969) (2779:2779:2779))
        (PORT d[8] (2388:2388:2388) (2332:2332:2332))
        (PORT d[9] (1927:1927:1927) (1860:1860:1860))
        (PORT d[10] (2423:2423:2423) (2401:2401:2401))
        (PORT d[11] (2148:2148:2148) (2153:2153:2153))
        (PORT d[12] (2663:2663:2663) (2622:2622:2622))
        (PORT clk (2132:2132:2132) (2121:2121:2121))
        (PORT ena (2658:2658:2658) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2121:2121:2121))
        (PORT d[0] (2658:2658:2658) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1655:1655:1655) (1592:1592:1592))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2510:2510:2510))
        (PORT d[1] (2087:2087:2087) (2092:2092:2092))
        (PORT d[2] (2277:2277:2277) (2327:2327:2327))
        (PORT d[3] (2725:2725:2725) (2560:2560:2560))
        (PORT d[4] (2676:2676:2676) (2620:2620:2620))
        (PORT d[5] (2337:2337:2337) (2277:2277:2277))
        (PORT d[6] (2502:2502:2502) (2397:2397:2397))
        (PORT d[7] (2932:2932:2932) (2748:2748:2748))
        (PORT d[8] (2600:2600:2600) (2406:2406:2406))
        (PORT d[9] (2293:2293:2293) (2229:2229:2229))
        (PORT d[10] (1767:1767:1767) (1741:1741:1741))
        (PORT d[11] (2183:2183:2183) (2210:2210:2210))
        (PORT d[12] (2743:2743:2743) (2712:2712:2712))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2088:2088:2088))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (2507:2507:2507) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2774:2774:2774))
        (PORT d[1] (2154:2154:2154) (2148:2148:2148))
        (PORT d[2] (2279:2279:2279) (2329:2329:2329))
        (PORT d[3] (2727:2727:2727) (2560:2560:2560))
        (PORT d[4] (2639:2639:2639) (2566:2566:2566))
        (PORT d[5] (2339:2339:2339) (2277:2277:2277))
        (PORT d[6] (2504:2504:2504) (2397:2397:2397))
        (PORT d[7] (2934:2934:2934) (2748:2748:2748))
        (PORT d[8] (2602:2602:2602) (2406:2406:2406))
        (PORT d[9] (2295:2295:2295) (2229:2229:2229))
        (PORT d[10] (1769:1769:1769) (1741:1741:1741))
        (PORT d[11] (2185:2185:2185) (2210:2210:2210))
        (PORT d[12] (2745:2745:2745) (2712:2712:2712))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (PORT ena (2469:2469:2469) (2382:2382:2382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (PORT d[0] (2469:2469:2469) (2382:2382:2382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3203:3203:3203) (3107:3107:3107))
        (PORT datab (3663:3663:3663) (3640:3640:3640))
        (PORT datac (1668:1668:1668) (1657:1657:1657))
        (PORT datad (1341:1341:1341) (1309:1309:1309))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4126:4126:4126) (4015:4015:4015))
        (PORT datac (394:394:394) (375:375:375))
        (PORT datad (361:361:361) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (595:595:595))
        (PORT datab (4122:4122:4122) (4009:4009:4009))
        (PORT datac (592:592:592) (539:539:539))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1281:1281:1281) (1211:1211:1211))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (3067:3067:3067) (3091:3091:3091))
        (PORT datac (1447:1447:1447) (1406:1406:1406))
        (PORT datad (1600:1600:1600) (1574:1574:1574))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1746:1746:1746))
        (PORT datac (865:865:865) (796:796:796))
        (PORT datad (583:583:583) (531:531:531))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1047:1047:1047) (1016:1016:1016))
        (PORT sclr (1263:1263:1263) (1314:1314:1314))
        (PORT sload (1310:1310:1310) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT asdata (1560:1560:1560) (1461:1461:1461))
        (PORT ena (1814:1814:1814) (1696:1696:1696))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|D_select\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2043:2043:2043) (2006:2006:2006))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1925:1925:1925) (1849:1849:1849))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (455:455:455))
        (PORT datab (335:335:335) (432:432:432))
        (PORT datac (1253:1253:1253) (1233:1233:1233))
        (PORT datad (306:306:306) (387:387:387))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (1128:1128:1128) (1101:1101:1101))
        (PORT ena (1051:1051:1051) (1009:1009:1009))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (1125:1125:1125) (1098:1098:1098))
        (PORT ena (1340:1340:1340) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (811:811:811) (853:853:853))
        (PORT datac (1061:1061:1061) (1143:1143:1143))
        (PORT datad (733:733:733) (742:742:742))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (652:652:652))
        (PORT datab (717:717:717) (691:691:691))
        (PORT datad (1037:1037:1037) (1003:1003:1003))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (987:987:987))
        (PORT datab (268:268:268) (299:299:299))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (317:317:317))
        (PORT datab (254:254:254) (288:288:288))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (900:900:900) (811:811:811))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (995:995:995))
        (PORT datab (749:749:749) (764:764:764))
        (PORT datac (518:518:518) (577:577:577))
        (PORT datad (694:694:694) (688:688:688))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (622:622:622))
        (PORT datab (3948:3948:3948) (4155:4155:4155))
        (PORT datad (376:376:376) (359:359:359))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1341:1341:1341) (1331:1331:1331))
        (PORT datac (1811:1811:1811) (1805:1805:1805))
        (PORT datad (693:693:693) (684:684:684))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2106:2106:2106))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2140:2140:2140))
        (PORT d[1] (2103:2103:2103) (2116:2116:2116))
        (PORT d[2] (1836:1836:1836) (1866:1866:1866))
        (PORT d[3] (2247:2247:2247) (2138:2138:2138))
        (PORT d[4] (2255:2255:2255) (2144:2144:2144))
        (PORT d[5] (2508:2508:2508) (2363:2363:2363))
        (PORT d[6] (2203:2203:2203) (2097:2097:2097))
        (PORT d[7] (1925:1925:1925) (1848:1848:1848))
        (PORT d[8] (2071:2071:2071) (2057:2057:2057))
        (PORT d[9] (1970:1970:1970) (1883:1883:1883))
        (PORT d[10] (2221:2221:2221) (2252:2252:2252))
        (PORT d[11] (2000:2000:2000) (1959:1959:1959))
        (PORT d[12] (2130:2130:2130) (2074:2074:2074))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1564:1564:1564))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT d[0] (2202:2202:2202) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2140:2140:2140))
        (PORT d[1] (2129:2129:2129) (2136:2136:2136))
        (PORT d[2] (1838:1838:1838) (1870:1870:1870))
        (PORT d[3] (2249:2249:2249) (2138:2138:2138))
        (PORT d[4] (2282:2282:2282) (2168:2168:2168))
        (PORT d[5] (2510:2510:2510) (2363:2363:2363))
        (PORT d[6] (2205:2205:2205) (2097:2097:2097))
        (PORT d[7] (1927:1927:1927) (1848:1848:1848))
        (PORT d[8] (2073:2073:2073) (2057:2057:2057))
        (PORT d[9] (1972:1972:1972) (1883:1883:1883))
        (PORT d[10] (2223:2223:2223) (2252:2252:2252))
        (PORT d[11] (2002:2002:2002) (1959:1959:1959))
        (PORT d[12] (2132:2132:2132) (2074:2074:2074))
        (PORT clk (2182:2182:2182) (2173:2173:2173))
        (PORT ena (2624:2624:2624) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2173:2173:2173))
        (PORT d[0] (2624:2624:2624) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2111:2111:2111))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2359:2359:2359))
        (PORT d[1] (1728:1728:1728) (1735:1735:1735))
        (PORT d[2] (1834:1834:1834) (1865:1865:1865))
        (PORT d[3] (2270:2270:2270) (2173:2173:2173))
        (PORT d[4] (1931:1931:1931) (1834:1834:1834))
        (PORT d[5] (2195:2195:2195) (2063:2063:2063))
        (PORT d[6] (2312:2312:2312) (2211:2211:2211))
        (PORT d[7] (1577:1577:1577) (1506:1506:1506))
        (PORT d[8] (2388:2388:2388) (2355:2355:2355))
        (PORT d[9] (1604:1604:1604) (1537:1537:1537))
        (PORT d[10] (1806:1806:1806) (1764:1764:1764))
        (PORT d[11] (2026:2026:2026) (1984:1984:1984))
        (PORT d[12] (1787:1787:1787) (1751:1751:1751))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1808:1808:1808))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT d[0] (2486:2486:2486) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2115:2115:2115))
        (PORT d[1] (1828:1828:1828) (1814:1814:1814))
        (PORT d[2] (1862:1862:1862) (1888:1888:1888))
        (PORT d[3] (2272:2272:2272) (2173:2173:2173))
        (PORT d[4] (1933:1933:1933) (1834:1834:1834))
        (PORT d[5] (2197:2197:2197) (2063:2063:2063))
        (PORT d[6] (2314:2314:2314) (2211:2211:2211))
        (PORT d[7] (1579:1579:1579) (1506:1506:1506))
        (PORT d[8] (2390:2390:2390) (2355:2355:2355))
        (PORT d[9] (1606:1606:1606) (1537:1537:1537))
        (PORT d[10] (1808:1808:1808) (1764:1764:1764))
        (PORT d[11] (2028:2028:2028) (1984:1984:1984))
        (PORT d[12] (1789:1789:1789) (1751:1751:1751))
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (PORT ena (2600:2600:2600) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (PORT d[0] (2600:2600:2600) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3729:3729:3729) (3708:3708:3708))
        (PORT datab (3413:3413:3413) (3336:3336:3336))
        (PORT datac (1462:1462:1462) (1376:1376:1376))
        (PORT datad (1468:1468:1468) (1385:1385:1385))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2105:2105:2105))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2140:2140:2140))
        (PORT d[1] (1772:1772:1772) (1782:1782:1782))
        (PORT d[2] (2422:2422:2422) (2398:2398:2398))
        (PORT d[3] (2580:2580:2580) (2463:2463:2463))
        (PORT d[4] (2248:2248:2248) (2129:2129:2129))
        (PORT d[5] (2515:2515:2515) (2371:2371:2371))
        (PORT d[6] (2297:2297:2297) (2193:2193:2193))
        (PORT d[7] (2241:2241:2241) (2145:2145:2145))
        (PORT d[8] (2373:2373:2373) (2336:2336:2336))
        (PORT d[9] (1870:1870:1870) (1782:1782:1782))
        (PORT d[10] (2210:2210:2210) (2242:2242:2242))
        (PORT d[11] (1673:1673:1673) (1651:1651:1651))
        (PORT d[12] (2120:2120:2120) (2062:2062:2062))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1826:1826:1826))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT d[0] (2452:2452:2452) (2356:2356:2356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2391:2391:2391))
        (PORT d[1] (1777:1777:1777) (1782:1782:1782))
        (PORT d[2] (2140:2140:2140) (2144:2144:2144))
        (PORT d[3] (2582:2582:2582) (2463:2463:2463))
        (PORT d[4] (2250:2250:2250) (2129:2129:2129))
        (PORT d[5] (2517:2517:2517) (2371:2371:2371))
        (PORT d[6] (2299:2299:2299) (2193:2193:2193))
        (PORT d[7] (2243:2243:2243) (2145:2145:2145))
        (PORT d[8] (2375:2375:2375) (2336:2336:2336))
        (PORT d[9] (1872:1872:1872) (1782:1782:1782))
        (PORT d[10] (2212:2212:2212) (2242:2242:2242))
        (PORT d[11] (1675:1675:1675) (1651:1651:1651))
        (PORT d[12] (2637:2637:2637) (2586:2586:2586))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (PORT ena (2652:2652:2652) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (PORT d[0] (2652:2652:2652) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1832:1832:1832))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2056:2056:2056))
        (PORT d[1] (1826:1826:1826) (1813:1813:1813))
        (PORT d[2] (2134:2134:2134) (2137:2137:2137))
        (PORT d[3] (1944:1944:1944) (1858:1858:1858))
        (PORT d[4] (1927:1927:1927) (1823:1823:1823))
        (PORT d[5] (2194:2194:2194) (2062:2062:2062))
        (PORT d[6] (1641:1641:1641) (1565:1565:1565))
        (PORT d[7] (1885:1885:1885) (1798:1798:1798))
        (PORT d[8] (2395:2395:2395) (2363:2363:2363))
        (PORT d[9] (1576:1576:1576) (1505:1505:1505))
        (PORT d[10] (1812:1812:1812) (1771:1771:1771))
        (PORT d[11] (1401:1401:1401) (1400:1400:1400))
        (PORT d[12] (1662:1662:1662) (1606:1606:1606))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1558:1558:1558))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2236:2236:2236))
        (PORT d[0] (2216:2216:2216) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1934:1934:1934))
        (PORT d[1] (2090:2090:2090) (2058:2058:2058))
        (PORT d[2] (2120:2120:2120) (2111:2111:2111))
        (PORT d[3] (1946:1946:1946) (1858:1858:1858))
        (PORT d[4] (1929:1929:1929) (1823:1823:1823))
        (PORT d[5] (2196:2196:2196) (2062:2062:2062))
        (PORT d[6] (1643:1643:1643) (1565:1565:1565))
        (PORT d[7] (1887:1887:1887) (1798:1798:1798))
        (PORT d[8] (2397:2397:2397) (2363:2363:2363))
        (PORT d[9] (1578:1578:1578) (1505:1505:1505))
        (PORT d[10] (1814:1814:1814) (1771:1771:1771))
        (PORT d[11] (1403:1403:1403) (1400:1400:1400))
        (PORT d[12] (1664:1664:1664) (1606:1606:1606))
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (PORT ena (2746:2746:2746) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (PORT d[0] (2746:2746:2746) (2621:2621:2621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3406:3406:3406) (3291:3291:3291))
        (PORT datab (3182:3182:3182) (3083:3083:3083))
        (PORT datac (1507:1507:1507) (1413:1413:1413))
        (PORT datad (1551:1551:1551) (1469:1469:1469))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4124:4124:4124) (4012:4012:4012))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2170:2170:2170))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2500:2500:2500))
        (PORT d[1] (2142:2142:2142) (2129:2129:2129))
        (PORT d[2] (2465:2465:2465) (2431:2431:2431))
        (PORT d[3] (2707:2707:2707) (2544:2544:2544))
        (PORT d[4] (2579:2579:2579) (2498:2498:2498))
        (PORT d[5] (2589:2589:2589) (2501:2501:2501))
        (PORT d[6] (2275:2275:2275) (2211:2211:2211))
        (PORT d[7] (2584:2584:2584) (2410:2410:2410))
        (PORT d[8] (1713:1713:1713) (1670:1670:1670))
        (PORT d[9] (2337:2337:2337) (2301:2301:2301))
        (PORT d[10] (2281:2281:2281) (2201:2201:2201))
        (PORT d[11] (2440:2440:2440) (2432:2432:2432))
        (PORT d[12] (2434:2434:2434) (2420:2420:2420))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (1951:1951:1951))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (PORT d[0] (2554:2554:2554) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2503:2503:2503))
        (PORT d[1] (2144:2144:2144) (2130:2130:2130))
        (PORT d[2] (2441:2441:2441) (2406:2406:2406))
        (PORT d[3] (2709:2709:2709) (2544:2544:2544))
        (PORT d[4] (2624:2624:2624) (2548:2548:2548))
        (PORT d[5] (2591:2591:2591) (2501:2501:2501))
        (PORT d[6] (2277:2277:2277) (2211:2211:2211))
        (PORT d[7] (2586:2586:2586) (2410:2410:2410))
        (PORT d[8] (1715:1715:1715) (1670:1670:1670))
        (PORT d[9] (2339:2339:2339) (2301:2301:2301))
        (PORT d[10] (2283:2283:2283) (2201:2201:2201))
        (PORT d[11] (2442:2442:2442) (2432:2432:2432))
        (PORT d[12] (2436:2436:2436) (2420:2420:2420))
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (PORT ena (2490:2490:2490) (2389:2389:2389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (PORT d[0] (2490:2490:2490) (2389:2389:2389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2112:2112:2112))
        (PORT clk (2189:2189:2189) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2729:2729:2729))
        (PORT d[1] (2419:2419:2419) (2410:2410:2410))
        (PORT d[2] (2127:2127:2127) (2107:2107:2107))
        (PORT d[3] (2100:2100:2100) (1962:1962:1962))
        (PORT d[4] (2623:2623:2623) (2554:2554:2554))
        (PORT d[5] (2274:2274:2274) (2207:2207:2207))
        (PORT d[6] (2625:2625:2625) (2543:2543:2543))
        (PORT d[7] (2561:2561:2561) (2383:2383:2383))
        (PORT d[8] (2022:2022:2022) (1965:1965:1965))
        (PORT d[9] (2759:2759:2759) (2731:2731:2731))
        (PORT d[10] (2425:2425:2425) (2379:2379:2379))
        (PORT d[11] (2183:2183:2183) (2188:2188:2188))
        (PORT d[12] (2655:2655:2655) (2622:2622:2622))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (1953:1953:1953))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2218:2218:2218))
        (PORT d[0] (2582:2582:2582) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2454:2454:2454))
        (PORT d[1] (2431:2431:2431) (2408:2408:2408))
        (PORT d[2] (2104:2104:2104) (2082:2082:2082))
        (PORT d[3] (2102:2102:2102) (1962:1962:1962))
        (PORT d[4] (2633:2633:2633) (2563:2563:2563))
        (PORT d[5] (2276:2276:2276) (2207:2207:2207))
        (PORT d[6] (2627:2627:2627) (2543:2543:2543))
        (PORT d[7] (2563:2563:2563) (2383:2383:2383))
        (PORT d[8] (2024:2024:2024) (1965:1965:1965))
        (PORT d[9] (2761:2761:2761) (2731:2731:2731))
        (PORT d[10] (2427:2427:2427) (2379:2379:2379))
        (PORT d[11] (2185:2185:2185) (2188:2188:2188))
        (PORT d[12] (2657:2657:2657) (2622:2622:2622))
        (PORT clk (2147:2147:2147) (2137:2137:2137))
        (PORT ena (2817:2817:2817) (2740:2740:2740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2137:2137:2137))
        (PORT d[0] (2817:2817:2817) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3728:3728:3728) (3708:3708:3708))
        (PORT datab (3412:3412:3412) (3336:3336:3336))
        (PORT datac (1357:1357:1357) (1317:1317:1317))
        (PORT datad (1611:1611:1611) (1572:1572:1572))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (4123:4123:4123) (4011:4011:4011))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1225:1225:1225))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1582:1582:1582) (1449:1449:1449))
        (PORT datad (640:640:640) (593:593:593))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (459:459:459))
        (PORT datab (470:470:470) (480:480:480))
        (PORT datac (929:929:929) (910:910:910))
        (PORT datad (681:681:681) (650:650:650))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1723:1723:1723))
        (PORT datab (838:838:838) (763:763:763))
        (PORT datac (1074:1074:1074) (981:981:981))
        (PORT datad (1492:1492:1492) (1407:1407:1407))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1610:1610:1610))
        (PORT datab (3068:3068:3068) (3092:3092:3092))
        (PORT datac (352:352:352) (334:334:334))
        (PORT datad (1477:1477:1477) (1373:1373:1373))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1747:1747:1747))
        (PORT datab (389:389:389) (373:373:373))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1242:1242:1242) (1181:1181:1181))
        (PORT sclr (1263:1263:1263) (1314:1314:1314))
        (PORT sload (1310:1310:1310) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT asdata (2023:2023:2023) (1964:1964:1964))
        (PORT ena (1586:1586:1586) (1491:1491:1491))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|M_select\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1019:1019:1019) (1032:1032:1032))
        (PORT sload (847:847:847) (920:920:920))
        (PORT ena (1670:1670:1670) (1616:1616:1616))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (578:578:578))
        (PORT datac (928:928:928) (973:973:973))
        (PORT datad (860:860:860) (899:899:899))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (987:987:987))
        (PORT datab (744:744:744) (757:757:757))
        (PORT datac (512:512:512) (570:570:570))
        (PORT datad (698:698:698) (693:693:693))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (620:620:620))
        (PORT datab (3949:3949:3949) (4156:4156:4156))
        (PORT datad (371:371:371) (350:350:350))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1334:1334:1334) (1323:1323:1323))
        (PORT datac (1274:1274:1274) (1299:1299:1299))
        (PORT datad (667:667:667) (663:663:663))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1911:1911:1911))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1060:1060:1060))
        (PORT d[1] (1293:1293:1293) (1233:1233:1233))
        (PORT d[2] (1129:1129:1129) (1102:1102:1102))
        (PORT d[3] (1301:1301:1301) (1251:1251:1251))
        (PORT d[4] (1341:1341:1341) (1269:1269:1269))
        (PORT d[5] (1700:1700:1700) (1622:1622:1622))
        (PORT d[6] (1535:1535:1535) (1451:1451:1451))
        (PORT d[7] (1260:1260:1260) (1209:1209:1209))
        (PORT d[8] (1381:1381:1381) (1336:1336:1336))
        (PORT d[9] (1378:1378:1378) (1314:1314:1314))
        (PORT d[10] (2335:2335:2335) (2297:2297:2297))
        (PORT d[11] (1891:1891:1891) (1914:1914:1914))
        (PORT d[12] (2725:2725:2725) (2695:2695:2695))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1541:1541:1541))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT d[0] (2191:2191:2191) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1060:1060:1060))
        (PORT d[1] (1347:1347:1347) (1280:1280:1280))
        (PORT d[2] (1131:1131:1131) (1102:1102:1102))
        (PORT d[3] (1303:1303:1303) (1251:1251:1251))
        (PORT d[4] (1343:1343:1343) (1269:1269:1269))
        (PORT d[5] (1702:1702:1702) (1622:1622:1622))
        (PORT d[6] (1537:1537:1537) (1451:1451:1451))
        (PORT d[7] (1262:1262:1262) (1209:1209:1209))
        (PORT d[8] (1383:1383:1383) (1336:1336:1336))
        (PORT d[9] (1380:1380:1380) (1314:1314:1314))
        (PORT d[10] (2337:2337:2337) (2297:2297:2297))
        (PORT d[11] (1893:1893:1893) (1914:1914:1914))
        (PORT d[12] (2727:2727:2727) (2695:2695:2695))
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (PORT ena (2231:2231:2231) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (PORT d[0] (2231:2231:2231) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1591:1591:1591))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2483:2483:2483))
        (PORT d[1] (2440:2440:2440) (2432:2432:2432))
        (PORT d[2] (2611:2611:2611) (2653:2653:2653))
        (PORT d[3] (2413:2413:2413) (2267:2267:2267))
        (PORT d[4] (2609:2609:2609) (2540:2540:2540))
        (PORT d[5] (2320:2320:2320) (2258:2258:2258))
        (PORT d[6] (2458:2458:2458) (2359:2359:2359))
        (PORT d[7] (2578:2578:2578) (2403:2403:2403))
        (PORT d[8] (2003:2003:2003) (1944:1944:1944))
        (PORT d[9] (1911:1911:1911) (1860:1860:1860))
        (PORT d[10] (2105:2105:2105) (2072:2072:2072))
        (PORT d[11] (2217:2217:2217) (2238:2238:2238))
        (PORT d[12] (2401:2401:2401) (2387:2387:2387))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1934:1934:1934))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT d[0] (2569:2569:2569) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2483:2483:2483))
        (PORT d[1] (2469:2469:2469) (2455:2455:2455))
        (PORT d[2] (2433:2433:2433) (2397:2397:2397))
        (PORT d[3] (2415:2415:2415) (2267:2267:2267))
        (PORT d[4] (2586:2586:2586) (2515:2515:2515))
        (PORT d[5] (2322:2322:2322) (2258:2258:2258))
        (PORT d[6] (2460:2460:2460) (2359:2359:2359))
        (PORT d[7] (2580:2580:2580) (2403:2403:2403))
        (PORT d[8] (2005:2005:2005) (1944:1944:1944))
        (PORT d[9] (1913:1913:1913) (1860:1860:1860))
        (PORT d[10] (2107:2107:2107) (2072:2072:2072))
        (PORT d[11] (2219:2219:2219) (2238:2238:2238))
        (PORT d[12] (2403:2403:2403) (2387:2387:2387))
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (PORT ena (2468:2468:2468) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (PORT d[0] (2468:2468:2468) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3448:3448:3448) (3382:3382:3382))
        (PORT datab (3275:3275:3275) (3250:3250:3250))
        (PORT datac (1441:1441:1441) (1337:1337:1337))
        (PORT datad (1654:1654:1654) (1605:1605:1605))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1594:1594:1594))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1362:1362:1362))
        (PORT d[1] (1594:1594:1594) (1518:1518:1518))
        (PORT d[2] (1468:1468:1468) (1435:1435:1435))
        (PORT d[3] (1681:1681:1681) (1634:1634:1634))
        (PORT d[4] (1668:1668:1668) (1581:1581:1581))
        (PORT d[5] (2038:2038:2038) (1947:1947:1947))
        (PORT d[6] (1619:1619:1619) (1550:1550:1550))
        (PORT d[7] (2270:2270:2270) (2187:2187:2187))
        (PORT d[8] (1708:1708:1708) (1652:1652:1652))
        (PORT d[9] (1621:1621:1621) (1545:1545:1545))
        (PORT d[10] (2685:2685:2685) (2628:2628:2628))
        (PORT d[11] (1898:1898:1898) (1926:1926:1926))
        (PORT d[12] (2712:2712:2712) (2681:2681:2681))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1895:1895:1895))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT d[0] (2445:2445:2445) (2339:2339:2339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1333:1333:1333))
        (PORT d[1] (1649:1649:1649) (1565:1565:1565))
        (PORT d[2] (1470:1470:1470) (1435:1435:1435))
        (PORT d[3] (1683:1683:1683) (1634:1634:1634))
        (PORT d[4] (2568:2568:2568) (2490:2490:2490))
        (PORT d[5] (2040:2040:2040) (1947:1947:1947))
        (PORT d[6] (1621:1621:1621) (1550:1550:1550))
        (PORT d[7] (2272:2272:2272) (2187:2187:2187))
        (PORT d[8] (1710:1710:1710) (1652:1652:1652))
        (PORT d[9] (1623:1623:1623) (1545:1545:1545))
        (PORT d[10] (2687:2687:2687) (2628:2628:2628))
        (PORT d[11] (1900:1900:1900) (1926:1926:1926))
        (PORT d[12] (2714:2714:2714) (2681:2681:2681))
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (PORT ena (2502:2502:2502) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (PORT d[0] (2502:2502:2502) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2101:2101:2101))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1969:1969:1969))
        (PORT d[1] (1619:1619:1619) (1534:1534:1534))
        (PORT d[2] (1499:1499:1499) (1471:1471:1471))
        (PORT d[3] (1363:1363:1363) (1326:1326:1326))
        (PORT d[4] (1667:1667:1667) (1588:1588:1588))
        (PORT d[5] (2005:2005:2005) (1914:1914:1914))
        (PORT d[6] (1630:1630:1630) (1567:1567:1567))
        (PORT d[7] (1656:1656:1656) (1603:1603:1603))
        (PORT d[8] (1675:1675:1675) (1620:1620:1620))
        (PORT d[9] (1653:1653:1653) (1575:1575:1575))
        (PORT d[10] (2711:2711:2711) (2653:2653:2653))
        (PORT d[11] (1906:1906:1906) (1934:1934:1934))
        (PORT d[12] (2616:2616:2616) (2579:2579:2579))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1836:1836:1836))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT d[0] (2342:2342:2342) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1332:1332:1332))
        (PORT d[1] (1613:1613:1613) (1541:1541:1541))
        (PORT d[2] (1449:1449:1449) (1424:1424:1424))
        (PORT d[3] (1365:1365:1365) (1326:1326:1326))
        (PORT d[4] (2584:2584:2584) (2504:2504:2504))
        (PORT d[5] (2007:2007:2007) (1914:1914:1914))
        (PORT d[6] (1632:1632:1632) (1567:1567:1567))
        (PORT d[7] (1658:1658:1658) (1603:1603:1603))
        (PORT d[8] (1677:1677:1677) (1620:1620:1620))
        (PORT d[9] (1655:1655:1655) (1575:1575:1575))
        (PORT d[10] (2713:2713:2713) (2653:2653:2653))
        (PORT d[11] (1908:1908:1908) (1934:1934:1934))
        (PORT d[12] (2618:2618:2618) (2579:2579:2579))
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (PORT ena (2167:2167:2167) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (PORT d[0] (2167:2167:2167) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3455:3455:3455) (3389:3389:3389))
        (PORT datab (3282:3282:3282) (3257:3257:3257))
        (PORT datac (1373:1373:1373) (1344:1344:1344))
        (PORT datad (1595:1595:1595) (1512:1512:1512))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1344:1344:1344))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2798:2798:2798))
        (PORT d[1] (2144:2144:2144) (2140:2140:2140))
        (PORT d[2] (2557:2557:2557) (2582:2582:2582))
        (PORT d[3] (2734:2734:2734) (2571:2571:2571))
        (PORT d[4] (2662:2662:2662) (2604:2604:2604))
        (PORT d[5] (2652:2652:2652) (2576:2576:2576))
        (PORT d[6] (2273:2273:2273) (2208:2208:2208))
        (PORT d[7] (2939:2939:2939) (2756:2756:2756))
        (PORT d[8] (2581:2581:2581) (2390:2390:2390))
        (PORT d[9] (2262:2262:2262) (2199:2199:2199))
        (PORT d[10] (1673:1673:1673) (1613:1613:1613))
        (PORT d[11] (2493:2493:2493) (2503:2503:2503))
        (PORT d[12] (2723:2723:2723) (2695:2695:2695))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1849:1849:1849))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT d[0] (2486:2486:2486) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2743:2743:2743))
        (PORT d[1] (2172:2172:2172) (2166:2166:2166))
        (PORT d[2] (2255:2255:2255) (2306:2306:2306))
        (PORT d[3] (2736:2736:2736) (2571:2571:2571))
        (PORT d[4] (2639:2639:2639) (2581:2581:2581))
        (PORT d[5] (2654:2654:2654) (2576:2576:2576))
        (PORT d[6] (2275:2275:2275) (2208:2208:2208))
        (PORT d[7] (2941:2941:2941) (2756:2756:2756))
        (PORT d[8] (2583:2583:2583) (2390:2390:2390))
        (PORT d[9] (2264:2264:2264) (2199:2199:2199))
        (PORT d[10] (1675:1675:1675) (1613:1613:1613))
        (PORT d[11] (2495:2495:2495) (2503:2503:2503))
        (PORT d[12] (2725:2725:2725) (2695:2695:2695))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (PORT ena (2510:2510:2510) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (PORT d[0] (2510:2510:2510) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1203:1203:1203))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1426:1426:1426))
        (PORT d[1] (1692:1692:1692) (1629:1629:1629))
        (PORT d[2] (1421:1421:1421) (1367:1367:1367))
        (PORT d[3] (1311:1311:1311) (1257:1257:1257))
        (PORT d[4] (1649:1649:1649) (1562:1562:1562))
        (PORT d[5] (1340:1340:1340) (1263:1263:1263))
        (PORT d[6] (2101:2101:2101) (1960:1960:1960))
        (PORT d[7] (1540:1540:1540) (1457:1457:1457))
        (PORT d[8] (1924:1924:1924) (1831:1831:1831))
        (PORT d[9] (1707:1707:1707) (1630:1630:1630))
        (PORT d[10] (2021:2021:2021) (1968:1968:1968))
        (PORT d[11] (2202:2202:2202) (2233:2233:2233))
        (PORT d[12] (1518:1518:1518) (1425:1425:1425))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1768:1768:1768))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (2430:2430:2430) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1426:1426:1426))
        (PORT d[1] (1642:1642:1642) (1583:1583:1583))
        (PORT d[2] (1423:1423:1423) (1367:1367:1367))
        (PORT d[3] (1313:1313:1313) (1257:1257:1257))
        (PORT d[4] (1654:1654:1654) (1562:1562:1562))
        (PORT d[5] (1342:1342:1342) (1263:1263:1263))
        (PORT d[6] (2103:2103:2103) (1960:1960:1960))
        (PORT d[7] (1542:1542:1542) (1457:1457:1457))
        (PORT d[8] (1926:1926:1926) (1831:1831:1831))
        (PORT d[9] (1709:1709:1709) (1630:1630:1630))
        (PORT d[10] (2023:2023:2023) (1968:1968:1968))
        (PORT d[11] (2204:2204:2204) (2233:2233:2233))
        (PORT d[12] (1520:1520:1520) (1425:1425:1425))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (PORT ena (2056:2056:2056) (1933:1933:1933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (PORT d[0] (2056:2056:2056) (1933:1933:1933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3452:3452:3452) (3387:3387:3387))
        (PORT datab (3280:3280:3280) (3255:3255:3255))
        (PORT datac (1597:1597:1597) (1550:1550:1550))
        (PORT datad (1251:1251:1251) (1178:1178:1178))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3677:3677:3677) (3490:3490:3490))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (3977:3977:3977) (3810:3810:3810))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (1352:1352:1352) (1287:1287:1287))
        (PORT ena (1051:1051:1051) (1009:1009:1009))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (1352:1352:1352) (1287:1287:1287))
        (PORT ena (1340:1340:1340) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1093:1093:1093) (1064:1064:1064))
        (PORT ena (1550:1550:1550) (1463:1463:1463))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1651:1651:1651) (1562:1562:1562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (998:998:998) (954:954:954))
        (PORT ena (2082:2082:2082) (1962:1962:1962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (1063:1063:1063))
        (PORT datab (736:736:736) (718:718:718))
        (PORT datad (1120:1120:1120) (1121:1121:1121))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1181:1181:1181))
        (PORT datab (794:794:794) (798:798:798))
        (PORT datad (834:834:834) (833:833:833))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1053:1053:1053))
        (PORT datab (720:720:720) (695:695:695))
        (PORT datad (635:635:635) (592:592:592))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (994:994:994))
        (PORT datab (266:266:266) (297:297:297))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1611:1611:1611))
        (PORT datab (1030:1030:1030) (969:969:969))
        (PORT datac (1616:1616:1616) (1547:1547:1547))
        (PORT datad (598:598:598) (535:535:535))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1290:1290:1290))
        (PORT datab (1474:1474:1474) (1376:1376:1376))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (466:466:466))
        (PORT datab (465:465:465) (473:473:473))
        (PORT datac (1653:1653:1653) (1693:1693:1693))
        (PORT datad (1107:1107:1107) (1006:1006:1006))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1722:1722:1722))
        (PORT datab (1201:1201:1201) (1115:1115:1115))
        (PORT datac (941:941:941) (884:884:884))
        (PORT datad (1095:1095:1095) (989:989:989))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1610:1610:1610))
        (PORT datab (3067:3067:3067) (3092:3092:3092))
        (PORT datac (348:348:348) (343:343:343))
        (PORT datad (1651:1651:1651) (1582:1582:1582))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (270:270:270))
        (PORT datab (391:391:391) (376:376:376))
        (PORT datad (1726:1726:1726) (1709:1709:1709))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1304:1304:1304) (1239:1239:1239))
        (PORT sclr (1263:1263:1263) (1314:1314:1314))
        (PORT sload (1310:1310:1310) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT asdata (1328:1328:1328) (1239:1239:1239))
        (PORT ena (1543:1543:1543) (1451:1451:1451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|D_select\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1078:1078:1078) (1103:1103:1103))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1925:1925:1925) (1849:1849:1849))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (463:463:463))
        (PORT datab (336:336:336) (434:434:434))
        (PORT datac (1257:1257:1257) (1237:1237:1237))
        (PORT datad (302:302:302) (384:384:384))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1525:1525:1525) (1429:1429:1429))
        (PORT sclr (1689:1689:1689) (1673:1673:1673))
        (PORT sload (2014:2014:2014) (2010:2010:2010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2101:2101:2101) (2081:2081:2081))
        (PORT datac (1062:1062:1062) (972:972:972))
        (PORT datad (1204:1204:1204) (1132:1132:1132))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1278:1278:1278))
        (PORT datab (2359:2359:2359) (2192:2192:2192))
        (PORT datac (1537:1537:1537) (1450:1450:1450))
        (PORT datad (1538:1538:1538) (1458:1458:1458))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1279:1279:1279))
        (PORT datab (385:385:385) (376:376:376))
        (PORT datac (630:630:630) (577:577:577))
        (PORT datad (1257:1257:1257) (1238:1238:1238))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (588:588:588) (538:538:538))
        (PORT datad (1687:1687:1687) (1664:1664:1664))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1845:1845:1845) (1733:1733:1733))
        (PORT sclr (1263:1263:1263) (1314:1314:1314))
        (PORT sload (1310:1310:1310) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2728:2728:2728))
        (PORT asdata (1015:1015:1015) (958:958:958))
        (PORT ena (1874:1874:1874) (1779:1779:1779))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2728:2728:2728))
        (PORT asdata (979:979:979) (920:920:920))
        (PORT ena (1874:1874:1874) (1779:1779:1779))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (PORT datab (310:310:310) (392:392:392))
        (PORT datac (3862:3862:3862) (3683:3683:3683))
        (PORT datad (448:448:448) (476:476:476))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (315:315:315) (397:397:397))
        (PORT datac (258:258:258) (332:332:332))
        (PORT datad (1171:1171:1171) (1130:1130:1130))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\pro\|cu\|Mux2\~0clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2199:2199:2199) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|mins\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (549:549:549) (504:504:504))
        (PORT datad (1696:1696:1696) (1672:1672:1672))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datac (636:636:636) (594:594:594))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|next_state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1856:1856:1856))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (816:816:816))
        (PORT datab (762:762:762) (780:780:780))
        (PORT datac (672:672:672) (668:668:668))
        (PORT datad (1219:1219:1219) (1168:1168:1168))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|mins\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (597:597:597))
        (PORT datac (887:887:887) (833:833:833))
        (PORT datad (1693:1693:1693) (1667:1667:1667))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (686:686:686))
        (PORT datab (791:791:791) (810:810:810))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|next_state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1670:1670:1670) (1616:1616:1616))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1040:1040:1040))
        (PORT datab (870:870:870) (901:901:901))
        (PORT datac (1014:1014:1014) (1010:1010:1010))
        (PORT datad (1210:1210:1210) (1162:1162:1162))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (630:630:630))
        (PORT datab (703:703:703) (671:671:671))
        (PORT datad (510:510:510) (561:561:561))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1680:1680:1680))
        (PORT datab (1055:1055:1055) (1034:1034:1034))
        (PORT datac (2161:2161:2161) (2140:2140:2140))
        (PORT datad (935:935:935) (976:976:976))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1259:1259:1259))
        (PORT datab (1591:1591:1591) (1522:1522:1522))
        (PORT datac (953:953:953) (1003:1003:1003))
        (PORT datad (2029:2029:2029) (1935:1935:1935))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1618:1618:1618))
        (PORT datab (1245:1245:1245) (1233:1233:1233))
        (PORT datac (1655:1655:1655) (1681:1681:1681))
        (PORT datad (2044:2044:2044) (2069:2069:2069))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (856:856:856))
        (PORT datab (1164:1164:1164) (1124:1124:1124))
        (PORT datac (1164:1164:1164) (1077:1077:1077))
        (PORT datad (1082:1082:1082) (1053:1053:1053))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|alu\|z\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2728:2728:2728))
        (PORT asdata (1041:1041:1041) (976:976:976))
        (PORT ena (1874:1874:1874) (1779:1779:1779))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3743:3743:3743) (3602:3602:3602))
        (PORT datab (311:311:311) (394:394:394))
        (PORT datad (448:448:448) (477:477:477))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (3584:3584:3584) (3539:3539:3539))
        (PORT datad (448:448:448) (476:476:476))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1039:1039:1039) (1011:1011:1011))
        (PORT datac (366:366:366) (363:363:363))
        (PORT datad (584:584:584) (527:527:527))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|mins\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (252:252:252))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1699:1699:1699) (1676:1676:1676))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|next_state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (565:565:565) (594:594:594))
        (PORT sload (882:882:882) (952:952:952))
        (PORT ena (1932:1932:1932) (1849:1849:1849))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (538:538:538))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (683:683:683) (681:681:681))
        (PORT datad (712:712:712) (702:702:702))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (521:521:521))
        (PORT datab (3664:3664:3664) (3501:3501:3501))
        (PORT datac (667:667:667) (657:657:657))
        (PORT datad (449:449:449) (477:477:477))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|mins\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (252:252:252))
        (PORT datac (625:625:625) (579:579:579))
        (PORT datad (1698:1698:1698) (1675:1675:1675))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (383:383:383))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (635:635:635) (593:593:593))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|next_state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1856:1856:1856))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (3582:3582:3582) (3536:3536:3536))
        (PORT datad (280:280:280) (356:356:356))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (911:911:911))
        (PORT datab (1037:1037:1037) (1008:1008:1008))
        (PORT datac (368:368:368) (365:365:365))
        (PORT datad (587:587:587) (533:533:533))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|mins\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (260:260:260))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1699:1699:1699) (1676:1676:1676))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (745:745:745))
        (PORT datab (266:266:266) (296:296:296))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (382:382:382))
        (PORT datab (560:560:560) (600:600:600))
        (PORT datac (439:439:439) (428:428:428))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|next_state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1932:1932:1932) (1849:1849:1849))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (597:597:597))
        (PORT datac (474:474:474) (513:513:513))
        (PORT datad (703:703:703) (704:704:704))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (385:385:385))
        (PORT datac (805:805:805) (840:840:840))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|endp\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (745:745:745))
        (PORT datab (327:327:327) (408:408:408))
        (PORT datac (1269:1269:1269) (1222:1222:1222))
        (PORT datad (510:510:510) (561:561:561))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|endp\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1196:1196:1196))
        (PORT datab (436:436:436) (434:434:434))
        (PORT datad (663:663:663) (630:630:630))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|endp\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[0\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (225:225:225))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (402:402:402) (434:434:434))
        (PORT datad (250:250:250) (290:290:290))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (226:226:226) (255:255:255))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (486:486:486))
        (PORT datab (412:412:412) (403:403:403))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (658:658:658))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (400:400:400) (432:432:432))
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (1021:1021:1021) (1011:1011:1011))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (333:333:333))
        (PORT datab (636:636:636) (638:638:638))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (334:334:334))
        (PORT datab (448:448:448) (481:481:481))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (334:334:334))
        (PORT datab (729:729:729) (715:715:715))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (335:335:335))
        (PORT datab (439:439:439) (470:470:470))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (483:483:483))
        (PORT datad (254:254:254) (296:296:296))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|flag\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datac (261:261:261) (336:336:336))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2610:2610:2610) (2671:2671:2671))
        (PORT asdata (989:989:989) (935:935:935))
        (PORT sclr (1547:1547:1547) (1607:1607:1607))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|transmeterClock\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1052:1052:1052) (1047:1047:1047))
        (PORT datad (2021:2021:2021) (2069:2069:2069))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\tr\|transmeterClock\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2108:2108:2108) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (997:997:997))
        (PORT datab (751:751:751) (765:765:765))
        (PORT datac (519:519:519) (579:579:579))
        (PORT datad (693:693:693) (686:686:686))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (616:616:616))
        (PORT datab (3951:3951:3951) (4158:4158:4158))
        (PORT datad (373:373:373) (354:354:354))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (823:823:823))
        (PORT datab (1343:1343:1343) (1333:1333:1333))
        (PORT datac (691:691:691) (687:687:687))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1705:1705:1705))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2470:2470:2470))
        (PORT d[1] (1744:1744:1744) (1723:1723:1723))
        (PORT d[2] (1906:1906:1906) (1920:1920:1920))
        (PORT d[3] (2910:2910:2910) (2901:2901:2901))
        (PORT d[4] (2912:2912:2912) (2804:2804:2804))
        (PORT d[5] (3748:3748:3748) (3498:3498:3498))
        (PORT d[6] (2711:2711:2711) (2546:2546:2546))
        (PORT d[7] (3252:3252:3252) (3046:3046:3046))
        (PORT d[8] (1802:1802:1802) (1773:1773:1773))
        (PORT d[9] (2138:2138:2138) (2137:2137:2137))
        (PORT d[10] (1461:1461:1461) (1459:1459:1459))
        (PORT d[11] (2061:2061:2061) (2028:2028:2028))
        (PORT d[12] (2702:2702:2702) (2669:2669:2669))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1588:1588:1588))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT d[0] (2217:2217:2217) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2446:2446:2446))
        (PORT d[1] (1793:1793:1793) (1789:1789:1789))
        (PORT d[2] (1938:1938:1938) (1968:1968:1968))
        (PORT d[3] (2912:2912:2912) (2901:2901:2901))
        (PORT d[4] (2401:2401:2401) (2243:2243:2243))
        (PORT d[5] (3750:3750:3750) (3498:3498:3498))
        (PORT d[6] (2713:2713:2713) (2546:2546:2546))
        (PORT d[7] (3254:3254:3254) (3046:3046:3046))
        (PORT d[8] (1804:1804:1804) (1773:1773:1773))
        (PORT d[9] (2140:2140:2140) (2137:2137:2137))
        (PORT d[10] (1463:1463:1463) (1459:1459:1459))
        (PORT d[11] (2063:2063:2063) (2028:2028:2028))
        (PORT d[12] (2704:2704:2704) (2669:2669:2669))
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (PORT ena (2305:2305:2305) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (PORT d[0] (2305:2305:2305) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1511:1511:1511))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1642:1642:1642))
        (PORT d[1] (1949:1949:1949) (1855:1855:1855))
        (PORT d[2] (1744:1744:1744) (1701:1701:1701))
        (PORT d[3] (1680:1680:1680) (1634:1634:1634))
        (PORT d[4] (2604:2604:2604) (2532:2532:2532))
        (PORT d[5] (2007:2007:2007) (1916:1916:1916))
        (PORT d[6] (2522:2522:2522) (2399:2399:2399))
        (PORT d[7] (2225:2225:2225) (2145:2145:2145))
        (PORT d[8] (2015:2015:2015) (1945:1945:1945))
        (PORT d[9] (1926:1926:1926) (1837:1837:1837))
        (PORT d[10] (2349:2349:2349) (2313:2313:2313))
        (PORT d[11] (1851:1851:1851) (1879:1879:1879))
        (PORT d[12] (2687:2687:2687) (2659:2659:2659))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1644:1644:1644))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT d[0] (2265:2265:2265) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1915:1915:1915))
        (PORT d[1] (2508:2508:2508) (2513:2513:2513))
        (PORT d[2] (1758:1758:1758) (1698:1698:1698))
        (PORT d[3] (1682:1682:1682) (1634:1634:1634))
        (PORT d[4] (2606:2606:2606) (2532:2532:2532))
        (PORT d[5] (2009:2009:2009) (1916:1916:1916))
        (PORT d[6] (2524:2524:2524) (2399:2399:2399))
        (PORT d[7] (2227:2227:2227) (2145:2145:2145))
        (PORT d[8] (2017:2017:2017) (1945:1945:1945))
        (PORT d[9] (1928:1928:1928) (1837:1837:1837))
        (PORT d[10] (2351:2351:2351) (2313:2313:2313))
        (PORT d[11] (1853:1853:1853) (1879:1879:1879))
        (PORT d[12] (2689:2689:2689) (2659:2659:2659))
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (PORT ena (2520:2520:2520) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (PORT d[0] (2520:2520:2520) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3209:3209:3209) (3114:3114:3114))
        (PORT datab (3666:3666:3666) (3643:3643:3643))
        (PORT datac (1839:1839:1839) (1753:1753:1753))
        (PORT datad (1800:1800:1800) (1691:1691:1691))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2100:2100:2100))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1947:1947:1947))
        (PORT d[1] (1956:1956:1956) (1862:1862:1862))
        (PORT d[2] (1751:1751:1751) (1706:1706:1706))
        (PORT d[3] (1653:1653:1653) (1593:1593:1593))
        (PORT d[4] (1969:1969:1969) (1872:1872:1872))
        (PORT d[5] (2339:2339:2339) (2239:2239:2239))
        (PORT d[6] (1968:1968:1968) (1882:1882:1882))
        (PORT d[7] (1975:1975:1975) (1887:1887:1887))
        (PORT d[8] (2028:2028:2028) (1958:1958:1958))
        (PORT d[9] (1968:1968:1968) (1870:1870:1870))
        (PORT d[10] (2690:2690:2690) (2630:2630:2630))
        (PORT d[11] (1825:1825:1825) (1834:1834:1834))
        (PORT d[12] (2688:2688:2688) (2660:2660:2660))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (1959:1959:1959))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT d[0] (2562:2562:2562) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (1933:1933:1933))
        (PORT d[1] (2482:2482:2482) (2487:2487:2487))
        (PORT d[2] (1755:1755:1755) (1705:1705:1705))
        (PORT d[3] (1655:1655:1655) (1593:1593:1593))
        (PORT d[4] (2595:2595:2595) (2520:2520:2520))
        (PORT d[5] (2341:2341:2341) (2239:2239:2239))
        (PORT d[6] (1970:1970:1970) (1882:1882:1882))
        (PORT d[7] (1977:1977:1977) (1887:1887:1887))
        (PORT d[8] (2030:2030:2030) (1958:1958:1958))
        (PORT d[9] (1970:1970:1970) (1870:1870:1870))
        (PORT d[10] (2692:2692:2692) (2630:2630:2630))
        (PORT d[11] (1827:1827:1827) (1834:1834:1834))
        (PORT d[12] (2690:2690:2690) (2660:2660:2660))
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (PORT ena (2163:2163:2163) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (PORT d[0] (2163:2163:2163) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1731:1731:1731))
        (PORT clk (2188:2188:2188) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2169:2169:2169))
        (PORT d[1] (1728:1728:1728) (1704:1704:1704))
        (PORT d[2] (1555:1555:1555) (1581:1581:1581))
        (PORT d[3] (2933:2933:2933) (2943:2943:2943))
        (PORT d[4] (3525:3525:3525) (3401:3401:3401))
        (PORT d[5] (3167:3167:3167) (2941:2941:2941))
        (PORT d[6] (3051:3051:3051) (2983:2983:2983))
        (PORT d[7] (2647:2647:2647) (2474:2474:2474))
        (PORT d[8] (2091:2091:2091) (2054:2054:2054))
        (PORT d[9] (1960:1960:1960) (1895:1895:1895))
        (PORT d[10] (2041:2041:2041) (1994:1994:1994))
        (PORT d[11] (2403:2403:2403) (2391:2391:2391))
        (PORT d[12] (2365:2365:2365) (2345:2345:2345))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (1899:1899:1899))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2219:2219:2219))
        (PORT d[0] (2549:2549:2549) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2146:2146:2146))
        (PORT d[1] (1730:1730:1730) (1704:1704:1704))
        (PORT d[2] (1605:1605:1605) (1627:1627:1627))
        (PORT d[3] (2935:2935:2935) (2943:2943:2943))
        (PORT d[4] (3552:3552:3552) (3425:3425:3425))
        (PORT d[5] (3169:3169:3169) (2941:2941:2941))
        (PORT d[6] (3053:3053:3053) (2983:2983:2983))
        (PORT d[7] (2649:2649:2649) (2474:2474:2474))
        (PORT d[8] (2093:2093:2093) (2054:2054:2054))
        (PORT d[9] (1962:1962:1962) (1895:1895:1895))
        (PORT d[10] (2043:2043:2043) (1994:1994:1994))
        (PORT d[11] (2405:2405:2405) (2391:2391:2391))
        (PORT d[12] (2367:2367:2367) (2345:2345:2345))
        (PORT clk (2146:2146:2146) (2138:2138:2138))
        (PORT ena (2651:2651:2651) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2138:2138:2138))
        (PORT d[0] (2651:2651:2651) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3207:3207:3207) (3111:3111:3111))
        (PORT datab (3665:3665:3665) (3642:3642:3642))
        (PORT datac (1614:1614:1614) (1558:1558:1558))
        (PORT datad (1387:1387:1387) (1341:1341:1341))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1716:1716:1716))
        (PORT clk (2221:2221:2221) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2471:2471:2471))
        (PORT d[1] (1756:1756:1756) (1732:1732:1732))
        (PORT d[2] (1919:1919:1919) (1934:1934:1934))
        (PORT d[3] (2962:2962:2962) (2972:2972:2972))
        (PORT d[4] (2397:2397:2397) (2236:2236:2236))
        (PORT d[5] (3490:3490:3490) (3251:3251:3251))
        (PORT d[6] (2737:2737:2737) (2571:2571:2571))
        (PORT d[7] (2911:2911:2911) (2719:2719:2719))
        (PORT d[8] (1734:1734:1734) (1705:1705:1705))
        (PORT d[9] (2119:2119:2119) (2120:2120:2120))
        (PORT d[10] (2062:2062:2062) (2033:2033:2033))
        (PORT d[11] (2422:2422:2422) (2405:2405:2405))
        (PORT d[12] (2678:2678:2678) (2641:2641:2641))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1886:1886:1886))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2252:2252:2252))
        (PORT d[0] (2530:2530:2530) (2440:2440:2440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2472:2472:2472))
        (PORT d[1] (1785:1785:1785) (1755:1755:1755))
        (PORT d[2] (1944:1944:1944) (1975:1975:1975))
        (PORT d[3] (2964:2964:2964) (2972:2972:2972))
        (PORT d[4] (2427:2427:2427) (2269:2269:2269))
        (PORT d[5] (3492:3492:3492) (3251:3251:3251))
        (PORT d[6] (2739:2739:2739) (2571:2571:2571))
        (PORT d[7] (2913:2913:2913) (2719:2719:2719))
        (PORT d[8] (1736:1736:1736) (1705:1705:1705))
        (PORT d[9] (2121:2121:2121) (2120:2120:2120))
        (PORT d[10] (2064:2064:2064) (2033:2033:2033))
        (PORT d[11] (2424:2424:2424) (2405:2405:2405))
        (PORT d[12] (2680:2680:2680) (2641:2641:2641))
        (PORT clk (2179:2179:2179) (2171:2171:2171))
        (PORT ena (2291:2291:2291) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2171:2171:2171))
        (PORT d[0] (2291:2291:2291) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1807:1807:1807))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2129:2129:2129))
        (PORT d[1] (1983:1983:1983) (1960:1960:1960))
        (PORT d[2] (2153:2153:2153) (2158:2158:2158))
        (PORT d[3] (2559:2559:2559) (2433:2433:2433))
        (PORT d[4] (2223:2223:2223) (2104:2104:2104))
        (PORT d[5] (2480:2480:2480) (2340:2340:2340))
        (PORT d[6] (2343:2343:2343) (2241:2241:2241))
        (PORT d[7] (1903:1903:1903) (1827:1827:1827))
        (PORT d[8] (2066:2066:2066) (2052:2052:2052))
        (PORT d[9] (1890:1890:1890) (1800:1800:1800))
        (PORT d[10] (2111:2111:2111) (2051:2051:2051))
        (PORT d[11] (2020:2020:2020) (1978:1978:1978))
        (PORT d[12] (2092:2092:2092) (2039:2039:2039))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (1863:1863:1863))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (2512:2512:2512) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2128:2128:2128))
        (PORT d[1] (1985:1985:1985) (1960:1960:1960))
        (PORT d[2] (2102:2102:2102) (2111:2111:2111))
        (PORT d[3] (2561:2561:2561) (2433:2433:2433))
        (PORT d[4] (2225:2225:2225) (2104:2104:2104))
        (PORT d[5] (2482:2482:2482) (2340:2340:2340))
        (PORT d[6] (2345:2345:2345) (2241:2241:2241))
        (PORT d[7] (1905:1905:1905) (1827:1827:1827))
        (PORT d[8] (2068:2068:2068) (2052:2052:2052))
        (PORT d[9] (1892:1892:1892) (1800:1800:1800))
        (PORT d[10] (2113:2113:2113) (2051:2051:2051))
        (PORT d[11] (2022:2022:2022) (1978:1978:1978))
        (PORT d[12] (2094:2094:2094) (2039:2039:2039))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (PORT ena (3058:3058:3058) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (PORT d[0] (3058:3058:3058) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3205:3205:3205) (3109:3109:3109))
        (PORT datab (3664:3664:3664) (3641:3641:3641))
        (PORT datac (1814:1814:1814) (1731:1731:1731))
        (PORT datad (1498:1498:1498) (1417:1417:1417))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3735:3735:3735) (3585:3585:3585))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (1984:1984:1984))
        (PORT clk (2180:2180:2180) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2142:2142:2142))
        (PORT d[1] (1767:1767:1767) (1737:1737:1737))
        (PORT d[2] (1595:1595:1595) (1621:1621:1621))
        (PORT d[3] (2885:2885:2885) (2876:2876:2876))
        (PORT d[4] (2919:2919:2919) (2834:2834:2834))
        (PORT d[5] (2804:2804:2804) (2574:2574:2574))
        (PORT d[6] (2993:2993:2993) (2928:2928:2928))
        (PORT d[7] (2654:2654:2654) (2482:2482:2482))
        (PORT d[8] (2092:2092:2092) (2055:2055:2055))
        (PORT d[9] (1946:1946:1946) (1877:1877:1877))
        (PORT d[10] (1825:1825:1825) (1836:1836:1836))
        (PORT d[11] (2391:2391:2391) (2379:2379:2379))
        (PORT d[12] (2371:2371:2371) (2352:2352:2352))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (1947:1947:1947))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2210:2210:2210))
        (PORT d[0] (2576:2576:2576) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2402:2402:2402))
        (PORT d[1] (1797:1797:1797) (1760:1760:1760))
        (PORT d[2] (1572:1572:1572) (1594:1594:1594))
        (PORT d[3] (2887:2887:2887) (2876:2876:2876))
        (PORT d[4] (3520:3520:3520) (3393:3393:3393))
        (PORT d[5] (2806:2806:2806) (2574:2574:2574))
        (PORT d[6] (2995:2995:2995) (2928:2928:2928))
        (PORT d[7] (2656:2656:2656) (2482:2482:2482))
        (PORT d[8] (2094:2094:2094) (2055:2055:2055))
        (PORT d[9] (1948:1948:1948) (1877:1877:1877))
        (PORT d[10] (1827:1827:1827) (1836:1836:1836))
        (PORT d[11] (2393:2393:2393) (2379:2379:2379))
        (PORT d[12] (2373:2373:2373) (2352:2352:2352))
        (PORT clk (2138:2138:2138) (2129:2129:2129))
        (PORT ena (2657:2657:2657) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2129:2129:2129))
        (PORT d[0] (2657:2657:2657) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1817:1817:1817))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2444:2444:2444))
        (PORT d[1] (1708:1708:1708) (1685:1685:1685))
        (PORT d[2] (1587:1587:1587) (1617:1617:1617))
        (PORT d[3] (2955:2955:2955) (2965:2965:2965))
        (PORT d[4] (2969:2969:2969) (2886:2886:2886))
        (PORT d[5] (3096:3096:3096) (2867:2867:2867))
        (PORT d[6] (3059:3059:3059) (2992:2992:2992))
        (PORT d[7] (2326:2326:2326) (2161:2161:2161))
        (PORT d[8] (2070:2070:2070) (2030:2030:2030))
        (PORT d[9] (1931:1931:1931) (1866:1866:1866))
        (PORT d[10] (2147:2147:2147) (2144:2144:2144))
        (PORT d[11] (2410:2410:2410) (2398:2398:2398))
        (PORT d[12] (2347:2347:2347) (2317:2317:2317))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (1875:1875:1875))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (2512:2512:2512) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2469:2469:2469))
        (PORT d[1] (1761:1761:1761) (1728:1728:1728))
        (PORT d[2] (1564:1564:1564) (1591:1591:1591))
        (PORT d[3] (2957:2957:2957) (2965:2965:2965))
        (PORT d[4] (2983:2983:2983) (2882:2882:2882))
        (PORT d[5] (3098:3098:3098) (2867:2867:2867))
        (PORT d[6] (3061:3061:3061) (2992:2992:2992))
        (PORT d[7] (2328:2328:2328) (2161:2161:2161))
        (PORT d[8] (2072:2072:2072) (2030:2030:2030))
        (PORT d[9] (1933:1933:1933) (1866:1866:1866))
        (PORT d[10] (2149:2149:2149) (2144:2144:2144))
        (PORT d[11] (2412:2412:2412) (2398:2398:2398))
        (PORT d[12] (2349:2349:2349) (2317:2317:2317))
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT ena (2325:2325:2325) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT d[0] (2325:2325:2325) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3884:3884:3884) (3712:3712:3712))
        (PORT datab (3665:3665:3665) (3643:3643:3643))
        (PORT datac (1896:1896:1896) (1814:1814:1814))
        (PORT datad (1776:1776:1776) (1737:1737:1737))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4282:4282:4282) (4199:4199:4199))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|data\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1222:1222:1222))
        (PORT datac (3074:3074:3074) (2947:2947:2947))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1758:1758:1758) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2321:2321:2321) (2123:2123:2123))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (500:500:500))
        (PORT datab (682:682:682) (662:662:662))
        (PORT datad (1167:1167:1167) (1086:1086:1086))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (758:758:758))
        (PORT datab (493:493:493) (506:506:506))
        (PORT datad (664:664:664) (670:670:670))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1881:1881:1881))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1643:1643:1643) (1706:1706:1706))
        (PORT ena (1546:1546:1546) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2321:2321:2321) (2123:2123:2123))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (499:499:499))
        (PORT datac (634:634:634) (637:637:637))
        (PORT datad (1179:1179:1179) (1109:1109:1109))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (673:673:673))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (639:639:639) (634:634:634))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|dataBit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (557:557:557))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (1228:1228:1228) (1189:1189:1189))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|dataBit\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|dataBit\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
)
