/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Mar 11 11:27:46 2016
 *                 Full Compile MD5 Checksum  bd2422d99eb64ca1a813d44f334c2142
 *                     (minus title and desc)
 *                 MD5 Checksum               4b0080d75b229c7646e83938b11f658f
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     880
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_RF4CE_CPU_CTRL_UB_H__
#define BCHP_RF4CE_CPU_CTRL_UB_H__

/***************************************************************************
 *RF4CE_CPU_CTRL_UB - Control registers
 ***************************************************************************/
#define BCHP_RF4CE_CPU_CTRL_UB_REVID             0x03980000 /* [RO] RF4CE CPU Revision ID */
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL              0x03980004 /* [RW] Main Control Register */
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK       0x03980008 /* [RW] Access Lock Register */
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE0         0x03980010 /* [RW] Software Spare Register 0 */
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE1         0x03980014 /* [RW] Software Spare Register 1 */
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE2         0x03980018 /* [RW] Software Spare Register 2 */
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE3         0x0398001c /* [RW] Software Spare Register 3 */
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_ADDR     0x03980020 /* [RW] RBUS Error Address */
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_DATA     0x03980024 /* [RW] RBUS Error Write Data */
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_XAC      0x03980028 /* [RW] RBUS Error Transaction */
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_CTRL     0x0398002c /* [RW] RBUS Error Control */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0            0x03980030 /* [RW] Timer0 Control Register */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_COUNT      0x03980034 /* [RO] Timer0 Current Count */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1            0x03980038 /* [RW] Timer1 Control Register */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_COUNT      0x0398003c /* [RO] Timer1 Current Count */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2            0x03980040 /* [RW] Timer2 Control Register */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_COUNT      0x03980044 /* [RO] Timer2 Current Count */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3            0x03980048 /* [RW] Timer3 Control Register */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_COUNT      0x0398004c /* [RO] Timer3 Current Count */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4            0x03980050 /* [RW] Timer4 Control Register */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_COUNT      0x03980054 /* [RO] Timer4 Current Count */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5            0x03980058 /* [RW] Timer5 Control Register */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_COUNT      0x0398005c /* [RO] Timer5 Current Count */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6            0x03980060 /* [RW] Timer6 Control Register */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_COUNT      0x03980064 /* [RO] Timer6 Current Count */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7            0x03980068 /* [RW] Timer7 Control Register */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_COUNT      0x0398006c /* [RO] Timer7 Current Count */
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_DATA 0x03980070 /* [RW] Mailbox FIFO Write/Read Data */
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_DEPTH 0x03980074 /* [RO] Mailbox FIFO Current Depth */
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_RST_PTRS 0x03980078 /* [RW] Mailbox FIFO Reset Pointers */
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_DATA 0x0398007c /* [RW] Mailbox FIFO Write/Read Data */
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_DEPTH 0x03980080 /* [RO] Mailbox FIFO Current Depth */
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_RST_PTRS 0x03980084 /* [RW] Mailbox FIFO Reset Pointers */
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM          0x03980088 /* [RW] HOST2ZIGBEE Mailbox Semaphore */
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_TIMER    0x0398008c /* [RW] Mailbox Semaphore Timer Control Register */

/***************************************************************************
 *REVID - RF4CE CPU Revision ID
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: REVID :: reserved0 [31:16] */
#define BCHP_RF4CE_CPU_CTRL_UB_REVID_reserved0_MASK                0xffff0000
#define BCHP_RF4CE_CPU_CTRL_UB_REVID_reserved0_SHIFT               16

/* RF4CE_CPU_CTRL_UB :: REVID :: MAJOR [15:08] */
#define BCHP_RF4CE_CPU_CTRL_UB_REVID_MAJOR_MASK                    0x0000ff00
#define BCHP_RF4CE_CPU_CTRL_UB_REVID_MAJOR_SHIFT                   8

/* RF4CE_CPU_CTRL_UB :: REVID :: MINOR [07:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_REVID_MINOR_MASK                    0x000000ff
#define BCHP_RF4CE_CPU_CTRL_UB_REVID_MINOR_SHIFT                   0

/***************************************************************************
 *CTRL - Main Control Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: CTRL :: reserved0 [31:16] */
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_reserved0_MASK                 0xffff0000
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_reserved0_SHIFT                16

/* RF4CE_CPU_CTRL_UB :: CTRL :: RBUS_TIMEOUT_SEL [15:12] */
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_RBUS_TIMEOUT_SEL_MASK          0x0000f000
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_RBUS_TIMEOUT_SEL_SHIFT         12
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_RBUS_TIMEOUT_SEL_DEFAULT       0x0000000a

/* RF4CE_CPU_CTRL_UB :: CTRL :: WDOG_EN [11:11] */
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_WDOG_EN_MASK                   0x00000800
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_WDOG_EN_SHIFT                  11
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_WDOG_EN_DEFAULT                0x00000000

/* RF4CE_CPU_CTRL_UB :: CTRL :: reserved1 [10:06] */
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_reserved1_MASK                 0x000007c0
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_reserved1_SHIFT                6

/* RF4CE_CPU_CTRL_UB :: CTRL :: HOSTIF_SEL [05:05] */
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_HOSTIF_SEL_MASK                0x00000020
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_HOSTIF_SEL_SHIFT               5
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_HOSTIF_SEL_DEFAULT             0x00000000

/* RF4CE_CPU_CTRL_UB :: CTRL :: START_ARC [04:04] */
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_START_ARC_MASK                 0x00000010
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_START_ARC_SHIFT                4
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_START_ARC_DEFAULT              0x00000000

/* RF4CE_CPU_CTRL_UB :: CTRL :: UART_RST [03:03] */
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_UART_RST_MASK                  0x00000008
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_UART_RST_SHIFT                 3
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_UART_RST_DEFAULT               0x00000000

/* RF4CE_CPU_CTRL_UB :: CTRL :: reserved2 [02:01] */
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_reserved2_MASK                 0x00000006
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_reserved2_SHIFT                1

/* RF4CE_CPU_CTRL_UB :: CTRL :: CPU_RST [00:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_CPU_RST_MASK                   0x00000001
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_CPU_RST_SHIFT                  0
#define BCHP_RF4CE_CPU_CTRL_UB_CTRL_CPU_RST_DEFAULT                0x00000000

/***************************************************************************
 *ACCESS_LOCK - Access Lock Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: ACCESS_LOCK :: reserved0 [31:03] */
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_reserved0_MASK          0xfffffff8
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_reserved0_SHIFT         3

/* RF4CE_CPU_CTRL_UB :: ACCESS_LOCK :: ICM_LOCK [02:02] */
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_ICM_LOCK_MASK           0x00000004
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_ICM_LOCK_SHIFT          2
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_ICM_LOCK_DEFAULT        0x00000000

/* RF4CE_CPU_CTRL_UB :: ACCESS_LOCK :: DCM_LOCK [01:01] */
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_DCM_LOCK_MASK           0x00000002
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_DCM_LOCK_SHIFT          1
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_DCM_LOCK_DEFAULT        0x00000000

/* RF4CE_CPU_CTRL_UB :: ACCESS_LOCK :: HOSTIF_LOCK [00:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_HOSTIF_LOCK_MASK        0x00000001
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_HOSTIF_LOCK_SHIFT       0
#define BCHP_RF4CE_CPU_CTRL_UB_ACCESS_LOCK_HOSTIF_LOCK_DEFAULT     0x00000000

/***************************************************************************
 *SW_SPARE0 - Software Spare Register 0
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: SW_SPARE0 :: SPARE [31:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE0_SPARE_MASK                0xffffffff
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE0_SPARE_SHIFT               0
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE0_SPARE_DEFAULT             0x00000000

/***************************************************************************
 *SW_SPARE1 - Software Spare Register 1
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE1_SPARE_MASK                0xffffffff
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE1_SPARE_SHIFT               0
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE1_SPARE_DEFAULT             0x00000000

/***************************************************************************
 *SW_SPARE2 - Software Spare Register 2
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE2_SPARE_MASK                0xffffffff
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE2_SPARE_SHIFT               0
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE2_SPARE_DEFAULT             0x00000000

/***************************************************************************
 *SW_SPARE3 - Software Spare Register 3
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: SW_SPARE3 :: SPARE [31:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE3_SPARE_MASK                0xffffffff
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE3_SPARE_SHIFT               0
#define BCHP_RF4CE_CPU_CTRL_UB_SW_SPARE3_SPARE_DEFAULT             0x00000000

/***************************************************************************
 *RBUS_ERR_ADDR - RBUS Error Address
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: RBUS_ERR_ADDR :: ADDR [31:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_ADDR_ADDR_MASK             0xffffffff
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_ADDR_ADDR_SHIFT            0

/***************************************************************************
 *RBUS_ERR_DATA - RBUS Error Write Data
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: RBUS_ERR_DATA :: DATA [31:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_DATA_DATA_MASK             0xffffffff
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_DATA_DATA_SHIFT            0

/***************************************************************************
 *RBUS_ERR_XAC - RBUS Error Transaction
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: RBUS_ERR_XAC :: reserved0 [31:01] */
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_XAC_reserved0_MASK         0xfffffffe
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_XAC_reserved0_SHIFT        1

/* RF4CE_CPU_CTRL_UB :: RBUS_ERR_XAC :: XAC [00:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_XAC_XAC_MASK               0x00000001
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_XAC_XAC_SHIFT              0

/***************************************************************************
 *RBUS_ERR_CTRL - RBUS Error Control
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: RBUS_ERR_CTRL :: reserved0 [31:01] */
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_CTRL_reserved0_MASK        0xfffffffe
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_CTRL_reserved0_SHIFT       1

/* RF4CE_CPU_CTRL_UB :: RBUS_ERR_CTRL :: CLR [00:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_CTRL_CLR_MASK              0x00000001
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_CTRL_CLR_SHIFT             0
#define BCHP_RF4CE_CPU_CTRL_UB_RBUS_ERR_CTRL_CLR_DEFAULT           0x00000000

/***************************************************************************
 *TIMER0 - Timer0 Control Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER0 :: ENABLE [31:31] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_ENABLE_MASK                  0x80000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_ENABLE_SHIFT                 31
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_ENABLE_DEFAULT               0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER0 :: PERIODIC [30:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_PERIODIC_MASK                0x40000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_PERIODIC_SHIFT               30
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_PERIODIC_DEFAULT             0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER0 :: COMPARE [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_COMPARE_MASK                 0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_COMPARE_SHIFT                0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_COMPARE_DEFAULT              0x00000000

/***************************************************************************
 *TIMER0_COUNT - Timer0 Current Count
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER0_COUNT :: reserved0 [31:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_COUNT_reserved0_MASK         0xc0000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_COUNT_reserved0_SHIFT        30

/* RF4CE_CPU_CTRL_UB :: TIMER0_COUNT :: COUNT [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_COUNT_COUNT_MASK             0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_COUNT_COUNT_SHIFT            0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER0_COUNT_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *TIMER1 - Timer1 Control Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER1 :: ENABLE [31:31] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_ENABLE_MASK                  0x80000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_ENABLE_SHIFT                 31
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_ENABLE_DEFAULT               0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER1 :: PERIODIC [30:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_PERIODIC_MASK                0x40000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_PERIODIC_SHIFT               30
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_PERIODIC_DEFAULT             0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER1 :: COMPARE [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_COMPARE_MASK                 0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_COMPARE_SHIFT                0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_COMPARE_DEFAULT              0x00000000

/***************************************************************************
 *TIMER1_COUNT - Timer1 Current Count
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER1_COUNT :: reserved0 [31:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_COUNT_reserved0_MASK         0xc0000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_COUNT_reserved0_SHIFT        30

/* RF4CE_CPU_CTRL_UB :: TIMER1_COUNT :: COUNT [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_COUNT_COUNT_MASK             0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_COUNT_COUNT_SHIFT            0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER1_COUNT_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *TIMER2 - Timer2 Control Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER2 :: ENABLE [31:31] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_ENABLE_MASK                  0x80000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_ENABLE_SHIFT                 31
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_ENABLE_DEFAULT               0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER2 :: PERIODIC [30:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_PERIODIC_MASK                0x40000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_PERIODIC_SHIFT               30
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_PERIODIC_DEFAULT             0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER2 :: COMPARE [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_COMPARE_MASK                 0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_COMPARE_SHIFT                0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_COMPARE_DEFAULT              0x00000000

/***************************************************************************
 *TIMER2_COUNT - Timer2 Current Count
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER2_COUNT :: reserved0 [31:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_COUNT_reserved0_MASK         0xc0000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_COUNT_reserved0_SHIFT        30

/* RF4CE_CPU_CTRL_UB :: TIMER2_COUNT :: COUNT [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_COUNT_COUNT_MASK             0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_COUNT_COUNT_SHIFT            0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER2_COUNT_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *TIMER3 - Timer3 Control Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER3 :: ENABLE [31:31] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_ENABLE_MASK                  0x80000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_ENABLE_SHIFT                 31
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_ENABLE_DEFAULT               0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER3 :: PERIODIC [30:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_PERIODIC_MASK                0x40000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_PERIODIC_SHIFT               30
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_PERIODIC_DEFAULT             0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER3 :: COMPARE [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_COMPARE_MASK                 0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_COMPARE_SHIFT                0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_COMPARE_DEFAULT              0x00000000

/***************************************************************************
 *TIMER3_COUNT - Timer3 Current Count
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER3_COUNT :: reserved0 [31:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_COUNT_reserved0_MASK         0xc0000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_COUNT_reserved0_SHIFT        30

/* RF4CE_CPU_CTRL_UB :: TIMER3_COUNT :: COUNT [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_COUNT_COUNT_MASK             0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_COUNT_COUNT_SHIFT            0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER3_COUNT_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *TIMER4 - Timer4 Control Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER4 :: ENABLE [31:31] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_ENABLE_MASK                  0x80000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_ENABLE_SHIFT                 31
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_ENABLE_DEFAULT               0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER4 :: PERIODIC [30:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_PERIODIC_MASK                0x40000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_PERIODIC_SHIFT               30
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_PERIODIC_DEFAULT             0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER4 :: COMPARE [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_COMPARE_MASK                 0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_COMPARE_SHIFT                0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_COMPARE_DEFAULT              0x00000000

/***************************************************************************
 *TIMER4_COUNT - Timer4 Current Count
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER4_COUNT :: reserved0 [31:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_COUNT_reserved0_MASK         0xc0000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_COUNT_reserved0_SHIFT        30

/* RF4CE_CPU_CTRL_UB :: TIMER4_COUNT :: COUNT [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_COUNT_COUNT_MASK             0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_COUNT_COUNT_SHIFT            0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER4_COUNT_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *TIMER5 - Timer5 Control Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER5 :: ENABLE [31:31] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_ENABLE_MASK                  0x80000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_ENABLE_SHIFT                 31
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_ENABLE_DEFAULT               0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER5 :: PERIODIC [30:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_PERIODIC_MASK                0x40000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_PERIODIC_SHIFT               30
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_PERIODIC_DEFAULT             0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER5 :: COMPARE [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_COMPARE_MASK                 0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_COMPARE_SHIFT                0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_COMPARE_DEFAULT              0x00000000

/***************************************************************************
 *TIMER5_COUNT - Timer5 Current Count
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER5_COUNT :: reserved0 [31:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_COUNT_reserved0_MASK         0xc0000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_COUNT_reserved0_SHIFT        30

/* RF4CE_CPU_CTRL_UB :: TIMER5_COUNT :: COUNT [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_COUNT_COUNT_MASK             0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_COUNT_COUNT_SHIFT            0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER5_COUNT_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *TIMER6 - Timer6 Control Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER6 :: ENABLE [31:31] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_ENABLE_MASK                  0x80000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_ENABLE_SHIFT                 31
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_ENABLE_DEFAULT               0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER6 :: PERIODIC [30:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_PERIODIC_MASK                0x40000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_PERIODIC_SHIFT               30
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_PERIODIC_DEFAULT             0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER6 :: COMPARE [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_COMPARE_MASK                 0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_COMPARE_SHIFT                0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_COMPARE_DEFAULT              0x00000000

/***************************************************************************
 *TIMER6_COUNT - Timer6 Current Count
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER6_COUNT :: reserved0 [31:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_COUNT_reserved0_MASK         0xc0000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_COUNT_reserved0_SHIFT        30

/* RF4CE_CPU_CTRL_UB :: TIMER6_COUNT :: COUNT [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_COUNT_COUNT_MASK             0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_COUNT_COUNT_SHIFT            0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER6_COUNT_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *TIMER7 - Timer7 Control Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER7 :: ENABLE [31:31] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_ENABLE_MASK                  0x80000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_ENABLE_SHIFT                 31
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_ENABLE_DEFAULT               0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER7 :: PERIODIC [30:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_PERIODIC_MASK                0x40000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_PERIODIC_SHIFT               30
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_PERIODIC_DEFAULT             0x00000000

/* RF4CE_CPU_CTRL_UB :: TIMER7 :: COMPARE [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_COMPARE_MASK                 0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_COMPARE_SHIFT                0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_COMPARE_DEFAULT              0x00000000

/***************************************************************************
 *TIMER7_COUNT - Timer7 Current Count
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: TIMER7_COUNT :: reserved0 [31:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_COUNT_reserved0_MASK         0xc0000000
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_COUNT_reserved0_SHIFT        30

/* RF4CE_CPU_CTRL_UB :: TIMER7_COUNT :: COUNT [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_COUNT_COUNT_MASK             0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_COUNT_COUNT_SHIFT            0
#define BCHP_RF4CE_CPU_CTRL_UB_TIMER7_COUNT_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *H2Z_MBOX_FIFO_DATA - Mailbox FIFO Write/Read Data
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: H2Z_MBOX_FIFO_DATA :: DATA [31:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_DATA_DATA_MASK        0xffffffff
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_DATA_DATA_SHIFT       0
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_DATA_DATA_DEFAULT     0x00000000

/***************************************************************************
 *H2Z_MBOX_FIFO_DEPTH - Mailbox FIFO Current Depth
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: H2Z_MBOX_FIFO_DEPTH :: reserved0 [31:06] */
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_DEPTH_reserved0_MASK  0xffffffc0
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_DEPTH_reserved0_SHIFT 6

/* RF4CE_CPU_CTRL_UB :: H2Z_MBOX_FIFO_DEPTH :: DEPTH [05:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_DEPTH_DEPTH_MASK      0x0000003f
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_DEPTH_DEPTH_SHIFT     0

/***************************************************************************
 *H2Z_MBOX_FIFO_RST_PTRS - Mailbox FIFO Reset Pointers
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: H2Z_MBOX_FIFO_RST_PTRS :: reserved0 [31:01] */
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_RST_PTRS_reserved0_MASK 0xfffffffe
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_RST_PTRS_reserved0_SHIFT 1

/* RF4CE_CPU_CTRL_UB :: H2Z_MBOX_FIFO_RST_PTRS :: RST_PTR [00:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_RST_PTRS_RST_PTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_RST_PTRS_RST_PTR_SHIFT 0
#define BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_RST_PTRS_RST_PTR_DEFAULT 0x00000000

/***************************************************************************
 *Z2H_MBOX_FIFO_DATA - Mailbox FIFO Write/Read Data
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: Z2H_MBOX_FIFO_DATA :: DATA [31:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_DATA_DATA_MASK        0xffffffff
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_DATA_DATA_SHIFT       0
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_DATA_DATA_DEFAULT     0x00000000

/***************************************************************************
 *Z2H_MBOX_FIFO_DEPTH - Mailbox FIFO Current Depth
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: Z2H_MBOX_FIFO_DEPTH :: reserved0 [31:06] */
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_DEPTH_reserved0_MASK  0xffffffc0
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_DEPTH_reserved0_SHIFT 6

/* RF4CE_CPU_CTRL_UB :: Z2H_MBOX_FIFO_DEPTH :: DEPTH [05:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_DEPTH_DEPTH_MASK      0x0000003f
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_DEPTH_DEPTH_SHIFT     0

/***************************************************************************
 *Z2H_MBOX_FIFO_RST_PTRS - Mailbox FIFO Reset Pointers
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: Z2H_MBOX_FIFO_RST_PTRS :: reserved0 [31:01] */
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_RST_PTRS_reserved0_MASK 0xfffffffe
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_RST_PTRS_reserved0_SHIFT 1

/* RF4CE_CPU_CTRL_UB :: Z2H_MBOX_FIFO_RST_PTRS :: RST_PTR [00:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_RST_PTRS_RST_PTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_RST_PTRS_RST_PTR_SHIFT 0
#define BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_RST_PTRS_RST_PTR_DEFAULT 0x00000000

/***************************************************************************
 *MBOX_SEM - HOST2ZIGBEE Mailbox Semaphore
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: MBOX_SEM :: reserved0 [31:01] */
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_reserved0_MASK             0xfffffffe
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_reserved0_SHIFT            1

/* RF4CE_CPU_CTRL_UB :: MBOX_SEM :: MBOX_SEM [00:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_MBOX_SEM_MASK              0x00000001
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_MBOX_SEM_SHIFT             0
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_MBOX_SEM_DEFAULT           0x00000000

/***************************************************************************
 *MBOX_SEM_TIMER - Mailbox Semaphore Timer Control Register
 ***************************************************************************/
/* RF4CE_CPU_CTRL_UB :: MBOX_SEM_TIMER :: ENABLE [31:31] */
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_TIMER_ENABLE_MASK          0x80000000
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_TIMER_ENABLE_SHIFT         31
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_TIMER_ENABLE_DEFAULT       0x00000000

/* RF4CE_CPU_CTRL_UB :: MBOX_SEM_TIMER :: reserved0 [30:30] */
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_TIMER_reserved0_MASK       0x40000000
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_TIMER_reserved0_SHIFT      30

/* RF4CE_CPU_CTRL_UB :: MBOX_SEM_TIMER :: COMPARE [29:00] */
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_TIMER_COMPARE_MASK         0x3fffffff
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_TIMER_COMPARE_SHIFT        0
#define BCHP_RF4CE_CPU_CTRL_UB_MBOX_SEM_TIMER_COMPARE_DEFAULT      0x00000000

#endif /* #ifndef BCHP_RF4CE_CPU_CTRL_UB_H__ */

/* End of File */
