#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Nov 04 19:20:14 2017
# Process ID: 7692
# Current directory: C:/EmbeddedSoftware/Beamforming/BeamForming
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5040 C:\EmbeddedSoftware\Beamforming\BeamForming\BeamForming.xpr
# Log file: C:/EmbeddedSoftware/Beamforming/BeamForming/vivado.log
# Journal file: C:/EmbeddedSoftware/Beamforming/BeamForming\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 742.910 ; gain = 121.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'beamforming_control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav'
"xvhdl -m64 --relax -prj beamforming_control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.srcs/sources_1/new/beamforming_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity beamforming_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.srcs/sim_1/new/beamforming_control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity beamforming_control_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b1315fd5c2664e3c9e741bd1bea90ed1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot beamforming_control_tb_behav xil_defaultlib.beamforming_control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 24 elements ; expected 25 [C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.srcs/sources_1/new/beamforming_control.vhd:90]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit beamforming_control_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 757.348 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'beamforming_control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav'
"xvhdl -m64 --relax -prj beamforming_control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.srcs/sources_1/new/beamforming_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity beamforming_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.srcs/sim_1/new/beamforming_control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity beamforming_control_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b1315fd5c2664e3c9e741bd1bea90ed1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot beamforming_control_tb_behav xil_defaultlib.beamforming_control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.beamforming_control [beamforming_control_default]
Compiling architecture bench of entity xil_defaultlib.beamforming_control_tb
Built simulation snapshot beamforming_control_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav/xsim.dir/beamforming_control_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav/xsim.dir/beamforming_control_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 04 19:38:30 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 04 19:38:30 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 768.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "beamforming_control_tb_behav -key {Behavioral:sim_1:Functional:beamforming_control_tb} -tclbatch {beamforming_control_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source beamforming_control_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'beamforming_control_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 768.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 774.801 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'beamforming_control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav'
"xvhdl -m64 --relax -prj beamforming_control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.srcs/sources_1/new/beamforming_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity beamforming_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.srcs/sim_1/new/beamforming_control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity beamforming_control_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b1315fd5c2664e3c9e741bd1bea90ed1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot beamforming_control_tb_behav xil_defaultlib.beamforming_control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.beamforming_control [beamforming_control_default]
Compiling architecture bench of entity xil_defaultlib.beamforming_control_tb
Built simulation snapshot beamforming_control_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav/xsim.dir/beamforming_control_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav/xsim.dir/beamforming_control_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 04 19:40:37 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 04 19:40:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/EmbeddedSoftware/Beamforming/BeamForming/BeamForming.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "beamforming_control_tb_behav -key {Behavioral:sim_1:Functional:beamforming_control_tb} -tclbatch {beamforming_control_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source beamforming_control_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'beamforming_control_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 774.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 774.801 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 04 22:00:41 2017...
