Classic Timing Analyzer report for top_de2
Thu Dec 12 14:08:53 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. Clock Hold: 'clock_50mhz'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack                                    ; Required Time ; Actual Time                      ; From                                       ; To                                    ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A                                      ; None          ; 3.520 ns                         ; rst                                        ; controller:inst14|cur_future_piece[1] ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A                                      ; None          ; 12.616 ns                        ; vga:inst3|vga_read:read_and_output|red_out ; vga_r[0]                              ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A                                      ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                   ; altera_reserved_tdo                   ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A                                      ; None          ; 5.056 ns                         ; dbg_inputs[5]                              ; debounce:inst19|output[5]             ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A                                      ; None          ; 124.89 MHz ( period = 8.007 ns ) ; piece_lut:inst7|cur_mask[1]                ; sr_if:inst2|do1                       ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A                                      ; None          ; 134.08 MHz ( period = 7.458 ns ) ; sld_hub:auto_hub|irf_reg[1][5]             ; sld_hub:auto_hub|tdo                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Hold: 'clock_50mhz'                   ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; gen6mhz:inst1|count[1]                     ; gen6mhz:inst1|count[2]                ; clock_50mhz                  ; clock_50mhz                  ; 1            ;
; Total number of failed paths                ;                                          ;               ;                                  ;                                            ;                                       ;                              ;                              ; 1            ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                      ; To                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 124.89 MHz ( period = 8.007 ns )                    ; piece_lut:inst7|cur_mask[1]                                                               ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.811 ns                ;
; N/A                                     ; 126.74 MHz ( period = 7.890 ns )                    ; controller:inst14|cur_state.move_5                                                        ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 126.82 MHz ( period = 7.885 ns )                    ; controller:inst14|cur_state.move_5                                                        ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.663 ns                ;
; N/A                                     ; 127.31 MHz ( period = 7.855 ns )                    ; de_piece:inst6|state.reset                                                                ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.655 ns                ;
; N/A                                     ; 127.58 MHz ( period = 7.838 ns )                    ; controller:inst14|cur_state.move_4                                                        ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.616 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1] ; sr_if:inst2|do2               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.622 ns                ;
; N/A                                     ; 127.67 MHz ( period = 7.833 ns )                    ; controller:inst14|cur_state.move_4                                                        ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.611 ns                ;
; N/A                                     ; 128.45 MHz ( period = 7.785 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                      ; sr_if:inst2|do2               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.571 ns                ;
; N/A                                     ; 129.02 MHz ( period = 7.751 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.529 ns                ;
; N/A                                     ; 129.10 MHz ( period = 7.746 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.524 ns                ;
; N/A                                     ; 129.12 MHz ( period = 7.745 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                               ; sr_if:inst2|do2               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.531 ns                ;
; N/A                                     ; 129.67 MHz ( period = 7.712 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.484 ns                ;
; N/A                                     ; 129.75 MHz ( period = 7.707 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.479 ns                ;
; N/A                                     ; 129.79 MHz ( period = 7.705 ns )                    ; controller:inst14|cur_state.move_2                                                        ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.481 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; controller:inst14|cur_state.move_2                                                        ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.476 ns                ;
; N/A                                     ; 130.86 MHz ( period = 7.642 ns )                    ; controller:inst14|cur_state.do_move_4                                                     ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.421 ns                ;
; N/A                                     ; 130.94 MHz ( period = 7.637 ns )                    ; controller:inst14|cur_state.do_move_4                                                     ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.416 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.408 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; controller:inst14|cur_state.space_1                                                       ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.398 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 131.25 MHz ( period = 7.619 ns )                    ; controller:inst14|cur_state.space_1                                                       ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 131.25 MHz ( period = 7.619 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.397 ns                ;
; N/A                                     ; 131.30 MHz ( period = 7.616 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.394 ns                ;
; N/A                                     ; 131.39 MHz ( period = 7.611 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 131.70 MHz ( period = 7.593 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.369 ns                ;
; N/A                                     ; 131.79 MHz ( period = 7.588 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.364 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; controller:inst14|cur_state.do_move_1                                                     ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 132.01 MHz ( period = 7.575 ns )                    ; controller:inst14|cur_state.do_move_1                                                     ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.354 ns                ;
; N/A                                     ; 132.12 MHz ( period = 7.569 ns )                    ; controller:inst14|cur_state.clear_shift_2                                                 ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.358 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; controller:inst14|cur_state.draw                                                          ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 132.21 MHz ( period = 7.564 ns )                    ; controller:inst14|cur_state.clear_shift_2                                                 ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.353 ns                ;
; N/A                                     ; 132.24 MHz ( period = 7.562 ns )                    ; controller:inst14|cur_state.draw                                                          ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.340 ns                ;
; N/A                                     ; 132.24 MHz ( period = 7.562 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0] ; sr_if:inst2|do2               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.348 ns                ;
; N/A                                     ; 132.33 MHz ( period = 7.557 ns )                    ; cs_compare:inst11|state[1]                                                                ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.331 ns                ;
; N/A                                     ; 132.66 MHz ( period = 7.538 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 132.66 MHz ( period = 7.538 ns )                    ; piece_lut:inst7|cur_mask[0]                                                               ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.342 ns                ;
; N/A                                     ; 132.93 MHz ( period = 7.523 ns )                    ; controller:inst14|cur_state.first_draw_4                                                  ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 133.01 MHz ( period = 7.518 ns )                    ; controller:inst14|cur_state.first_draw_4                                                  ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.297 ns                ;
; N/A                                     ; 133.26 MHz ( period = 7.504 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]    ; sr_if:inst2|do2               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.290 ns                ;
; N/A                                     ; 133.51 MHz ( period = 7.490 ns )                    ; controller:inst14|cur_state.move_5                                                        ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.259 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; controller:inst14|cur_state.draw_next_piece_5                                             ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; controller:inst14|cur_state.hard_drop_1                                                   ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 133.78 MHz ( period = 7.475 ns )                    ; controller:inst14|cur_state.draw_next_piece_5                                             ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.253 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; controller:inst14|cur_state.hard_drop_1                                                   ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.253 ns                ;
; N/A                                     ; 133.96 MHz ( period = 7.465 ns )                    ; piece_lut:inst7|cur_rom_addr[0]                                                           ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.251 ns                ;
; N/A                                     ; 134.05 MHz ( period = 7.460 ns )                    ; piece_lut:inst7|cur_rom_addr[0]                                                           ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.246 ns                ;
; N/A                                     ; 134.16 MHz ( period = 7.454 ns )                    ; draw_score:inst13|state.writing                                                           ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.252 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; controller:inst14|cur_state.do_move_2                                                     ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.247 ns                ;
; N/A                                     ; 134.26 MHz ( period = 7.448 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 134.32 MHz ( period = 7.445 ns )                    ; controller:inst14|cur_state.do_move_2                                                     ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.242 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; controller:inst14|cur_state.clear_shift_3                                                 ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.229 ns                ;
; N/A                                     ; 134.44 MHz ( period = 7.438 ns )                    ; controller:inst14|cur_state.move_4                                                        ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.207 ns                ;
; N/A                                     ; 134.46 MHz ( period = 7.437 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]    ; sr_if:inst2|do2               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.223 ns                ;
; N/A                                     ; 134.50 MHz ( period = 7.435 ns )                    ; controller:inst14|cur_state.clear_shift_3                                                 ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.224 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]       ; sr_if:inst2|do2               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 135.50 MHz ( period = 7.380 ns )                    ; controller:inst14|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 135.59 MHz ( period = 7.375 ns )                    ; controller:inst14|cur_state.draw_next_piece_2                                             ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.149 ns                ;
; N/A                                     ; 135.69 MHz ( period = 7.370 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                 ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.151 ns                ;
; N/A                                     ; 136.04 MHz ( period = 7.351 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|cur_count[2]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|cur_count[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|cur_count[3]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|cur_count[0]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|cur_count[1]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|cur_count[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|cur_count[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|cur_count[7]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 136.11 MHz ( period = 7.347 ns )                    ; draw_score:inst13|i[1]                                                                    ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.128 ns                ;
; N/A                                     ; 136.18 MHz ( period = 7.343 ns )                    ; check_mask:inst5|state.wait_for_ram                                                       ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 136.28 MHz ( period = 7.338 ns )                    ; controller:inst14|cur_state.space_6                                                       ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.135 ns                ;
; N/A                                     ; 136.37 MHz ( period = 7.333 ns )                    ; controller:inst14|cur_state.space_6                                                       ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; piece_lut:inst7|cur_rom_addr[2]                                                           ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.116 ns                ;
; N/A                                     ; 136.52 MHz ( period = 7.325 ns )                    ; piece_lut:inst7|cur_rom_addr[2]                                                           ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.111 ns                ;
; N/A                                     ; 136.54 MHz ( period = 7.324 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]       ; sr_if:inst2|do2               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 136.74 MHz ( period = 7.313 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.087 ns                ;
; N/A                                     ; 136.76 MHz ( period = 7.312 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.075 ns                ;
; N/A                                     ; 136.78 MHz ( period = 7.311 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|cur_ready         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.087 ns                ;
; N/A                                     ; 136.78 MHz ( period = 7.311 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|state.reset       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.087 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|state.done        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.89 MHz ( period = 7.305 ns )                    ; controller:inst14|cur_state.move_2                                                        ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 136.89 MHz ( period = 7.305 ns )                    ; controller:inst14|cur_state.move_5                                                        ; timer:inst4|state.vga_low     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.081 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|cur_count[2]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|cur_count[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|cur_count[3]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|cur_count[0]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|cur_count[1]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|cur_count[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|cur_count[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|cur_count[7]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; cs_compare:inst11|cs_7bc:counter_7_bit|state[1]                                           ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.064 ns                ;
; N/A                                     ; 137.72 MHz ( period = 7.261 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                 ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.042 ns                ;
; N/A                                     ; 137.76 MHz ( period = 7.259 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|cur_ready         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.035 ns                ;
; N/A                                     ; 137.76 MHz ( period = 7.259 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|state.reset       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.035 ns                ;
; N/A                                     ; 137.85 MHz ( period = 7.254 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|state.done        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 137.87 MHz ( period = 7.253 ns )                    ; controller:inst14|cur_state.move_4                                                        ; timer:inst4|state.vga_low     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.029 ns                ;
; N/A                                     ; 138.01 MHz ( period = 7.246 ns )                    ; controller:inst14|cur_state.do_move_3                                                     ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.043 ns                ;
; N/A                                     ; 138.10 MHz ( period = 7.241 ns )                    ; controller:inst14|cur_state.do_move_3                                                     ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.038 ns                ;
; N/A                                     ; 138.12 MHz ( period = 7.240 ns )                    ; draw_score:inst13|i[0]                                                                    ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; piece_lut:inst7|cur_rom_addr[1]                                                           ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.032 ns                ;
; N/A                                     ; 138.27 MHz ( period = 7.232 ns )                    ; piece_lut:inst7|cur_rom_addr[1]                                                           ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.027 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; controller:inst14|cur_state.space_1                                                       ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.989 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.993 ns                ;
; N/A                                     ; 138.52 MHz ( period = 7.219 ns )                    ; cs_compare:inst11|cs_7bc:counter_7_bit|state[0]                                           ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.001 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.985 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|cur_count[2]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|cur_count[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|cur_count[3]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|cur_count[0]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|cur_count[1]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|cur_count[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|cur_count[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|cur_count[7]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.99 MHz ( period = 7.195 ns )                    ; de_piece:inst6|cur_addr[1]                                                                ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 139.02 MHz ( period = 7.193 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 139.37 MHz ( period = 7.175 ns )                    ; controller:inst14|cur_state.do_move_4                                                     ; piece_lut:inst7|cur_mask[6]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.945 ns                ;
; N/A                                     ; 139.41 MHz ( period = 7.173 ns )                    ; piece_lut:inst7|cur_rom_addr[4]                                                           ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.959 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|cur_ready         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|state.reset       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|cur_count[2]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|cur_count[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|cur_count[3]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|cur_count[0]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|cur_count[1]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|cur_count[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|cur_count[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|cur_count[7]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 139.49 MHz ( period = 7.169 ns )                    ; controller:inst14|cur_state.clear_shift_2                                                 ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; piece_lut:inst7|cur_rom_addr[4]                                                           ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; 139.53 MHz ( period = 7.167 ns )                    ; controller:inst14|cur_state.draw                                                          ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.936 ns                ;
; N/A                                     ; 139.53 MHz ( period = 7.167 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|state.done        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.943 ns                ;
; N/A                                     ; 139.55 MHz ( period = 7.166 ns )                    ; controller:inst14|cur_state.put_back_4                                                    ; timer:inst4|state.vga_low     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|cur_count[2]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|cur_count[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|cur_count[3]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|cur_count[0]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|cur_count[1]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|cur_count[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|cur_count[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|cur_count[7]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 140.08 MHz ( period = 7.139 ns )                    ; controller:inst14|cur_state.space_5                                                       ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.936 ns                ;
; N/A                                     ; 140.17 MHz ( period = 7.134 ns )                    ; controller:inst14|cur_state.space_5                                                       ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|cur_ready         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.903 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|state.reset       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.903 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|state.done        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.898 ns                ;
; N/A                                     ; 140.31 MHz ( period = 7.127 ns )                    ; controller:inst14|cur_state.reset_timers_b_2                                              ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.906 ns                ;
; N/A                                     ; 140.31 MHz ( period = 7.127 ns )                    ; controller:inst14|cur_state.first_draw_2                                                  ; timer:inst4|state.vga_low     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 140.33 MHz ( period = 7.126 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|cur_ready         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 140.33 MHz ( period = 7.126 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|state.reset       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 140.39 MHz ( period = 7.123 ns )                    ; controller:inst14|cur_state.first_draw_4                                                  ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.893 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; controller:inst14|cur_state.reset_timers_b_2                                              ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.901 ns                ;
; N/A                                     ; 140.43 MHz ( period = 7.121 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|state.done        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.895 ns                ;
; N/A                                     ; 140.45 MHz ( period = 7.120 ns )                    ; controller:inst14|cur_state.move_2                                                        ; timer:inst4|state.vga_low     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.894 ns                ;
; N/A                                     ; 140.55 MHz ( period = 7.115 ns )                    ; controller:inst14|cur_state.drop_overflow                                                 ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.896 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; piece_lut:inst7|cur_mask[3]                                                               ; sr_if:inst2|do1               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.918 ns                ;
; N/A                                     ; 140.59 MHz ( period = 7.113 ns )                    ; controller:inst14|cur_state.do_move_1                                                     ; piece_lut:inst7|cur_mask[6]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.883 ns                ;
; N/A                                     ; 140.61 MHz ( period = 7.112 ns )                    ; controller:inst14|cur_state.move_5                                                        ; controller:inst14|cur_x[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.891 ns                ;
; N/A                                     ; 140.61 MHz ( period = 7.112 ns )                    ; controller:inst14|cur_state.move_5                                                        ; controller:inst14|cur_x[0]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.891 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; controller:inst14|cur_state.drop_overflow                                                 ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.891 ns                ;
; N/A                                     ; 140.86 MHz ( period = 7.099 ns )                    ; controller:inst14|cur_state.do_move_4                                                     ; piece_lut:inst7|cur_mask[5]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.space_1                                                       ; timer:inst4|cur_count[2]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.856 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; timer:inst4|cur_count[2]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.space_1                                                       ; timer:inst4|cur_count[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.856 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; timer:inst4|cur_count[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.space_1                                                       ; timer:inst4|cur_count[3]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.856 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; timer:inst4|cur_count[3]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.space_1                                                       ; timer:inst4|cur_count[0]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.856 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; timer:inst4|cur_count[0]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.space_1                                                       ; timer:inst4|cur_count[1]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.856 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; timer:inst4|cur_count[1]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.space_1                                                       ; timer:inst4|cur_count[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.856 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; timer:inst4|cur_count[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.space_1                                                       ; timer:inst4|cur_count[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.856 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; timer:inst4|cur_count[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.space_1                                                       ; timer:inst4|cur_count[7]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.856 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; controller:inst14|cur_state.draw_next_piece_4                                             ; timer:inst4|cur_count[7]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 141.18 MHz ( period = 7.083 ns )                    ; controller:inst14|cur_state.move_5                                                        ; controller:inst14|cur_x[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.871 ns                ;
; N/A                                     ; 141.24 MHz ( period = 7.080 ns )                    ; controller:inst14|cur_state.draw_next_piece_5                                             ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.26 MHz ( period = 7.079 ns )                    ; controller:inst14|cur_state.soft_drop_1                                                   ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 141.26 MHz ( period = 7.079 ns )                    ; controller:inst14|cur_state.hard_drop_1                                                   ; piece_lut:inst7|cur_mask[2]   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; timer:inst4|cur_count[2]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; timer:inst4|cur_count[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; timer:inst4|cur_count[3]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; timer:inst4|cur_count[0]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; timer:inst4|cur_count[1]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; timer:inst4|cur_count[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; timer:inst4|cur_count[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; controller:inst14|cur_state.move_down_4                                                   ; timer:inst4|cur_count[7]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 141.36 MHz ( period = 7.074 ns )                    ; controller:inst14|cur_state.soft_drop_1                                                   ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.855 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; controller:inst14|cur_state.move_3                                                        ; piece_lut:inst7|state.output2 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.850 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; controller:inst14|cur_state.move_3                                                        ; piece_lut:inst7|state.output1 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 141.64 MHz ( period = 7.060 ns )                    ; controller:inst14|cur_state.move_4                                                        ; controller:inst14|cur_x[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 141.64 MHz ( period = 7.060 ns )                    ; controller:inst14|cur_state.move_4                                                        ; controller:inst14|cur_x[0]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; timer:inst4|cur_count[2]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; timer:inst4|cur_count[4]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; timer:inst4|cur_count[3]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; timer:inst4|cur_count[0]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; timer:inst4|cur_count[1]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; timer:inst4|cur_count[6]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; timer:inst4|cur_count[5]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; controller:inst14|cur_state.clear_shift_1                                                 ; timer:inst4|cur_count[7]      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                           ;                               ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                              ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 134.08 MHz ( period = 7.458 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 139.31 MHz ( period = 7.178 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 143.02 MHz ( period = 6.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 146.28 MHz ( period = 6.836 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 146.80 MHz ( period = 6.812 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.185 ns                ;
; N/A                                     ; 148.32 MHz ( period = 6.742 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 148.54 MHz ( period = 6.732 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 152.63 MHz ( period = 6.552 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.036 ns                ;
; N/A                                     ; 160.31 MHz ( period = 6.238 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 161.60 MHz ( period = 6.188 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.876 ns                ;
; N/A                                     ; 163.72 MHz ( period = 6.108 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.844 ns                ;
; N/A                                     ; 166.33 MHz ( period = 6.012 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 171.29 MHz ( period = 5.838 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 181.29 MHz ( period = 5.516 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.543 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg9          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg9          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 200.80 MHz ( period = 4.980 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg9          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 203.58 MHz ( period = 4.912 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.237 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 207.38 MHz ( period = 4.822 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg9          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg0                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg9                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a20~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.426 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a4~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.314 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.230 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg9                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.223 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.216 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a8~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.199 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.195 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a8~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a12~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.175 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a4~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.163 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a12~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a28~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a28~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a28~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a28~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a28~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a28~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a28~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a28~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a28~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a28~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.129 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a16~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.116 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a24~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.021 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.988 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.984 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a40~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.966 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a52~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a36~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a0~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.925 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.918 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a32~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.909 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a48~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l604:auto_generated|altsyncram_rhq1:altsyncram1|ram_block2a44~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.904 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                 ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock_50mhz'                                                                                                                                                                                   ;
+------------------------------------------+------------------------+------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                   ; To                     ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------+------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; gen6mhz:inst1|count[1] ; gen6mhz:inst1|count[2] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.532 ns                 ;
+------------------------------------------+------------------------+------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                  ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 3.520 ns   ; rst                          ; controller:inst14|cur_future_piece[2]                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.520 ns   ; rst                          ; controller:inst14|cur_future_piece[0]                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.520 ns   ; rst                          ; controller:inst14|cur_future_piece[1]                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.510 ns   ; rst                          ; controller:inst14|cur_piece[2]                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.510 ns   ; rst                          ; controller:inst14|cur_piece[0]                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.510 ns   ; rst                          ; controller:inst14|cur_piece[1]                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.112 ns   ; rst                          ; controller:inst14|cur_state.init                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.579 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.342 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.342 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.342 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.342 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.224 ns   ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.048 ns   ; rst                          ; controller:inst14|cur_x[1]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.048 ns   ; rst                          ; controller:inst14|cur_x[0]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.983 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.810 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.810 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.810 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.810 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.810 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.810 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.810 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.810 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.787 ns   ; rst                          ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.786 ns   ; rst                          ; npg:inst10|npg_ff:L1|q                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.687 ns   ; rst                          ; controller:inst14|inv_inputs[4]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.680 ns   ; rst                          ; controller:inst14|inv_inputs[0]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.680 ns   ; rst                          ; controller:inst14|inv_inputs[5]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.680 ns   ; rst                          ; controller:inst14|inv_inputs[1]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.680 ns   ; rst                          ; controller:inst14|inv_inputs[2]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.680 ns   ; rst                          ; controller:inst14|inv_inputs[3]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.680 ns   ; rst                          ; controller:inst14|cur_x[2]                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.680 ns   ; rst                          ; controller:inst14|cur_rot[0]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.680 ns   ; rst                          ; controller:inst14|cur_rot[1]                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.674 ns   ; dbg_inputs[3]                ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.618 ns   ; rst                          ; timer:inst4|cur_count[2]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.618 ns   ; rst                          ; timer:inst4|cur_count[4]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.618 ns   ; rst                          ; timer:inst4|cur_count[3]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.618 ns   ; rst                          ; timer:inst4|cur_count[0]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.618 ns   ; rst                          ; timer:inst4|cur_count[1]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.618 ns   ; rst                          ; timer:inst4|cur_count[6]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.618 ns   ; rst                          ; timer:inst4|cur_count[5]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.618 ns   ; rst                          ; timer:inst4|cur_count[7]                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.579 ns   ; rst                          ; timer:inst4|cur_ready                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.579 ns   ; rst                          ; timer:inst4|state.reset                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.574 ns   ; rst                          ; timer:inst4|state.done                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.573 ns   ; rst                          ; timer:inst4|state.vga_low                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.547 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.547 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.547 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[2]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.547 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.547 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.547 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.544 ns   ; rst                          ; controller:inst14|cur_state.soft_drop_2                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.540 ns   ; rst                          ; controller:inst14|cur_state.move_2                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.525 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.525 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.525 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.525 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.525 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.525 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.525 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.525 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.477 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.477 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.477 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.477 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.477 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.465 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.465 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.465 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.465 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.465 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.465 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.465 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.465 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.416 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.406 ns   ; rst                          ; controller:inst14|cur_state.clear_shift_1                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.355 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.355 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.355 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.355 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.355 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.355 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.355 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.355 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.298 ns   ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.297 ns   ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.297 ns   ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.297 ns   ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.297 ns   ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.289 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.279 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.279 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.279 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.279 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.279 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.279 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.279 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.279 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.269 ns   ; rst                          ; timer:inst4|state.vga_high                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.268 ns   ; rst                          ; debounce:inst19|state.finish_count                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.245 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.245 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.245 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.245 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.245 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.245 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.245 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.245 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.245 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.245 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.237 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.237 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.237 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.237 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.237 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.208 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.181 ns   ; rst                          ; debounce:inst19|output[5]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.174 ns   ; rst                          ; debounce:inst19|output[4]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.170 ns   ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[7]           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.158 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.158 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.158 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.158 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.158 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.158 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.158 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.158 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.154 ns   ; rst                          ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.146 ns   ; rst                          ; timer:inst4|state.check                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.145 ns   ; dbg_inputs[2]                ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.100 ns   ; rst                          ; npg:inst10|npg_ff:L3|q                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.100 ns   ; rst                          ; npg:inst10|npg_ff:L2|q                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.094 ns   ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.094 ns   ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.094 ns   ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.093 ns   ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.092 ns   ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.092 ns   ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.054 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.054 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.054 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.054 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.047 ns   ; rst                          ; debounce:inst19|output[3]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.046 ns   ; rst                          ; debounce:inst19|output[2]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.045 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.017 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.017 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.017 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.017 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.013 ns   ; rst                          ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.013 ns   ; rst                          ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.989 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.989 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                     ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                        ;
+-------+--------------+------------+-----------------------------------------------+--------------------------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To                       ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+--------------------------+-------------+
; N/A   ; None         ; 12.616 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]                 ; clock_50mhz ;
; N/A   ; None         ; 12.596 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]                 ; clock_50mhz ;
; N/A   ; None         ; 12.596 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]                 ; clock_50mhz ;
; N/A   ; None         ; 12.558 ns  ; de_piece:inst6|cur_addr[0]                    ; pre_syn.bp.inst6_addr_0_ ; clock_50mhz ;
; N/A   ; None         ; 12.346 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]                 ; clock_50mhz ;
; N/A   ; None         ; 12.337 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]                 ; clock_50mhz ;
; N/A   ; None         ; 12.337 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]                 ; clock_50mhz ;
; N/A   ; None         ; 12.333 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]                 ; clock_50mhz ;
; N/A   ; None         ; 12.323 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]                 ; clock_50mhz ;
; N/A   ; None         ; 12.315 ns  ; de_piece:inst6|cur_addr[2]                    ; pre_syn.bp.inst6_addr_2_ ; clock_50mhz ;
; N/A   ; None         ; 12.223 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync                ; clock_50mhz ;
; N/A   ; None         ; 12.100 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]                 ; clock_50mhz ;
; N/A   ; None         ; 12.100 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]                 ; clock_50mhz ;
; N/A   ; None         ; 12.100 ns  ; de_piece:inst6|state.reset                    ; pre_syn.bp.inst6_addr_7_ ; clock_50mhz ;
; N/A   ; None         ; 12.095 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]                 ; clock_50mhz ;
; N/A   ; None         ; 12.095 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]                 ; clock_50mhz ;
; N/A   ; None         ; 12.089 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]                 ; clock_50mhz ;
; N/A   ; None         ; 12.089 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]                 ; clock_50mhz ;
; N/A   ; None         ; 12.044 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]                 ; clock_50mhz ;
; N/A   ; None         ; 12.044 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]                 ; clock_50mhz ;
; N/A   ; None         ; 11.995 ns  ; de_piece:inst6|cur_addr[7]                    ; pre_syn.bp.inst6_addr_7_ ; clock_50mhz ;
; N/A   ; None         ; 11.994 ns  ; de_piece:inst6|cur_addr[1]                    ; pre_syn.bp.inst6_addr_1_ ; clock_50mhz ;
; N/A   ; None         ; 11.908 ns  ; de_piece:inst6|state.reset                    ; pre_syn.bp.inst6_addr_4_ ; clock_50mhz ;
; N/A   ; None         ; 11.888 ns  ; de_piece:inst6|state.reset                    ; pre_syn.bp.inst6_addr_1_ ; clock_50mhz ;
; N/A   ; None         ; 11.867 ns  ; de_piece:inst6|state.reset                    ; pre_syn.bp.inst6_addr_6_ ; clock_50mhz ;
; N/A   ; None         ; 11.867 ns  ; de_piece:inst6|state.reset                    ; pre_syn.bp.inst6_addr_5_ ; clock_50mhz ;
; N/A   ; None         ; 11.850 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]                 ; clock_50mhz ;
; N/A   ; None         ; 11.850 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]                 ; clock_50mhz ;
; N/A   ; None         ; 11.840 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]                 ; clock_50mhz ;
; N/A   ; None         ; 11.830 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]                 ; clock_50mhz ;
; N/A   ; None         ; 11.830 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]                 ; clock_50mhz ;
; N/A   ; None         ; 11.820 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]                 ; clock_50mhz ;
; N/A   ; None         ; 11.784 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]                 ; clock_50mhz ;
; N/A   ; None         ; 11.774 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]                 ; clock_50mhz ;
; N/A   ; None         ; 11.707 ns  ; de_piece:inst6|state.reset                    ; pre_syn.bp.inst6_addr_3_ ; clock_50mhz ;
; N/A   ; None         ; 11.707 ns  ; de_piece:inst6|state.reset                    ; pre_syn.bp.inst6_addr_2_ ; clock_50mhz ;
; N/A   ; None         ; 11.697 ns  ; de_piece:inst6|state.reset                    ; pre_syn.bp.inst6_addr_0_ ; clock_50mhz ;
; N/A   ; None         ; 11.643 ns  ; de_piece:inst6|cur_addr[4]                    ; pre_syn.bp.inst6_addr_4_ ; clock_50mhz ;
; N/A   ; None         ; 11.627 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]                 ; clock_50mhz ;
; N/A   ; None         ; 11.625 ns  ; de_piece:inst6|cur_addr[6]                    ; pre_syn.bp.inst6_addr_6_ ; clock_50mhz ;
; N/A   ; None         ; 11.617 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]                 ; clock_50mhz ;
; N/A   ; None         ; 11.603 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]                 ; clock_50mhz ;
; N/A   ; None         ; 11.603 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]                 ; clock_50mhz ;
; N/A   ; None         ; 11.593 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]                 ; clock_50mhz ;
; N/A   ; None         ; 11.593 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]                 ; clock_50mhz ;
; N/A   ; None         ; 11.479 ns  ; de_piece:inst6|cur_addr[3]                    ; pre_syn.bp.inst6_addr_3_ ; clock_50mhz ;
; N/A   ; None         ; 11.398 ns  ; de_piece:inst6|cur_addr[5]                    ; pre_syn.bp.inst6_addr_5_ ; clock_50mhz ;
; N/A   ; None         ; 10.126 ns  ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync                ; clock_50mhz ;
; N/A   ; None         ; 9.051 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk                 ; clock_50mhz ;
; N/A   ; None         ; 8.163 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk                  ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+--------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 5.056 ns  ; dbg_inputs[5]                ; debounce:inst19|output[5]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.007 ns  ; dbg_inputs[4]                ; debounce:inst19|output[4]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.789 ns  ; dbg_inputs[5]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.784 ns  ; dbg_inputs[5]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.511 ns  ; dbg_inputs[5]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.497 ns  ; dbg_inputs[4]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.492 ns  ; dbg_inputs[4]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.219 ns  ; dbg_inputs[4]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.713 ns  ; dbg_inputs[5]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.421 ns  ; dbg_inputs[4]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.944 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.735 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.732 ns  ; dbg_inputs[1]                ; debounce:inst19|output[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.637 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.495 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.462 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.428 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.423 ns  ; dbg_inputs[2]                ; debounce:inst19|output[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.415 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.375 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.375 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.373 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.370 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.369 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.282 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.248 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.248 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.248 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.248 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.196 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.195 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.058 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.037 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.037 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.034 ns  ; dbg_inputs[1]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.029 ns  ; dbg_inputs[1]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.023 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.021 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.910 ns  ; dbg_inputs[3]                ; debounce:inst19|output[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.870 ns  ; dbg_inputs[0]                ; debounce:inst19|output[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.820 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.817 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.815 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.814 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.756 ns  ; dbg_inputs[1]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.483 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.456 ns  ; dbg_inputs[0]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.451 ns  ; dbg_inputs[0]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.287 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.178 ns  ; dbg_inputs[0]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.161 ns  ; dbg_inputs[2]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.156 ns  ; dbg_inputs[2]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.074 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.074 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.042 ns ; dbg_inputs[1]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.093 ns ; rst                          ; npg:inst10|npg_ff:L3|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.095 ns ; rst                          ; npg:inst10|npg_ff:L2|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.117 ns ; dbg_inputs[2]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.144 ns ; rst                          ; controller:inst14|cur_state.soft_drop_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.146 ns ; rst                          ; controller:inst14|cur_state.reset_timers_a_1                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.151 ns ; rst                          ; controller:inst14|cur_state.collision_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; cs_compare:inst11|row_full                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; controller:inst14|cur_state.space_1                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; controller:inst14|cur_state.draw_next_piece_2                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; log_score:inst12|score:L1|score[2]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; log_score:inst12|score:L1|score[6]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; log_score:inst12|score:L1|score[7]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; log_score:inst12|score:L1|score[1]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; log_score:inst12|score:L1|score[0]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; log_score:inst12|score:L1|score[5]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; log_score:inst12|score:L1|score[4]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.161 ns ; rst                          ; log_score:inst12|score:L1|score[3]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.188 ns ; rst                          ; piece_lut:inst7|state.cord_calc                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.189 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.195 ns ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.226 ns ; rst                          ; controller:inst14|cur_state.draw_next_piece_4                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.256 ns ; rst                          ; controller:inst14|cur_state.put_back_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.256 ns ; rst                          ; controller:inst14|cur_state.space_2                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.256 ns ; rst                          ; controller:inst14|cur_state.move_3                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.256 ns ; rst                          ; controller:inst14|cur_state.move_5                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.256 ns ; rst                          ; controller:inst14|cur_state.move_4                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.256 ns ; rst                          ; controller:inst14|cur_state.move_down_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.256 ns ; rst                          ; controller:inst14|cur_state.draw_next_piece_5                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.256 ns ; rst                          ; controller:inst14|cur_state.draw                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.265 ns ; rst                          ; draw_score:inst13|i[1]                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.266 ns ; rst                          ; draw_score:inst13|i[0]                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.267 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.267 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.267 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.267 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.267 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.267 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.267 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.267 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.268 ns ; rst                          ; draw_score:inst13|state.reset                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; controller:inst14|cur_state.clear_shift_2                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; controller:inst14|cur_state.reset_timers_a_2                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; draw_score:inst13|state.writing                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; controller:inst14|cur_state.clear_shift_3                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; controller:inst14|cur_state.gen_piece_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.274 ns ; rst                          ; draw_score:inst13|state.done                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.279 ns ; rst                          ; controller:inst14|cur_state.reset                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.290 ns ; rst                          ; controller:inst14|cur_state.drop_overflow                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.292 ns ; rst                          ; check_mask:inst5|state.check                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.292 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.292 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.292 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.292 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.299 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.299 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.299 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.299 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.299 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.299 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.316 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.319 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[2]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.319 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.319 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.319 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.319 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.319 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[3]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.327 ns ; rst                          ; check_mask:inst5|state.rust                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.337 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|state[1]                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.337 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.337 ns ; rst                          ; controller:inst14|cur_state.draw_next_piece_3                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.351 ns ; rst                          ; controller:inst14|cur_state.space_5                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.351 ns ; rst                          ; controller:inst14|cur_state.collision_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.351 ns ; rst                          ; controller:inst14|cur_state.do_move_2                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.357 ns ; rst                          ; controller:inst14|cur_state.do_move_3                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.358 ns ; rst                          ; controller:inst14|cur_state.space_4                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.359 ns ; rst                          ; controller:inst14|cur_state.space_6                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.363 ns ; rst                          ; controller:inst14|cur_state.collision_5                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.368 ns ; dbg_inputs[3]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.373 ns ; dbg_inputs[3]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.396 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[6]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.397 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.398 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.399 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[7]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.427 ns ; rst                          ; controller:inst14|cur_timer_1_reset                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.429 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.432 ns ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.459 ns ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.459 ns ; rst                          ; controller:inst14|cur_state.game_over                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.459 ns ; rst                          ; npg:inst10|npg_ff:L1|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.469 ns ; rst                          ; check_mask:inst5|pixel[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.469 ns ; rst                          ; check_mask:inst5|pixel[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.491 ns ; rst                          ; draw_score:inst13|i[2]                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.491 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.491 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.491 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.505 ns ; rst                          ; controller:inst14|cur_state.drop_timer_reset                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.514 ns ; rst                          ; controller:inst14|cur_state.key                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|state[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|state[3]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|state[2]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|state[1]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[0]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[2]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[1]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[5]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[6]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[3]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[4]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[2]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.519 ns ; rst                          ; controller:inst14|cur_state.soft_drop_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.527 ns ; rst                          ; controller:inst14|cur_state.first_draw_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.531 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.531 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.531 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.531 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.531 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.531 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.531 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.531 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.544 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.544 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.544 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.544 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.544 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.552 ns ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.558 ns ; rst                          ; piece_lut:inst7|cur_mask[7]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.558 ns ; rst                          ; piece_lut:inst7|state.reset                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.558 ns ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.558 ns ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.558 ns ; rst                          ; piece_lut:inst7|cur_mask[3]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.558 ns ; rst                          ; piece_lut:inst7|cur_mask[4]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.558 ns ; rst                          ; piece_lut:inst7|cur_mask[1]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.558 ns ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.558 ns ; rst                          ; piece_lut:inst7|cur_mask[0]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.558 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.559 ns ; rst                          ; controller:inst14|cur_state.reset_timers_b_2                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.560 ns ; rst                          ; controller:inst14|cur_state.first_draw_1                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.560 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.560 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.560 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 12 14:08:52 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "vga:inst3|vga_read:read_and_output|h_sync_out" as buffer
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 124.89 MHz between source register "piece_lut:inst7|cur_mask[1]" and destination register "sr_if:inst2|do1" (period= 8.007 ns)
    Info: + Longest register to register delay is 7.811 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y27_N3; Fanout = 3; REG Node = 'piece_lut:inst7|cur_mask[1]'
        Info: 2: + IC(0.720 ns) + CELL(0.419 ns) = 1.139 ns; Loc. = LCCOMB_X37_Y27_N14; Fanout = 1; COMB Node = 'addr1~2'
        Info: 3: + IC(0.966 ns) + CELL(0.242 ns) = 2.347 ns; Loc. = LCCOMB_X38_Y30_N16; Fanout = 120; COMB Node = 'addr1~5'
        Info: 4: + IC(0.812 ns) + CELL(0.242 ns) = 3.401 ns; Loc. = LCCOMB_X37_Y29_N18; Fanout = 9; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12|Y~0'
        Info: 5: + IC(0.774 ns) + CELL(0.150 ns) = 4.325 ns; Loc. = LCCOMB_X37_Y31_N20; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y'
        Info: 6: + IC(0.257 ns) + CELL(0.275 ns) = 4.857 ns; Loc. = LCCOMB_X37_Y31_N12; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|do1~0'
        Info: 7: + IC(0.733 ns) + CELL(0.150 ns) = 5.740 ns; Loc. = LCCOMB_X36_Y29_N4; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|do1~1'
        Info: 8: + IC(0.253 ns) + CELL(0.271 ns) = 6.264 ns; Loc. = LCCOMB_X36_Y29_N20; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|do1~4'
        Info: 9: + IC(0.257 ns) + CELL(0.275 ns) = 6.796 ns; Loc. = LCCOMB_X36_Y29_N14; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~3'
        Info: 10: + IC(0.251 ns) + CELL(0.275 ns) = 7.322 ns; Loc. = LCCOMB_X36_Y29_N0; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~4'
        Info: 11: + IC(0.255 ns) + CELL(0.150 ns) = 7.727 ns; Loc. = LCCOMB_X36_Y29_N8; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~5'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 7.811 ns; Loc. = LCFF_X36_Y29_N9; Fanout = 7; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 2.533 ns ( 32.43 % )
        Info: Total interconnect delay = 5.278 ns ( 67.57 % )
    Info: - Smallest clock skew is 0.018 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 7.393 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.923 ns) + CELL(0.787 ns) = 3.709 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(2.160 ns) + CELL(0.000 ns) = 5.869 ns; Loc. = CLKCTRL_G10; Fanout = 1258; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.987 ns) + CELL(0.537 ns) = 7.393 ns; Loc. = LCFF_X36_Y29_N9; Fanout = 7; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 31.42 % )
            Info: Total interconnect delay = 5.070 ns ( 68.58 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 7.375 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.923 ns) + CELL(0.787 ns) = 3.709 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(2.160 ns) + CELL(0.000 ns) = 5.869 ns; Loc. = CLKCTRL_G10; Fanout = 1258; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.969 ns) + CELL(0.537 ns) = 7.375 ns; Loc. = LCFF_X36_Y27_N3; Fanout = 3; REG Node = 'piece_lut:inst7|cur_mask[1]'
            Info: Total cell delay = 2.323 ns ( 31.50 % )
            Info: Total interconnect delay = 5.052 ns ( 68.50 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 134.08 MHz between source register "sld_hub:auto_hub|irf_reg[1][5]" and destination register "sld_hub:auto_hub|tdo" (period= 7.458 ns)
    Info: + Longest register to register delay is 3.510 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y20_N3; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
        Info: 2: + IC(0.520 ns) + CELL(0.437 ns) = 0.957 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(0.720 ns) + CELL(0.150 ns) = 1.827 ns; Loc. = LCCOMB_X28_Y22_N14; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 2.501 ns; Loc. = LCCOMB_X28_Y22_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 3.031 ns; Loc. = LCCOMB_X28_Y22_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 3.426 ns; Loc. = LCCOMB_X28_Y22_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.510 ns; Loc. = LCFF_X28_Y22_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.516 ns ( 43.19 % )
        Info: Total interconnect delay = 1.994 ns ( 56.81 % )
    Info: - Smallest clock skew is -0.005 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.449 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 570; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 4.449 ns; Loc. = LCFF_X28_Y22_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.07 % )
            Info: Total interconnect delay = 3.912 ns ( 87.93 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.454 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 570; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 4.454 ns; Loc. = LCFF_X28_Y20_N3; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
            Info: Total cell delay = 0.537 ns ( 12.06 % )
            Info: Total interconnect delay = 3.917 ns ( 87.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clock_50mhz" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "gen6mhz:inst1|count[1]" and destination pin or register "gen6mhz:inst1|count[2]" for clock "clock_50mhz" (Hold time is 245 ps)
    Info: + Largest clock skew is 0.761 ns
        Info: + Longest clock path from clock "clock_50mhz" to destination register is 3.459 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.923 ns) + CELL(0.537 ns) = 3.459 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: Total cell delay = 1.536 ns ( 44.41 % )
            Info: Total interconnect delay = 1.923 ns ( 55.59 % )
        Info: - Shortest clock path from clock "clock_50mhz" to source register is 2.698 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clock_50mhz~clkctrl'
            Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X30_Y34_N1; Fanout = 2; REG Node = 'gen6mhz:inst1|count[1]'
            Info: Total cell delay = 1.536 ns ( 56.93 % )
            Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.532 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y34_N1; Fanout = 2; REG Node = 'gen6mhz:inst1|count[1]'
        Info: 2: + IC(0.298 ns) + CELL(0.150 ns) = 0.448 ns; Loc. = LCCOMB_X30_Y34_N14; Fanout = 1; COMB Node = 'gen6mhz:inst1|count[2]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.532 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: Total cell delay = 0.234 ns ( 43.98 % )
        Info: Total interconnect delay = 0.298 ns ( 56.02 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "controller:inst14|cur_future_piece[2]" (data pin = "rst", clock pin = "clock_50mhz") is 3.520 ns
    Info: + Longest pin to register delay is 10.947 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 374; PIN Node = 'rst'
        Info: 2: + IC(6.912 ns) + CELL(0.378 ns) = 8.142 ns; Loc. = LCCOMB_X35_Y25_N28; Fanout = 2; COMB Node = 'controller:inst14|cur_state~70'
        Info: 3: + IC(1.037 ns) + CELL(0.388 ns) = 9.567 ns; Loc. = LCCOMB_X34_Y27_N6; Fanout = 4; COMB Node = 'controller:inst14|cur_state~71'
        Info: 4: + IC(0.720 ns) + CELL(0.660 ns) = 10.947 ns; Loc. = LCFF_X35_Y25_N3; Fanout = 1; REG Node = 'controller:inst14|cur_future_piece[2]'
        Info: Total cell delay = 2.278 ns ( 20.81 % )
        Info: Total interconnect delay = 8.669 ns ( 79.19 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 7.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.923 ns) + CELL(0.787 ns) = 3.709 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(2.160 ns) + CELL(0.000 ns) = 5.869 ns; Loc. = CLKCTRL_G10; Fanout = 1258; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 7.391 ns; Loc. = LCFF_X35_Y25_N3; Fanout = 1; REG Node = 'controller:inst14|cur_future_piece[2]'
        Info: Total cell delay = 2.323 ns ( 31.43 % )
        Info: Total interconnect delay = 5.068 ns ( 68.57 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_r[0]" through register "vga:inst3|vga_read:read_and_output|red_out" is 12.616 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 7.415 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.923 ns) + CELL(0.787 ns) = 3.709 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(2.160 ns) + CELL(0.000 ns) = 5.869 ns; Loc. = CLKCTRL_G10; Fanout = 1258; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 7.415 ns; Loc. = LCFF_X36_Y34_N29; Fanout = 20; REG Node = 'vga:inst3|vga_read:read_and_output|red_out'
        Info: Total cell delay = 2.323 ns ( 31.33 % )
        Info: Total interconnect delay = 5.092 ns ( 68.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.951 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y34_N29; Fanout = 20; REG Node = 'vga:inst3|vga_read:read_and_output|red_out'
        Info: 2: + IC(2.153 ns) + CELL(2.798 ns) = 4.951 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'vga_r[0]'
        Info: Total cell delay = 2.798 ns ( 56.51 % )
        Info: Total interconnect delay = 2.153 ns ( 43.49 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "debounce:inst19|output[5]" (data pin = "dbg_inputs[5]", clock pin = "clock_50mhz") is 5.056 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 7.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.923 ns) + CELL(0.787 ns) = 3.709 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.731 ns) + CELL(0.787 ns) = 5.227 ns; Loc. = LCFF_X34_Y34_N21; Fanout = 2; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: 4: + IC(1.008 ns) + CELL(0.000 ns) = 6.235 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'vga:inst3|vga_read:read_and_output|h_sync_out~clkctrl'
        Info: 5: + IC(0.989 ns) + CELL(0.537 ns) = 7.761 ns; Loc. = LCFF_X41_Y26_N3; Fanout = 1; REG Node = 'debounce:inst19|output[5]'
        Info: Total cell delay = 3.110 ns ( 40.07 % )
        Info: Total interconnect delay = 4.651 ns ( 59.93 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'dbg_inputs[5]'
        Info: 2: + IC(1.613 ns) + CELL(0.275 ns) = 2.887 ns; Loc. = LCCOMB_X41_Y26_N2; Fanout = 1; COMB Node = 'debounce:inst19|output~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.971 ns; Loc. = LCFF_X41_Y26_N3; Fanout = 1; REG Node = 'debounce:inst19|output[5]'
        Info: Total cell delay = 1.358 ns ( 45.71 % )
        Info: Total interconnect delay = 1.613 ns ( 54.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Thu Dec 12 14:08:53 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


