--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/PARTIAL_SYSTEM_DATA_PROCESSOR_COMPLETE/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR.twx
PEAK_DETECTOR.ncd -o PEAK_DETECTOR.twr PEAK_DETECTOR.pcf

Design file:              PEAK_DETECTOR.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8926 paths analyzed, 1459 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.369ns.
--------------------------------------------------------------------------------

Paths for end point tx/txData_5 (SLICE_X16Y38.A3), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.299ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.236 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X14Y50.B2      net (fanout=18)       1.080   cmd/byteCount<2>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C4      net (fanout=2)        0.463   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A2      net (fanout=3)        0.617   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A5      net (fanout=2)        1.099   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.C1      net (fanout=3)        0.455   cmd/_n0437<6>
    SLICE_X16Y41.C       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X16Y38.A3      net (fanout=1)        0.668   cmd/Mmux_txData51
    SLICE_X16Y38.CLK     Tas                   0.341   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.299ns (1.917ns logic, 4.382ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.219ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.236 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y50.B4      net (fanout=18)       0.936   cmd/byteCount<0>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C4      net (fanout=2)        0.463   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A2      net (fanout=3)        0.617   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A5      net (fanout=2)        1.099   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.C1      net (fanout=3)        0.455   cmd/_n0437<6>
    SLICE_X16Y41.C       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X16Y38.A3      net (fanout=1)        0.668   cmd/Mmux_txData51
    SLICE_X16Y38.CLK     Tas                   0.341   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.219ns (1.981ns logic, 4.238ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.236 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y49.A1      net (fanout=18)       0.956   cmd/byteCount<0>
    SLICE_X14Y49.A       Tilo                  0.203   cmd/Mmux_n036651
                                                       cmd/Mmux_n036662
    SLICE_X15Y49.C5      net (fanout=2)        0.280   cmd/Mmux_n036661
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A2      net (fanout=3)        0.617   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A5      net (fanout=2)        1.099   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.C1      net (fanout=3)        0.455   cmd/_n0437<6>
    SLICE_X16Y41.C       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X16Y38.A3      net (fanout=1)        0.668   cmd/Mmux_txData51
    SLICE_X16Y38.CLK     Tas                   0.341   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.981ns logic, 4.075ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_7 (SLICE_X14Y38.C4), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.968ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.241 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X14Y50.B2      net (fanout=18)       1.080   cmd/byteCount<2>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C4      net (fanout=2)        0.463   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A2      net (fanout=3)        0.617   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A5      net (fanout=2)        1.099   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.B6      net (fanout=3)        0.132   cmd/_n0437<6>
    SLICE_X16Y41.B       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X14Y38.C4      net (fanout=1)        0.712   cmd/Mmux_txData7
    SLICE_X14Y38.CLK     Tas                   0.289   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      5.968ns (1.865ns logic, 4.103ns route)
                                                       (31.3% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.241 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y50.B4      net (fanout=18)       0.936   cmd/byteCount<0>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C4      net (fanout=2)        0.463   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A2      net (fanout=3)        0.617   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A5      net (fanout=2)        1.099   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.B6      net (fanout=3)        0.132   cmd/_n0437<6>
    SLICE_X16Y41.B       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X14Y38.C4      net (fanout=1)        0.712   cmd/Mmux_txData7
    SLICE_X14Y38.CLK     Tas                   0.289   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (1.929ns logic, 3.959ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.725ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.241 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y49.A1      net (fanout=18)       0.956   cmd/byteCount<0>
    SLICE_X14Y49.A       Tilo                  0.203   cmd/Mmux_n036651
                                                       cmd/Mmux_n036662
    SLICE_X15Y49.C5      net (fanout=2)        0.280   cmd/Mmux_n036661
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A2      net (fanout=3)        0.617   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A5      net (fanout=2)        1.099   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.B6      net (fanout=3)        0.132   cmd/_n0437<6>
    SLICE_X16Y41.B       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X14Y38.C4      net (fanout=1)        0.712   cmd/Mmux_txData7
    SLICE_X14Y38.CLK     Tas                   0.289   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      5.725ns (1.929ns logic, 3.796ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_6 (SLICE_X14Y38.A5), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.918ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.241 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X14Y50.B2      net (fanout=18)       1.080   cmd/byteCount<2>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C4      net (fanout=2)        0.463   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A2      net (fanout=3)        0.617   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A5      net (fanout=2)        1.099   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X14Y38.B6      net (fanout=3)        0.574   cmd/_n0437<6>
    SLICE_X14Y38.B       Tilo                  0.203   tx/txData<7>
                                                       cmd/Mmux_txData62
    SLICE_X14Y38.A5      net (fanout=1)        0.222   cmd/Mmux_txData61
    SLICE_X14Y38.CLK     Tas                   0.289   tx/txData<7>
                                                       cmd/Mmux_txData63
                                                       tx/txData_6
    -------------------------------------------------  ---------------------------
    Total                                      5.918ns (1.863ns logic, 4.055ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.838ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.241 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y50.B4      net (fanout=18)       0.936   cmd/byteCount<0>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C4      net (fanout=2)        0.463   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A2      net (fanout=3)        0.617   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A5      net (fanout=2)        1.099   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X14Y38.B6      net (fanout=3)        0.574   cmd/_n0437<6>
    SLICE_X14Y38.B       Tilo                  0.203   tx/txData<7>
                                                       cmd/Mmux_txData62
    SLICE_X14Y38.A5      net (fanout=1)        0.222   cmd/Mmux_txData61
    SLICE_X14Y38.CLK     Tas                   0.289   tx/txData<7>
                                                       cmd/Mmux_txData63
                                                       tx/txData_6
    -------------------------------------------------  ---------------------------
    Total                                      5.838ns (1.927ns logic, 3.911ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.675ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.241 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y49.A1      net (fanout=18)       0.956   cmd/byteCount<0>
    SLICE_X14Y49.A       Tilo                  0.203   cmd/Mmux_n036651
                                                       cmd/Mmux_n036662
    SLICE_X15Y49.C5      net (fanout=2)        0.280   cmd/Mmux_n036661
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A2      net (fanout=3)        0.617   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A5      net (fanout=2)        1.099   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X14Y38.B6      net (fanout=3)        0.574   cmd/_n0437<6>
    SLICE_X14Y38.B       Tilo                  0.203   tx/txData<7>
                                                       cmd/Mmux_txData62
    SLICE_X14Y38.A5      net (fanout=1)        0.222   cmd/Mmux_txData61
    SLICE_X14Y38.CLK     Tas                   0.289   tx/txData<7>
                                                       cmd/Mmux_txData63
                                                       tx/txData_6
    -------------------------------------------------  ---------------------------
    Total                                      5.675ns (1.927ns logic, 3.748ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmd/peakByteCount_1 (SLICE_X18Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd/curState_FSM_FFd3 (FF)
  Destination:          cmd/peakByteCount_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.074 - 0.067)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd/curState_FSM_FFd3 to cmd/peakByteCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.CQ      Tcko                  0.198   cmd/curState_FSM_FFd6
                                                       cmd/curState_FSM_FFd3
    SLICE_X18Y43.CE      net (fanout=9)        0.290   cmd/curState_FSM_FFd3
    SLICE_X18Y43.CLK     Tckce       (-Th)     0.104   cmd/peakByteCount<1>
                                                       cmd/peakByteCount_1
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.094ns logic, 0.290ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point cmd/peakByteCount_2 (SLICE_X18Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd/curState_FSM_FFd3 (FF)
  Destination:          cmd/peakByteCount_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd/curState_FSM_FFd3 to cmd/peakByteCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.CQ      Tcko                  0.198   cmd/curState_FSM_FFd6
                                                       cmd/curState_FSM_FFd3
    SLICE_X18Y42.CE      net (fanout=9)        0.282   cmd/curState_FSM_FFd3
    SLICE_X18Y42.CLK     Tckce       (-Th)     0.090   cmd/GND_8_o_peakByteCount[2]_equal_201_o
                                                       cmd/peakByteCount_2
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.108ns logic, 0.282ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point data/dataResults_reg_6_0 (SLICE_X8Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/dataResults_reg_6_0 (FF)
  Destination:          data/dataResults_reg_6_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/dataResults_reg_6_0 to data/dataResults_reg_6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.200   data/dataResults_reg_6<3>
                                                       data/dataResults_reg_6_0
    SLICE_X8Y48.A6       net (fanout=2)        0.023   data/dataResults_reg_6<0>
    SLICE_X8Y48.CLK      Tah         (-Th)    -0.190   data/dataResults_reg_6<3>
                                                       data/dataResults_reg_6_0_dpot
                                                       data/dataResults_reg_6_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<3>/CLK
  Logical resource: gen/index_1/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<3>/CLK
  Logical resource: gen/index_2/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.369|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8926 paths, 0 nets, and 2360 connections

Design statistics:
   Minimum period:   6.369ns{1}   (Maximum frequency: 157.011MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 29 14:05:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



