#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f99e2c0ac00 .scope module, "real_dual_port_ram_tb" "real_dual_port_ram_tb" 2 3;
 .timescale -9 -10;
v0x7f99e2c1b540_0 .var "addra", 7 0;
v0x7f99e2c1b5d0_0 .var "addrb", 7 0;
v0x7f99e2c1b660_0 .var "clka", 0 0;
v0x7f99e2c1b6f0_0 .var "clkb", 0 0;
v0x7f99e2c1b7a0_0 .var "data_i_a", 15 0;
v0x7f99e2c1b870_0 .var "data_i_b", 15 0;
v0x7f99e2c1b920_0 .net "data_o_a", 15 0, v0x7f99e2c1afe0_0;  1 drivers
v0x7f99e2c1b9d0_0 .net "data_o_b", 15 0, v0x7f99e2c1b090_0;  1 drivers
v0x7f99e2c1ba80_0 .var "ena", 0 0;
v0x7f99e2c1bb90_0 .var "enb", 0 0;
v0x7f99e2c1bc20_0 .var "wea", 0 0;
v0x7f99e2c1bcb0_0 .var "web", 0 0;
S_0x7f99e2c0ad70 .scope module, "inst_DPRAM" "DPRAM" 2 12, 3 3 0, S_0x7f99e2c0ac00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clka";
    .port_info 1 /INPUT 1 "clkb";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "enb";
    .port_info 4 /INPUT 1 "wea";
    .port_info 5 /INPUT 1 "web";
    .port_info 6 /INPUT 8 "addra";
    .port_info 7 /INPUT 8 "addrb";
    .port_info 8 /INPUT 16 "data_i_a";
    .port_info 9 /INPUT 16 "data_i_b";
    .port_info 10 /OUTPUT 16 "data_o_a";
    .port_info 11 /OUTPUT 16 "data_o_b";
v0x7f99e2c07850 .array "RAM", 0 255, 15 0;
v0x7f99e2c0aee0_0 .net "addra", 7 0, v0x7f99e2c1b540_0;  1 drivers
v0x7f99e2c1ac40_0 .net "addrb", 7 0, v0x7f99e2c1b5d0_0;  1 drivers
v0x7f99e2c1ad00_0 .net "clka", 0 0, v0x7f99e2c1b660_0;  1 drivers
v0x7f99e2c1ada0_0 .net "clkb", 0 0, v0x7f99e2c1b6f0_0;  1 drivers
v0x7f99e2c1ae80_0 .net "data_i_a", 15 0, v0x7f99e2c1b7a0_0;  1 drivers
v0x7f99e2c1af30_0 .net "data_i_b", 15 0, v0x7f99e2c1b870_0;  1 drivers
v0x7f99e2c1afe0_0 .var "data_o_a", 15 0;
v0x7f99e2c1b090_0 .var "data_o_b", 15 0;
v0x7f99e2c1b1a0_0 .net "ena", 0 0, v0x7f99e2c1ba80_0;  1 drivers
v0x7f99e2c1b240_0 .net "enb", 0 0, v0x7f99e2c1bb90_0;  1 drivers
v0x7f99e2c1b2e0_0 .net "wea", 0 0, v0x7f99e2c1bc20_0;  1 drivers
v0x7f99e2c1b380_0 .net "web", 0 0, v0x7f99e2c1bcb0_0;  1 drivers
E_0x7f99e2c08750 .event posedge, v0x7f99e2c1ada0_0;
E_0x7f99e2c075f0 .event posedge, v0x7f99e2c1ad00_0;
    .scope S_0x7f99e2c0ad70;
T_0 ;
    %wait E_0x7f99e2c075f0;
    %load/vec4 v0x7f99e2c1b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f99e2c1b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f99e2c1ae80_0;
    %load/vec4 v0x7f99e2c0aee0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f99e2c07850, 0, 4;
T_0.2 ;
    %load/vec4 v0x7f99e2c0aee0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f99e2c07850, 4;
    %assign/vec4 v0x7f99e2c1afe0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f99e2c0ad70;
T_1 ;
    %wait E_0x7f99e2c08750;
    %load/vec4 v0x7f99e2c1b240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f99e2c1b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f99e2c1af30_0;
    %load/vec4 v0x7f99e2c1ac40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f99e2c07850, 0, 4;
T_1.2 ;
    %load/vec4 v0x7f99e2c1ac40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f99e2c07850, 4;
    %assign/vec4 v0x7f99e2c1b090_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f99e2c0ac00;
T_2 ;
    %delay 50, 0;
    %load/vec4 v0x7f99e2c1b660_0;
    %inv;
    %store/vec4 v0x7f99e2c1b660_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f99e2c0ac00;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x7f99e2c1b6f0_0;
    %inv;
    %store/vec4 v0x7f99e2c1b6f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f99e2c0ac00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f99e2c1b660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f99e2c1b6f0_0, 0;
    %delay 250, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1ba80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bcb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f99e2c1b540_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f99e2c1b5d0_0, 0;
    %pushi/vec4 9, 0, 16;
    %assign/vec4 v0x7f99e2c1b7a0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0x7f99e2c1b870_0, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1ba80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bcb0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f99e2c1b540_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7f99e2c1b5d0_0, 0;
    %pushi/vec4 7, 0, 16;
    %assign/vec4 v0x7f99e2c1b7a0_0, 0;
    %pushi/vec4 7, 0, 16;
    %assign/vec4 v0x7f99e2c1b870_0, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1ba80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bcb0_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f99e2c1b540_0, 0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x7f99e2c1b5d0_0, 0;
    %pushi/vec4 6, 0, 16;
    %assign/vec4 v0x7f99e2c1b7a0_0, 0;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0x7f99e2c1b870_0, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1ba80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f99e2c1bcb0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f99e2c1b540_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7f99e2c1b5d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f99e2c1b7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f99e2c1b870_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7f99e2c0ac00;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "waveform_DPRAM.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_DPRAM.v";
    "./DPRAM.v";
