# compile vhdl design source files
vhdl xil_defaultlib  "../../../../counter/counter/counter.srcs/sources_1/new/programCounter.vhd"
vhdl xil_defaultlib  "../../../Lab5Wrapper.srcs/sources_1/new/prog_rom.vhd"
vhdl xil_defaultlib  "../../../../counter/counter/counter.srcs/sources_1/new/counter.vhd"
vhdl xil_defaultlib  "../../../Lab5Wrapper.srcs/sources_1/new/Lab5Wrapper.vhd"
vhdl xil_defaultlib  "../../../Lab5Wrapper.srcs/sim_1/new/Lab5WrapperTB.vhd"

# Do not sort compile order
nosort
