C:\Microsemi\synplify_L201609M-2_W\bin64\m_generic.exe  -mp  4  -prjfile  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis   -part RT4G150  -package CG1657  -grade -1    -async_globalthreshold 12 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\synlog\report\PROC_SUBSYSTEM_premap.xml  -top_level_module  PROC_SUBSYSTEM  -oedif  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\PROC_SUBSYSTEM.edn  -conchk_prepass  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\PROC_SUBSYSTEM_cck.rpt   -freq 100.000   -tcl  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\designer\PROC_SUBSYSTEM\synthesis.fdc  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\synwork\PROC_SUBSYSTEM_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\synwork\PROC_SUBSYSTEM_prem.srd  -qsap  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\PROC_SUBSYSTEM.sap  -devicelib  C:\Microsemi\synplify_L201609M-2_W\lib\generic\rtg4.v  -ologparam  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\syntmp\PROC_SUBSYSTEM.plg  -osyn  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\synwork\PROC_SUBSYSTEM_prem.srd  -prjdir  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\  -prjname  PROC_SUBSYSTEM_syn  -log  C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\synlog\PROC_SUBSYSTEM_premap.srr 
rc:1 success:1 runtime:4
file:C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\scratchproject.prs|io:o|time:1512147098|size:43714|exec:0
file:C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\PROC_SUBSYSTEM.edn|io:o|time:0|size:0|exec:0
file:C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\PROC_SUBSYSTEM_cck.rpt|io:o|time:1512147154|size:9760|exec:0
file:C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\designer\PROC_SUBSYSTEM\synthesis.fdc|io:i|time:1512147097|size:54|exec:0
file:C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\synwork\PROC_SUBSYSTEM_mult.srs|io:i|time:1512147149|size:51450|exec:0
file:C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\synwork\PROC_SUBSYSTEM_prem.srd|io:o|time:1512147152|size:1231498|exec:0
file:C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\PROC_SUBSYSTEM.sap|io:o|time:1512147154|size:32205|exec:0
file:C:\Microsemi\synplify_L201609M-2_W\lib\generic\rtg4.v|io:i|time:1487970428|size:17644|exec:0
file:C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\syntmp\PROC_SUBSYSTEM.plg|io:o|time:1512147150|size:0|exec:0
file:C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\synwork\PROC_SUBSYSTEM_prem.srd|io:o|time:1512147152|size:1231498|exec:0
file:C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\synlog\PROC_SUBSYSTEM_premap.srr|io:o|time:1512147154|size:88017|exec:0
file:C:\Microsemi\synplify_L201609M-2_W\bin\m_generic.exe|io:i|time:1485333362|size:17958400|exec:1
file:C:\Microsemi\synplify_L201609M-2_W\bin64\m_generic.exe|io:i|time:1485334914|size:32495616|exec:1
