

================================================================
== Vivado HLS Report for 'shift_reg_ip'
================================================================
* Date:           Thu Apr  8 07:05:20 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.617 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12| 0.120 us | 0.120 us |   12|   12|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %en)" [Shift_Register/shift_reg_ip.cpp:4]   --->   Operation 14 'read' 'en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%din_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din)" [Shift_Register/shift_reg_ip.cpp:4]   --->   Operation 15 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i8 %din_read to i32" [Shift_Register/shift_reg_ip.cpp:20]   --->   Operation 16 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%DataOut_0 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 3), i32 %sext_ln20, i1 %en_read)" [Shift_Register/shift_reg_ip.cpp:20]   --->   Operation 17 'memshiftread' 'DataOut_0' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 18 [1/1] (1.61ns)   --->   "%DataOut = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 0), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 18 'memshiftread' 'DataOut' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i32 %DataOut to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 19 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 20 [1/1] (1.61ns)   --->   "%DataOut_1 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 1), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 20 'memshiftread' 'DataOut_1' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i32 %DataOut_1 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 21 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 22 [1/1] (1.61ns)   --->   "%DataOut_2 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 2), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 22 'memshiftread' 'DataOut_2' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i32 %DataOut_2 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 23 'trunc' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 24 [1/1] (1.61ns)   --->   "%DataOut_3 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 3), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 24 'memshiftread' 'DataOut_3' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln25_3 = trunc i32 %DataOut_3 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 25 'trunc' 'trunc_ln25_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 26 [1/1] (1.61ns)   --->   "%DataOut_4 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 4), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 26 'memshiftread' 'DataOut_4' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln25_4 = trunc i32 %DataOut_4 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 27 'trunc' 'trunc_ln25_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.61>
ST_7 : Operation 28 [1/1] (1.61ns)   --->   "%DataOut_5 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 5), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 28 'memshiftread' 'DataOut_5' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln25_5 = trunc i32 %DataOut_5 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 29 'trunc' 'trunc_ln25_5' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 30 [1/1] (1.61ns)   --->   "%DataOut_6 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 6), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 30 'memshiftread' 'DataOut_6' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln25_6 = trunc i32 %DataOut_6 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 31 'trunc' 'trunc_ln25_6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.61>
ST_9 : Operation 32 [1/1] (1.61ns)   --->   "%DataOut_7 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 7), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 32 'memshiftread' 'DataOut_7' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln25_7 = trunc i32 %DataOut_7 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 33 'trunc' 'trunc_ln25_7' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.61>
ST_10 : Operation 34 [1/1] (1.61ns)   --->   "%DataOut_8 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 8), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 34 'memshiftread' 'DataOut_8' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln25_8 = trunc i32 %DataOut_8 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 35 'trunc' 'trunc_ln25_8' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.61>
ST_11 : Operation 36 [1/1] (1.61ns)   --->   "%DataOut_9 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 9), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 36 'memshiftread' 'DataOut_9' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln25_9 = trunc i32 %DataOut_9 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 37 'trunc' 'trunc_ln25_9' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.61>
ST_12 : Operation 38 [1/1] (1.61ns)   --->   "%DataOut_10 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 10), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 38 'memshiftread' 'DataOut_10' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln25_10 = trunc i32 %DataOut_10 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 39 'trunc' 'trunc_ln25_10' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.61>
ST_13 : Operation 40 [1/1] (1.61ns)   --->   "%DataOut_11 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 11), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 40 'memshiftread' 'DataOut_11' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln25_11 = trunc i32 %DataOut_11 to i8" [Shift_Register/shift_reg_ip.cpp:25]   --->   Operation 41 'trunc' 'trunc_ln25_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 42 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %trunc_ln25, 0" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 42 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %trunc_ln25_1, 1" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 43 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %trunc_ln25_2, 2" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 44 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %trunc_ln25_3, 3" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 45 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %trunc_ln25_4, 4" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 46 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %trunc_ln25_5, 5" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 47 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %trunc_ln25_6, 6" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 48 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %trunc_ln25_7, 7" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 49 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %trunc_ln25_8, 8" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 50 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %trunc_ln25_9, 9" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 51 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %trunc_ln25_10, 10" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 52 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %trunc_ln25_11, 11" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 53 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s" [Shift_Register/shift_reg_ip.cpp:26]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Sreg_Array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
en_read       (read        ) [ 00000000000000]
din_read      (read        ) [ 00000000000000]
sext_ln20     (sext        ) [ 00000000000000]
DataOut_0     (memshiftread) [ 00000000000000]
DataOut       (memshiftread) [ 00000000000000]
trunc_ln25    (trunc       ) [ 00011111111111]
DataOut_1     (memshiftread) [ 00000000000000]
trunc_ln25_1  (trunc       ) [ 00001111111111]
DataOut_2     (memshiftread) [ 00000000000000]
trunc_ln25_2  (trunc       ) [ 00000111111111]
DataOut_3     (memshiftread) [ 00000000000000]
trunc_ln25_3  (trunc       ) [ 00000011111111]
DataOut_4     (memshiftread) [ 00000000000000]
trunc_ln25_4  (trunc       ) [ 00000001111111]
DataOut_5     (memshiftread) [ 00000000000000]
trunc_ln25_5  (trunc       ) [ 00000000111111]
DataOut_6     (memshiftread) [ 00000000000000]
trunc_ln25_6  (trunc       ) [ 00000000011111]
DataOut_7     (memshiftread) [ 00000000000000]
trunc_ln25_7  (trunc       ) [ 00000000001111]
DataOut_8     (memshiftread) [ 00000000000000]
trunc_ln25_8  (trunc       ) [ 00000000000111]
DataOut_9     (memshiftread) [ 00000000000000]
trunc_ln25_9  (trunc       ) [ 00000000000011]
DataOut_10    (memshiftread) [ 00000000000000]
trunc_ln25_10 (trunc       ) [ 00000000000001]
DataOut_11    (memshiftread) [ 00000000000000]
trunc_ln25_11 (trunc       ) [ 00000000000000]
mrv           (insertvalue ) [ 00000000000000]
mrv_1         (insertvalue ) [ 00000000000000]
mrv_2         (insertvalue ) [ 00000000000000]
mrv_3         (insertvalue ) [ 00000000000000]
mrv_4         (insertvalue ) [ 00000000000000]
mrv_5         (insertvalue ) [ 00000000000000]
mrv_6         (insertvalue ) [ 00000000000000]
mrv_7         (insertvalue ) [ 00000000000000]
mrv_8         (insertvalue ) [ 00000000000000]
mrv_9         (insertvalue ) [ 00000000000000]
mrv_10        (insertvalue ) [ 00000000000000]
mrv_s         (insertvalue ) [ 00000000000000]
ret_ln26      (ret         ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="en">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="en"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Sreg_Array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sreg_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[12 x i32]P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="en_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="en_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="din_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln20_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="DataOut_0_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="0" index="3" bw="1" slack="0"/>
<pin id="63" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="DataOut_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="0" index="3" bw="1" slack="0"/>
<pin id="73" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="trunc_ln25_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="DataOut_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_1/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln25_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="DataOut_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="0" index="3" bw="1" slack="0"/>
<pin id="101" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_2/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln25_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_2/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="DataOut_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="0" index="3" bw="1" slack="0"/>
<pin id="115" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_3/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln25_3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_3/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="DataOut_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="1" slack="0"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_4/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln25_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_4/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="DataOut_5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="0" index="3" bw="1" slack="0"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_5/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln25_5_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_5/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="DataOut_6_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_6/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln25_6_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_6/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="DataOut_7_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_7/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln25_7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_7/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="DataOut_8_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_8/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln25_8_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_8/10 "/>
</bind>
</comp>

<comp id="194" class="1004" name="DataOut_9_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_9/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln25_9_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_9/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="DataOut_10_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="1" slack="0"/>
<pin id="213" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_10/12 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln25_10_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_10/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="DataOut_11_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="0" index="3" bw="1" slack="0"/>
<pin id="227" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_11/13 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln25_11_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_11/13 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mrv_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="96" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="11"/>
<pin id="239" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mrv_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="96" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="10"/>
<pin id="244" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mrv_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="96" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="9"/>
<pin id="249" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/13 "/>
</bind>
</comp>

<comp id="251" class="1004" name="mrv_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="96" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="8"/>
<pin id="254" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mrv_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="96" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="7"/>
<pin id="259" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/13 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mrv_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="96" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="6"/>
<pin id="264" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/13 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mrv_6_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="96" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="5"/>
<pin id="269" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/13 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mrv_7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="96" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="4"/>
<pin id="274" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/13 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mrv_8_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="96" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="3"/>
<pin id="279" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/13 "/>
</bind>
</comp>

<comp id="281" class="1004" name="mrv_9_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="96" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="2"/>
<pin id="284" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/13 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mrv_10_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="96" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="1"/>
<pin id="289" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/13 "/>
</bind>
</comp>

<comp id="291" class="1004" name="mrv_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="96" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/13 "/>
</bind>
</comp>

<comp id="297" class="1005" name="trunc_ln25_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="11"/>
<pin id="299" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="302" class="1005" name="trunc_ln25_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="10"/>
<pin id="304" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln25_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="trunc_ln25_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="9"/>
<pin id="309" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln25_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="trunc_ln25_3_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="8"/>
<pin id="314" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln25_3 "/>
</bind>
</comp>

<comp id="317" class="1005" name="trunc_ln25_4_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="7"/>
<pin id="319" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln25_4 "/>
</bind>
</comp>

<comp id="322" class="1005" name="trunc_ln25_5_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="6"/>
<pin id="324" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln25_5 "/>
</bind>
</comp>

<comp id="327" class="1005" name="trunc_ln25_6_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="5"/>
<pin id="329" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln25_6 "/>
</bind>
</comp>

<comp id="332" class="1005" name="trunc_ln25_7_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="4"/>
<pin id="334" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln25_7 "/>
</bind>
</comp>

<comp id="337" class="1005" name="trunc_ln25_8_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="3"/>
<pin id="339" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln25_8 "/>
</bind>
</comp>

<comp id="342" class="1005" name="trunc_ln25_9_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="2"/>
<pin id="344" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln25_9 "/>
</bind>
</comp>

<comp id="347" class="1005" name="trunc_ln25_10_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="48" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="66"><net_src comp="54" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="67"><net_src comp="42" pin="2"/><net_sink comp="58" pin=3"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="81"><net_src comp="68" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="95"><net_src comp="82" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="109"><net_src comp="96" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="123"><net_src comp="110" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="124" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="138" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="152" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="180" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="207"><net_src comp="194" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="208" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="232" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="78" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="305"><net_src comp="92" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="310"><net_src comp="106" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="315"><net_src comp="120" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="320"><net_src comp="134" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="325"><net_src comp="148" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="330"><net_src comp="162" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="335"><net_src comp="176" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="340"><net_src comp="190" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="345"><net_src comp="204" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="350"><net_src comp="218" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="286" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: shift_reg_ip : din | {1 }
	Port: shift_reg_ip : en | {1 }
  - Chain level:
	State 1
		DataOut_0 : 1
	State 2
		trunc_ln25 : 1
	State 3
		trunc_ln25_1 : 1
	State 4
		trunc_ln25_2 : 1
	State 5
		trunc_ln25_3 : 1
	State 6
		trunc_ln25_4 : 1
	State 7
		trunc_ln25_5 : 1
	State 8
		trunc_ln25_6 : 1
	State 9
		trunc_ln25_7 : 1
	State 10
		trunc_ln25_8 : 1
	State 11
		trunc_ln25_9 : 1
	State 12
		trunc_ln25_10 : 1
	State 13
		trunc_ln25_11 : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_10 : 10
		mrv_s : 11
		ret_ln26 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   |  en_read_read_fu_42  |
|          |  din_read_read_fu_48 |
|----------|----------------------|
|   sext   |    sext_ln20_fu_54   |
|----------|----------------------|
|          |    DataOut_0_fu_58   |
|          |     DataOut_fu_68    |
|          |    DataOut_1_fu_82   |
|          |    DataOut_2_fu_96   |
|          |   DataOut_3_fu_110   |
|          |   DataOut_4_fu_124   |
|memshiftread|   DataOut_5_fu_138   |
|          |   DataOut_6_fu_152   |
|          |   DataOut_7_fu_166   |
|          |   DataOut_8_fu_180   |
|          |   DataOut_9_fu_194   |
|          |   DataOut_10_fu_208  |
|          |   DataOut_11_fu_222  |
|----------|----------------------|
|          |   trunc_ln25_fu_78   |
|          |  trunc_ln25_1_fu_92  |
|          |  trunc_ln25_2_fu_106 |
|          |  trunc_ln25_3_fu_120 |
|          |  trunc_ln25_4_fu_134 |
|   trunc  |  trunc_ln25_5_fu_148 |
|          |  trunc_ln25_6_fu_162 |
|          |  trunc_ln25_7_fu_176 |
|          |  trunc_ln25_8_fu_190 |
|          |  trunc_ln25_9_fu_204 |
|          | trunc_ln25_10_fu_218 |
|          | trunc_ln25_11_fu_232 |
|----------|----------------------|
|          |      mrv_fu_236      |
|          |     mrv_1_fu_241     |
|          |     mrv_2_fu_246     |
|          |     mrv_3_fu_251     |
|          |     mrv_4_fu_256     |
|insertvalue|     mrv_5_fu_261     |
|          |     mrv_6_fu_266     |
|          |     mrv_7_fu_271     |
|          |     mrv_8_fu_276     |
|          |     mrv_9_fu_281     |
|          |     mrv_10_fu_286    |
|          |     mrv_s_fu_291     |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|trunc_ln25_10_reg_347|    8   |
| trunc_ln25_1_reg_302|    8   |
| trunc_ln25_2_reg_307|    8   |
| trunc_ln25_3_reg_312|    8   |
| trunc_ln25_4_reg_317|    8   |
| trunc_ln25_5_reg_322|    8   |
| trunc_ln25_6_reg_327|    8   |
| trunc_ln25_7_reg_332|    8   |
| trunc_ln25_8_reg_337|    8   |
| trunc_ln25_9_reg_342|    8   |
|  trunc_ln25_reg_297 |    8   |
+---------------------+--------+
|        Total        |   88   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   88   |
+-----------+--------+
|   Total   |   88   |
+-----------+--------+
