=====
SETUP
-7.720
8.720
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.952
SPI_MCP3202/n227_s11
6.389
6.938
SPI_MCP3202/n227_s7
6.939
7.494
SPI_MCP3202/n227_s5
8.150
8.720
SPI_MCP3202/r_MOSI_s1
8.720
=====
SETUP
-7.159
8.159
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.984
SPI_MCP3202/n262_s8
6.159
6.530
SPI_MCP3202/n264_s6
6.709
7.258
SPI_MCP3202/n265_s5
7.261
7.831
SPI_MCP3202/r_DATA_6_s0
8.159
=====
SETUP
-7.159
8.159
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.984
SPI_MCP3202/n262_s8
6.159
6.530
SPI_MCP3202/n264_s6
6.709
7.258
SPI_MCP3202/n264_s5
7.261
7.831
SPI_MCP3202/r_DATA_7_s0
8.159
=====
SETUP
-7.045
8.045
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.984
SPI_MCP3202/n260_s6
5.988
6.359
SPI_MCP3202/n260_s5
6.772
7.321
SPI_MCP3202/r_DATA_11_s0
8.045
=====
SETUP
-6.863
7.863
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.984
SPI_MCP3202/n262_s8
6.159
6.530
SPI_MCP3202/n266_s5
6.958
7.507
SPI_MCP3202/r_DATA_5_s0
7.863
=====
SETUP
-6.752
7.752
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n263_s9
5.568
6.138
SPI_MCP3202/n263_s7
6.139
6.656
SPI_MCP3202/n263_s5
7.059
7.608
SPI_MCP3202/r_DATA_8_s0
7.752
=====
SETUP
-6.672
7.672
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.984
SPI_MCP3202/n262_s8
6.159
6.530
SPI_MCP3202/n262_s13
6.958
7.528
SPI_MCP3202/r_DATA_9_s0
7.672
=====
SETUP
-6.479
7.479
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.952
SPI_MCP3202/r_STATE_1_s3
6.389
6.938
SPI_MCP3202/r_STATE_1_s1
7.479
=====
SETUP
-6.380
7.380
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n263_s9
5.568
6.138
SPI_MCP3202/n263_s7
6.139
6.656
SPI_MCP3202/n267_s5
6.909
7.236
SPI_MCP3202/r_DATA_4_s0
7.380
=====
SETUP
-6.249
7.249
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.984
SPI_MCP3202/n260_s6
5.988
6.359
SPI_MCP3202/n261_s5
6.778
7.105
SPI_MCP3202/r_DATA_10_s0
7.249
=====
SETUP
-6.237
7.237
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.984
SPI_MCP3202/n262_s8
6.159
6.530
SPI_MCP3202/n268_s5
6.543
7.092
SPI_MCP3202/r_DATA_3_s0
7.237
=====
SETUP
-6.083
7.083
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.952
SPI_MCP3202/r_STATE_1_s3
6.389
6.938
SPI_MCP3202/r_STATE_0_s2
7.083
=====
SETUP
-5.953
6.953
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/r_STATE_1_s6
5.435
5.952
SPI_MCP3202/n274_s6
6.383
6.953
SPI_MCP3202/r_STATE_0_s2
6.953
=====
SETUP
-5.850
6.850
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n272_s8
5.435
5.984
SPI_MCP3202/n272_s5
6.157
6.706
SPI_MCP3202/r_DV_s1
6.850
=====
SETUP
-5.616
6.615
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n32_s1
5.558
6.107
SPI_MCP3202/sample_counter_1_s0
6.615
=====
SETUP
-5.616
6.615
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n32_s1
5.558
6.107
SPI_MCP3202/sample_counter_4_s0
6.615
=====
SETUP
-5.611
6.611
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n273_s7
5.665
6.036
SPI_MCP3202/n273_s6
6.041
6.611
SPI_MCP3202/r_STATE_1_s1
6.611
=====
SETUP
-5.610
6.610
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n32_s1
5.558
6.107
SPI_MCP3202/sample_counter_2_s0
6.610
=====
SETUP
-5.610
6.610
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n32_s1
5.558
6.107
SPI_MCP3202/sample_counter_3_s0
6.610
=====
SETUP
-5.486
19.657
14.171
vram/u_sdram/off_s0
6.416
6.648
vram/u_sdram/MemDout_1_s
8.177
8.630
u_v9958/PRAMDAT_1_s0
9.865
10.420
u_v9958/U_SPRITE/W_SPLISTUPY_1_s
11.944
12.315
u_v9958/U_SPRITE/W_SPLISTUPY_2_s
12.315
12.350
u_v9958/U_SPRITE/W_SPLISTUPY_3_s
12.350
12.385
u_v9958/U_SPRITE/W_SPLISTUPY_4_s
12.385
12.855
u_v9958/U_SPRITE/n2537_s5
13.035
13.590
u_v9958/U_SPRITE/n2537_s4
14.003
14.520
u_v9958/U_SPRITE/FF_Y_TEST_EN_s6
15.182
15.699
u_v9958/U_SPRITE/FF_SP_OVERMAP_s5
16.809
17.180
u_v9958/U_SPRITE/FF_SP_OVERMAP_s3
17.593
18.046
u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4
18.860
19.322
u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1
19.657
=====
SETUP
-5.486
19.657
14.171
vram/u_sdram/off_s0
6.416
6.648
vram/u_sdram/MemDout_1_s
8.177
8.630
u_v9958/PRAMDAT_1_s0
9.865
10.420
u_v9958/U_SPRITE/W_SPLISTUPY_1_s
11.944
12.315
u_v9958/U_SPRITE/W_SPLISTUPY_2_s
12.315
12.350
u_v9958/U_SPRITE/W_SPLISTUPY_3_s
12.350
12.385
u_v9958/U_SPRITE/W_SPLISTUPY_4_s
12.385
12.855
u_v9958/U_SPRITE/n2537_s5
13.035
13.590
u_v9958/U_SPRITE/n2537_s4
14.003
14.520
u_v9958/U_SPRITE/FF_Y_TEST_EN_s6
15.182
15.699
u_v9958/U_SPRITE/FF_SP_OVERMAP_s5
16.809
17.180
u_v9958/U_SPRITE/FF_SP_OVERMAP_s3
17.593
18.046
u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4
18.860
19.322
u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1
19.657
=====
SETUP
-5.450
6.450
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n32_s1
5.558
6.107
SPI_MCP3202/sample_counter_11_s0
6.450
=====
SETUP
-5.450
6.450
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n32_s1
5.558
6.107
SPI_MCP3202/sample_counter_6_s0
6.450
=====
SETUP
-5.450
6.450
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n32_s1
5.558
6.107
SPI_MCP3202/sample_counter_7_s0
6.450
=====
SETUP
-5.450
6.450
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
3.393
3.846
SPI_MCP3202/n32_s1
5.558
6.107
SPI_MCP3202/sample_counter_8_s0
6.450
=====
HOLD
-0.837
0.748
1.585
csrn_sdram_r_s0
0.184
0.385
cs_latch_1_s0
0.748
=====
HOLD
-0.797
0.234
1.032
n828_s0
0.002
0.234
clk_SCK_s0
0.234
=====
HOLD
-0.701
0.884
1.585
cswn_sdram_r_s0
0.184
0.386
cs_latch_0_s0
0.884
=====
HOLD
-0.671
0.234
0.906
n457_s0
0.002
0.234
clk_grom_s0
0.234
=====
HOLD
-0.671
0.234
0.906
n430_s1
0.002
0.234
clk_cpu_s0
0.234
=====
HOLD
-0.571
1.014
1.585
csrn_sdram_r_s0
0.184
0.386
n288_s1
0.782
1.014
CpuReq_s0
1.014
=====
HOLD
-0.408
1.177
1.585
cswn_sdram_r_s0
0.184
0.386
n289_s1
0.813
1.177
CpuWrt_s0
1.177
=====
HOLD
-0.279
1.307
1.585
cswn_sdram_r_s0
0.184
0.386
io_state_r_s6
0.649
0.939
CpuDbo_7_s4
0.943
1.307
io_state_r_s5
1.307
=====
HOLD
-0.049
1.536
1.584
clk_125_ibuf
0.000
0.675
sample_13_s0
0.986
1.187
audio_sample_word0[1]_13_s0
1.536
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
sample_5_s0
0.986
1.187
audio_sample_word0[1]_5_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
sample_8_s0
0.986
1.187
audio_sample_word0[1]_8_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
sample_9_s0
0.986
1.187
audio_sample_word0[1]_9_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
sample_10_s0
0.986
1.187
audio_sample_word0[1]_10_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
sample_11_s0
0.986
1.187
audio_sample_word0[1]_11_s0
1.541
=====
HOLD
0.060
1.740
1.680
clk_ibuf
0.000
0.675
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.539
1.740
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.740
=====
HOLD
0.060
1.740
1.680
clk_ibuf
0.000
0.675
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.539
1.740
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.740
=====
HOLD
0.060
1.740
1.680
clk_ibuf
0.000
0.675
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.539
1.740
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.740
=====
HOLD
0.074
1.862
1.788
clk_ibuf
0.000
0.675
u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0
1.539
1.740
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.862
=====
HOLD
0.074
1.862
1.788
clk_ibuf
0.000
0.675
u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0
1.539
1.740
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.862
=====
HOLD
0.074
1.862
1.788
clk_ibuf
0.000
0.675
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0
1.539
1.740
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.862
=====
HOLD
0.088
1.672
1.584
clk_125_ibuf
0.000
0.675
sample_12_s0
0.986
1.188
audio_sample_word0[1]_12_s0
1.672
=====
HOLD
0.099
1.683
1.584
clk_125_ibuf
0.000
0.675
sample_7_s0
0.986
1.188
audio_sample_word0[1]_7_s0
1.683
=====
HOLD
0.202
1.991
1.788
clk_ibuf
0.000
0.675
u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0
1.539
1.741
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.991
=====
HOLD
0.202
1.991
1.788
clk_ibuf
0.000
0.675
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0
1.539
1.741
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.991
=====
HOLD
0.202
1.991
1.788
clk_ibuf
0.000
0.675
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0
1.539
1.741
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.991
