#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jun 10 15:42:07 2019
# Process ID: 18491
# Current directory: /home/alex/GitHub/zynq-ip-cores/present_1.0
# Command line: vivado present_1.0.xpr
# Log file: /home/alex/GitHub/zynq-ip-cores/present_1.0/vivado.log
# Journal file: /home/alex/GitHub/zynq-ip-cores/present_1.0/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project present_1.0.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/alex/Downloads/vivado-boards-master/new/board_files'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/alex/GitHub/zynq-ip-cores/chacha_1.0/chacha_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/alex/GitHub/zynq-ip-cores/test_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/alex/GitHub/zynq-ip-cores/chacha_1.0/chacha_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/alex/GitHub/zynq-ip-cores/test_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/zynq-ip-cores'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/alex/GitHub/zynq-ip-cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/alex/GitHub/zynq-ip-cores/present_1.0'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.shs:user:zycap:1.0'. The one found in IP location '/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap' will take precedence over the same IP in location /home/alex/GitHub/zynq-ip-cores/zycap
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6087.562 ; gain = 99.512 ; free physical = 3697 ; free virtual = 23763
update_compile_order -fileset sources_1
generate_target Simulation [get_files /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/axis_dwidth_converter_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_dwidth_converter_1'...
export_ip_user_files -of_objects [get_files /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/axis_dwidth_converter_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/axis_dwidth_converter_1.xci] -directory /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.ip_user_files -ipstatic_source_dir /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.cache/compile_simlib/questa} {ies=/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.cache/compile_simlib/ies} {vcs=/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/axis_dwidth_converter_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_dwidth_converter_0'...
export_ip_user_files -of_objects [get_files /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/axis_dwidth_converter_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/axis_dwidth_converter_0.xci] -directory /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.ip_user_files -ipstatic_source_dir /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.cache/compile_simlib/questa} {ies=/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.cache/compile_simlib/ies} {vcs=/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim/xsim.dir/present_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 10 15:44:51 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 6122.242 ; gain = 4.508 ; free physical = 1496 ; free virtual = 21561
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "present_tb_behav -key {Behavioral:sim_1:Functional:present_tb} -tclbatch {present_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source present_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'present_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 6203.758 ; gain = 86.023 ; free physical = 2137 ; free virtual = 22213
run all
$finish called at time : 1120 ns : File "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" Line 153
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1120 ns : File "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" Line 153
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 6361.207 ; gain = 0.000 ; free physical = 2393 ; free virtual = 19226
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 6361.207 ; gain = 0.000 ; free physical = 2264 ; free virtual = 19212
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 6361.207 ; gain = 0.000 ; free physical = 2264 ; free virtual = 19212
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 6361.207 ; gain = 0.000 ; free physical = 2235 ; free virtual = 19185
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1120 ns : File "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" Line 153
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6454.594 ; gain = 0.000 ; free physical = 2148 ; free virtual = 19124
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net sel is not permitted [/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v:95]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 6454.770 ; gain = 0.176 ; free physical = 2114 ; free virtual = 19100
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 6454.770 ; gain = 0.176 ; free physical = 2114 ; free virtual = 19100
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 6494.602 ; gain = 40.008 ; free physical = 2077 ; free virtual = 19062
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6510.531 ; gain = 0.000 ; free physical = 2069 ; free virtual = 19081
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6510.531 ; gain = 0.000 ; free physical = 2071 ; free virtual = 19082
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6510.531 ; gain = 0.000 ; free physical = 2071 ; free virtual = 19082
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 6510.531 ; gain = 0.000 ; free physical = 2035 ; free virtual = 19047
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 6516.531 ; gain = 0.004 ; free physical = 2059 ; free virtual = 19071
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6516.531 ; gain = 0.000 ; free physical = 2026 ; free virtual = 19039
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6516.531 ; gain = 0.000 ; free physical = 2026 ; free virtual = 19039
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 6516.531 ; gain = 0.004 ; free physical = 1973 ; free virtual = 18986
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6543.492 ; gain = 0.000 ; free physical = 2005 ; free virtual = 19020
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6543.492 ; gain = 0.000 ; free physical = 2003 ; free virtual = 19018
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6543.492 ; gain = 0.000 ; free physical = 2003 ; free virtual = 19018
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 6543.492 ; gain = 0.000 ; free physical = 1968 ; free virtual = 18983
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6559.500 ; gain = 0.000 ; free physical = 1999 ; free virtual = 19014
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6559.500 ; gain = 0.000 ; free physical = 1958 ; free virtual = 18968
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6559.500 ; gain = 0.000 ; free physical = 1958 ; free virtual = 18968
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 6559.500 ; gain = 0.000 ; free physical = 1930 ; free virtual = 18940
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6575.508 ; gain = 0.000 ; free physical = 2032 ; free virtual = 19022
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6575.508 ; gain = 0.000 ; free physical = 2028 ; free virtual = 19017
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6575.508 ; gain = 0.000 ; free physical = 2028 ; free virtual = 19017
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 6575.508 ; gain = 0.000 ; free physical = 1991 ; free virtual = 18981
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6591.516 ; gain = 0.000 ; free physical = 1910 ; free virtual = 18975
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6591.516 ; gain = 0.000 ; free physical = 1910 ; free virtual = 18975
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6591.516 ; gain = 0.000 ; free physical = 1910 ; free virtual = 18975
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 6591.516 ; gain = 0.000 ; free physical = 1873 ; free virtual = 18939
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 6607.523 ; gain = 0.000 ; free physical = 1985 ; free virtual = 18873
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6607.523 ; gain = 0.000 ; free physical = 2147 ; free virtual = 18945
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6607.523 ; gain = 0.000 ; free physical = 2147 ; free virtual = 18945
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 6607.523 ; gain = 0.000 ; free physical = 2050 ; free virtual = 18877
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6624.559 ; gain = 0.000 ; free physical = 2089 ; free virtual = 18917
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6624.559 ; gain = 0.000 ; free physical = 2139 ; free virtual = 18967
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6624.559 ; gain = 0.000 ; free physical = 2139 ; free virtual = 18967
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 6624.559 ; gain = 0.000 ; free physical = 2090 ; free virtual = 18919
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1120 ns : File "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" Line 153
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 6905.668 ; gain = 0.000 ; free physical = 1926 ; free virtual = 18804
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6905.668 ; gain = 0.000 ; free physical = 1937 ; free virtual = 18815
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6905.668 ; gain = 0.000 ; free physical = 1937 ; free virtual = 18815
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 6905.668 ; gain = 0.000 ; free physical = 1891 ; free virtual = 18768
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 6905.668 ; gain = 0.000 ; free physical = 2150 ; free virtual = 19031
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sources_1/imports/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 85c3cdb51f474e999210f823943532e6 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6905.668 ; gain = 0.000 ; free physical = 2197 ; free virtual = 19061
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6905.668 ; gain = 0.000 ; free physical = 2197 ; free virtual = 19061
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 6905.668 ; gain = 0.000 ; free physical = 2149 ; free virtual = 19014
save_wave_config {/home/alex/GitHub/zynq-ip-cores/present_1.0/present_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/alex/GitHub/zynq-ip-cores/present_1.0/present_tb_behav.wcfg
set_property xsim.view /home/alex/GitHub/zynq-ip-cores/present_1.0/present_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 6993.812 ; gain = 0.000 ; free physical = 1998 ; free virtual = 18978
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 12:12:15 2019...
