--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf -ucf
nexys3.ucf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35439 paths analyzed, 1134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.345ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_13 (SLICE_X15Y21.B4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_25 (FF)
  Destination:          seq_/rf_/rf_3_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.281ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.244 - 0.273)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_25 to seq_/rf_/rf_3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.BQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_25
    SLICE_X14Y20.B3      net (fanout=3)        1.535   seq_/rf_/rf_3<25>
    SLICE_X14Y20.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y4.B9        net (fanout=6)        0.810   seq_tx_data<9>
    DSP48_X0Y4.M13       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y21.B4      net (fanout=4)        1.600   seq_/alu_/mult_data<13>
    SLICE_X15Y21.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT51
                                                       seq_/rf_/rf_3_13
    -------------------------------------------------  ---------------------------
    Total                                      8.281ns (4.336ns logic, 3.945ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2 (FF)
  Destination:          seq_/rf_/rf_3_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.124ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2 to seq_/rf_/rf_3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.CQ      Tcko                  0.391   inst_wd<3>
                                                       inst_wd_2
    SLICE_X15Y17.B2      net (fanout=17)       1.705   inst_wd<2>
    SLICE_X15Y17.B       Tilo                  0.259   inst_wd<3>
                                                       seq_/rf_/Mmux_o_data_b81
    DSP48_X0Y4.A1        net (fanout=2)        1.012   seq_/rf_data_b<1>
    DSP48_X0Y4.M13       Tdspdo_A_M            2.835   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y21.B4      net (fanout=4)        1.600   seq_/alu_/mult_data<13>
    SLICE_X15Y21.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT51
                                                       seq_/rf_/rf_3_13
    -------------------------------------------------  ---------------------------
    Total                                      8.124ns (3.807ns logic, 4.317ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_1 (FF)
  Destination:          seq_/rf_/rf_3_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.987ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.244 - 0.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_1 to seq_/rf_/rf_3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.BQ      Tcko                  0.408   seq_/rf_/rf_3<3>
                                                       seq_/rf_/rf_3_1
    SLICE_X12Y16.B1      net (fanout=3)        1.079   seq_/rf_/rf_3<1>
    SLICE_X12Y16.B       Tilo                  0.205   seq_/rf_/rf_3<53>
                                                       seq_/rf_/Mmux_o_data_a81
    DSP48_X0Y4.B1        net (fanout=6)        1.009   seq_tx_data<1>
    DSP48_X0Y4.M13       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y21.B4      net (fanout=4)        1.600   seq_/alu_/mult_data<13>
    SLICE_X15Y21.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT51
                                                       seq_/rf_/rf_3_13
    -------------------------------------------------  ---------------------------
    Total                                      7.987ns (4.299ns logic, 3.688ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_51 (SLICE_X17Y16.A1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_25 (FF)
  Destination:          seq_/rf_/rf_3_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.246 - 0.273)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_25 to seq_/rf_/rf_3_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.BQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_25
    SLICE_X14Y20.B3      net (fanout=3)        1.535   seq_/rf_/rf_3<25>
    SLICE_X14Y20.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y4.B9        net (fanout=6)        0.810   seq_tx_data<9>
    DSP48_X0Y4.M3        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X17Y16.A1      net (fanout=4)        1.563   seq_/alu_/mult_data<3>
    SLICE_X17Y16.CLK     Tas                   0.322   seq_/rf_/rf_3<51>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT101
                                                       seq_/rf_/rf_3_51
    -------------------------------------------------  ---------------------------
    Total                                      8.244ns (4.336ns logic, 3.908ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2 (FF)
  Destination:          seq_/rf_/rf_3_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.246 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2 to seq_/rf_/rf_3_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.CQ      Tcko                  0.391   inst_wd<3>
                                                       inst_wd_2
    SLICE_X15Y17.B2      net (fanout=17)       1.705   inst_wd<2>
    SLICE_X15Y17.B       Tilo                  0.259   inst_wd<3>
                                                       seq_/rf_/Mmux_o_data_b81
    DSP48_X0Y4.A1        net (fanout=2)        1.012   seq_/rf_data_b<1>
    DSP48_X0Y4.M3        Tdspdo_A_M            2.835   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X17Y16.A1      net (fanout=4)        1.563   seq_/alu_/mult_data<3>
    SLICE_X17Y16.CLK     Tas                   0.322   seq_/rf_/rf_3<51>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT101
                                                       seq_/rf_/rf_3_51
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (3.807ns logic, 4.280ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_1 (FF)
  Destination:          seq_/rf_/rf_3_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_1 to seq_/rf_/rf_3_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.BQ      Tcko                  0.408   seq_/rf_/rf_3<3>
                                                       seq_/rf_/rf_3_1
    SLICE_X12Y16.B1      net (fanout=3)        1.079   seq_/rf_/rf_3<1>
    SLICE_X12Y16.B       Tilo                  0.205   seq_/rf_/rf_3<53>
                                                       seq_/rf_/Mmux_o_data_a81
    DSP48_X0Y4.B1        net (fanout=6)        1.009   seq_tx_data<1>
    DSP48_X0Y4.M3        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X17Y16.A1      net (fanout=4)        1.563   seq_/alu_/mult_data<3>
    SLICE_X17Y16.CLK     Tas                   0.322   seq_/rf_/rf_3<51>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT101
                                                       seq_/rf_/rf_3_51
    -------------------------------------------------  ---------------------------
    Total                                      7.950ns (4.299ns logic, 3.651ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_29 (SLICE_X14Y21.B4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_25 (FF)
  Destination:          seq_/rf_/rf_3_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.244 - 0.273)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_25 to seq_/rf_/rf_3_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.BQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_25
    SLICE_X14Y20.B3      net (fanout=3)        1.535   seq_/rf_/rf_3<25>
    SLICE_X14Y20.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y4.B9        net (fanout=6)        0.810   seq_tx_data<9>
    DSP48_X0Y4.M13       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y21.B4      net (fanout=4)        1.542   seq_/alu_/mult_data<13>
    SLICE_X14Y21.CLK     Tas                   0.289   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT51
                                                       seq_/rf_/rf_3_29
    -------------------------------------------------  ---------------------------
    Total                                      8.190ns (4.303ns logic, 3.887ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2 (FF)
  Destination:          seq_/rf_/rf_3_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2 to seq_/rf_/rf_3_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.CQ      Tcko                  0.391   inst_wd<3>
                                                       inst_wd_2
    SLICE_X15Y17.B2      net (fanout=17)       1.705   inst_wd<2>
    SLICE_X15Y17.B       Tilo                  0.259   inst_wd<3>
                                                       seq_/rf_/Mmux_o_data_b81
    DSP48_X0Y4.A1        net (fanout=2)        1.012   seq_/rf_data_b<1>
    DSP48_X0Y4.M13       Tdspdo_A_M            2.835   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y21.B4      net (fanout=4)        1.542   seq_/alu_/mult_data<13>
    SLICE_X14Y21.CLK     Tas                   0.289   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT51
                                                       seq_/rf_/rf_3_29
    -------------------------------------------------  ---------------------------
    Total                                      8.033ns (3.774ns logic, 4.259ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_1 (FF)
  Destination:          seq_/rf_/rf_3_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.244 - 0.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_1 to seq_/rf_/rf_3_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.BQ      Tcko                  0.408   seq_/rf_/rf_3<3>
                                                       seq_/rf_/rf_3_1
    SLICE_X12Y16.B1      net (fanout=3)        1.079   seq_/rf_/rf_3<1>
    SLICE_X12Y16.B       Tilo                  0.205   seq_/rf_/rf_3<53>
                                                       seq_/rf_/Mmux_o_data_a81
    DSP48_X0Y4.B1        net (fanout=6)        1.009   seq_tx_data<1>
    DSP48_X0Y4.M13       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y21.B4      net (fanout=4)        1.542   seq_/alu_/mult_data<13>
    SLICE_X14Y21.CLK     Tas                   0.289   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT51
                                                       seq_/rf_/rf_3_29
    -------------------------------------------------  ---------------------------
    Total                                      7.896ns (4.266ns logic, 3.630ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/rp_9 (SLICE_X12Y34.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_8 (FF)
  Destination:          uart_top_/tfifo_/rp_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_8 to uart_top_/tfifo_/rp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.200   uart_top_/tfifo_/rp<8>
                                                       uart_top_/tfifo_/rp_8
    SLICE_X12Y34.B5      net (fanout=2)        0.080   uart_top_/tfifo_/rp<8>
    SLICE_X12Y34.CLK     Tah         (-Th)    -0.121   uart_top_/tfifo_/rp<8>
                                                       uart_top_/tfifo_/Maccum_rp_xor<9>11
                                                       uart_top_/tfifo_/rp_9
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.321ns logic, 0.080ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_19 (SLICE_X16Y15.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_19 (FF)
  Destination:          seq_/rf_/rf_3_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_19 to seq_/rf_/rf_3_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.200   seq_/rf_/rf_3<19>
                                                       seq_/rf_/rf_3_19
    SLICE_X16Y15.D6      net (fanout=3)        0.022   seq_/rf_/rf_3<19>
    SLICE_X16Y15.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT101
                                                       seq_/rf_/rf_3_19
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_7 (SLICE_X12Y17.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_7 (FF)
  Destination:          seq_/rf_/rf_3_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_7 to seq_/rf_/rf_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.DQ      Tcko                  0.200   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_7
    SLICE_X12Y17.D6      net (fanout=3)        0.023   seq_/rf_/rf_3<7>
    SLICE_X12Y17.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<7>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT141
                                                       seq_/rf_/rf_3_7
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y16.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.345|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35439 paths, 0 nets, and 1494 connections

Design statistics:
   Minimum period:   8.345ns{1}   (Maximum frequency: 119.832MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 11 11:45:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



