#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000012388f0 .scope module, "spi_master_tb" "spi_master_tb" 2 3;
 .timescale -9 -12;
v0000000001293730_0 .net "busy", 0 0, v00000000011f3760_0;  1 drivers
v0000000001293410_0 .var "clk", 0 0;
v0000000001293f50_0 .var "clk_div_in", 15 0;
v00000000012930f0_0 .net "cs", 0 0, v0000000001238c10_0;  1 drivers
v0000000001293550_0 .net "done", 0 0, v0000000001293ff0_0;  1 drivers
v00000000012937d0_0 .net "irq", 0 0, v0000000001293e10_0;  1 drivers
v0000000001293870_0 .var "miso", 0 0;
v0000000001293910_0 .net "mosi", 0 0, v0000000001293230_0;  1 drivers
v0000000001293d70_0 .net "ready", 0 0, v0000000001293af0_0;  1 drivers
v00000000012939b0_0 .var "reset", 0 0;
v0000000001295be0_0 .net "rx_data", 7 0, v0000000001293690_0;  1 drivers
v0000000001294380_0 .net "sclk", 0 0, v0000000001293c30_0;  1 drivers
v0000000001294b00_0 .var "start", 0 0;
v00000000012947e0_0 .var "tx_data", 7 0;
E_0000000001221090 .event edge, v0000000001293ff0_0;
E_0000000001220e10 .event negedge, v0000000001293c30_0;
S_0000000001238a80 .scope module, "dut" "spi_master" 2 18, 3 3 0, S_00000000012388f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 16 "clk_div_in";
    .port_info 5 /OUTPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "ready";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 1 "irq";
    .port_info 10 /INPUT 1 "miso";
    .port_info 11 /OUTPUT 1 "mosi";
    .port_info 12 /OUTPUT 1 "sclk";
    .port_info 13 /OUTPUT 1 "cs";
P_00000000012154f0 .param/l "DEFAULT_CLK_DIV" 0 3 4, +C4<00000000000000000000000000000100>;
P_0000000001215528 .param/l "FINISH" 1 3 38, C4<11>;
P_0000000001215560 .param/l "IDLE" 1 3 36, C4<01>;
P_0000000001215598 .param/l "READY" 1 3 35, C4<00>;
P_00000000012155d0 .param/l "TRANSFER" 1 3 37, C4<10>;
v000000000121d120_0 .var "bit_cnt", 3 0;
v00000000011f3760_0 .var "busy", 0 0;
v00000000012230b0_0 .net "clk", 0 0, v0000000001293410_0;  1 drivers
v00000000011f30e0_0 .var "clk_cnt", 15 0;
v0000000001222dd0_0 .net "clk_div_in", 15 0, v0000000001293f50_0;  1 drivers
v0000000001222e70_0 .var "clk_div_reg", 15 0;
v0000000001238c10_0 .var "cs", 0 0;
v0000000001293ff0_0 .var "done", 0 0;
v0000000001293e10_0 .var "irq", 0 0;
v0000000001293eb0_0 .net "miso", 0 0, v0000000001293870_0;  1 drivers
v0000000001293230_0 .var "mosi", 0 0;
v0000000001293a50_0 .var "next_state", 1 0;
v0000000001293af0_0 .var "ready", 0 0;
v0000000001293b90_0 .net "reset", 0 0, v00000000012939b0_0;  1 drivers
v0000000001293690_0 .var "rx_data", 7 0;
v00000000012932d0_0 .var "rx_shift", 7 0;
v0000000001293c30_0 .var "sclk", 0 0;
v0000000001293cd0_0 .var "sclk_en", 0 0;
v00000000012934b0_0 .net "start", 0 0, v0000000001294b00_0;  1 drivers
v0000000001293190_0 .var "state", 1 0;
v00000000012935f0_0 .net "tx_data", 7 0, v00000000012947e0_0;  1 drivers
v0000000001293370_0 .var "tx_shift", 7 0;
E_00000000012213d0/0 .event edge, v0000000001293190_0, v00000000012934b0_0, v000000000121d120_0, v0000000001293c30_0;
E_00000000012213d0/1 .event edge, v00000000011f30e0_0;
E_00000000012213d0 .event/or E_00000000012213d0/0, E_00000000012213d0/1;
E_0000000001220f50 .event posedge, v0000000001293b90_0, v00000000012230b0_0;
    .scope S_0000000001238a80;
T_0 ;
    %wait E_0000000001220f50;
    %load/vec4 v0000000001293b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000011f30e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293c30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001293cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000011f30e0_0;
    %pad/u 32;
    %load/vec4 v0000000001222e70_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000011f30e0_0, 0;
    %load/vec4 v0000000001293c30_0;
    %inv;
    %assign/vec4 v0000000001293c30_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000000011f30e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000011f30e0_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000011f30e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293c30_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001238a80;
T_1 ;
    %wait E_0000000001220f50;
    %load/vec4 v0000000001293b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001293190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001293af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011f3760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001238c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001293690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001293370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000012932d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000121d120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293cd0_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000001222e70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001293a50_0;
    %assign/vec4 v0000000001293190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293e10_0, 0;
    %load/vec4 v0000000001293190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001293af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011f3760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001238c10_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011f3760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001238c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293cd0_0, 0;
    %load/vec4 v00000000012934b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011f3760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001238c10_0, 0;
    %load/vec4 v00000000012935f0_0;
    %assign/vec4 v0000000001293370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000012932d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000000000121d120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001293cd0_0, 0;
    %load/vec4 v0000000001222dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %load/vec4 v0000000001222dd0_0;
    %pad/u 32;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %pad/u 16;
    %assign/vec4 v0000000001222e70_0, 0;
    %vpi_call 3 104 "$display", "[SPI_MASTER] Start received: TX=0x%02h, CLK_DIV=%d", v00000000012935f0_0, v0000000001222dd0_0 {0 0 0};
T_1.7 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000000001293c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011f30e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v0000000001293370_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000001293230_0, 0;
    %load/vec4 v0000000001293370_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000000001293370_0, 0;
T_1.11 ;
    %load/vec4 v0000000001293c30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011f30e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v00000000012932d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000001293eb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012932d0_0, 0;
    %load/vec4 v000000000121d120_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.15, 5;
    %load/vec4 v000000000121d120_0;
    %subi 1, 0, 4;
    %assign/vec4 v000000000121d120_0, 0;
T_1.15 ;
T_1.13 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011f3760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001293ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001238c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001293cd0_0, 0;
    %load/vec4 v00000000012932d0_0;
    %assign/vec4 v0000000001293690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001293e10_0, 0;
    %vpi_call 3 130 "$display", "[SPI_MASTER] Transfer done: RX=0x%02h", v00000000012932d0_0 {0 0 0};
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001238a80;
T_2 ;
    %wait E_00000000012213d0;
    %load/vec4 v0000000001293190_0;
    %store/vec4 v0000000001293a50_0, 0, 2;
    %load/vec4 v0000000001293190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001293a50_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v00000000012934b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000001293a50_0, 0, 2;
T_2.5 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000000000121d120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001293c30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000011f30e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000001293a50_0, 0, 2;
T_2.7 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001293a50_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000012388f0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000000001293410_0;
    %inv;
    %store/vec4 v0000000001293410_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000012388f0;
T_4 ;
    %wait E_0000000001220e10;
    %load/vec4 v00000000012930f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000001293910_0;
    %assign/vec4 v0000000001293870_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000012388f0;
T_5 ;
    %vpi_call 2 45 "$dumpfile", "spi_master_tb.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000012388f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001293410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012939b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001294b00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000012947e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000001293f50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001293870_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012939b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v00000000012947e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001294b00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001294b00_0, 0, 1;
T_5.0 ;
    %load/vec4 v0000000001293550_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0000000001221090;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 65 "$display", "Sent: 0x%0h, Received: 0x%0h", v00000000012947e0_0, v0000000001295be0_0 {0 0 0};
    %load/vec4 v00000000012947e0_0;
    %load/vec4 v0000000001295be0_0;
    %cmp/e;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 2 68 "$display", " Test Passed" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 70 "$display", " Test Failed" {0 0 0};
T_5.3 ;
    %delay 50000, 0;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v00000000012947e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001294b00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001294b00_0, 0, 1;
T_5.4 ;
    %load/vec4 v0000000001293550_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0000000001221090;
    %jmp T_5.4;
T_5.5 ;
    %vpi_call 2 80 "$display", "Sent: 0x%0h, Received: 0x%0h", v00000000012947e0_0, v0000000001295be0_0 {0 0 0};
    %load/vec4 v00000000012947e0_0;
    %load/vec4 v0000000001295be0_0;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %vpi_call 2 82 "$display", "Test Passed" {0 0 0};
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 2 84 "$display", "Test Failed" {0 0 0};
T_5.7 ;
    %delay 50000, 0;
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "spi_master_tb.v";
    "spi_master.v";
