// Seed: 3157178201
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output tri1 id_2
    , id_19,
    output wand id_3,
    output tri0 id_4,
    input tri id_5,
    input wire id_6,
    output tri0 id_7,
    output wire id_8,
    input wor id_9,
    input tri id_10,
    output tri id_11
    , id_20,
    output wire id_12,
    input supply1 id_13,
    input tri1 id_14,
    output tri1 id_15
    , id_21#(
        .id_22(1),
        .id_23(1),
        .id_24(1'b0 + 1),
        .id_25(1),
        .id_26(1),
        .id_27(1 - -1)
    ),
    input tri id_16,
    output tri1 id_17
);
  wire id_28;
endmodule
module module_1 #(
    parameter id_10 = 32'd15,
    parameter id_11 = 32'd17,
    parameter id_26 = 32'd81,
    parameter id_5  = 32'd93
) (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    input tri id_4,
    input wor _id_5,
    input wire id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri1 _id_10,
    output uwire _id_11,
    output wire id_12,
    output supply1 id_13,
    input tri id_14,
    output wor id_15,
    input wand id_16
    , id_20,
    output supply1 id_17,
    input supply0 id_18
);
  module_0 modCall_1 (
      id_6,
      id_4,
      id_15,
      id_13,
      id_17,
      id_4,
      id_8,
      id_13,
      id_17,
      id_7,
      id_18,
      id_9,
      id_12,
      id_0,
      id_1,
      id_15,
      id_2,
      id_9
  );
  wire id_21;
  ;
  assign id_17 = 1;
  wire id_22;
  wire id_23 = id_21;
  logic [1 : id_10] id_24, id_25;
  logic _id_26;
  ;
  assign #id_27 id_26 = id_20;
  wire id_28;
  ;
  logic [id_26  <=  id_5 : id_11  ==?  1] id_29;
  wor ["" : id_5] id_30 = 1;
endmodule
