<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/synlog/OneBitSDR_impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>CIC_12s_72s_4096s_8s_12s_1|data_clk_derived_clock</data>
<data>200.0 MHz</data>
<data>128.2 MHz</data>
<data>-2.802</data>
</row>
<row>
<data>PLL|CLKOP_inferred_clock</data>
<data>200.0 MHz</data>
<data>128.2 MHz</data>
<data>-0.391</data>
</row>
<row>
<data>uart_rx_87s_0_1_2_3_4|UartClk_1_derived_clock[2]</data>
<data>200.0 MHz</data>
<data>202.1 MHz</data>
<data>0.612</data>
</row>
<row>
<data>uart_rx_87s_0_1_2_3_4|UartClk_derived_clock[2]</data>
<data>200.0 MHz</data>
<data>202.1 MHz</data>
<data>0.052</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>610.5 MHz</data>
<data>3.362</data>
</row>
</report_table>
