$date
	Sat Nov 26 18:48:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module fifo_tb $end
$var wire 1 ! BO0 $end
$var wire 1 " BO1 $end
$var wire 32 # OD [31:0] $end
$var wire 1 $ FIFOFULL $end
$var wire 1 % FIFOEMPTY $end
$var wire 1 & BOEQ3 $end
$var wire 1 ' BOEQ0 $end
$var reg 1 ( ACR_WR $end
$var reg 1 ) DECFIFO $end
$var reg 1 * H_0C $end
$var reg 32 + ID [31:0] $end
$var reg 1 , INCBO $end
$var reg 1 - INCFIFO $end
$var reg 1 . INCNI $end
$var reg 1 / INCNO $end
$var reg 1 0 LBYTE_ $end
$var reg 1 1 LHWORD $end
$var reg 1 2 LLWORD $end
$var reg 1 3 MID25 $end
$var reg 1 4 RST_FIFO_ $end
$scope module dut_fifo $end
$var wire 1 ( ACR_WR $end
$var wire 1 ! BO0 $end
$var wire 1 " BO1 $end
$var wire 1 ) DECFIFO $end
$var wire 1 * H_0C $end
$var wire 32 5 ID [31:0] $end
$var wire 1 , INCBO $end
$var wire 1 - INCFIFO $end
$var wire 1 . INCNI $end
$var wire 1 / INCNO $end
$var wire 1 0 LBYTE_ $end
$var wire 1 1 LHWORD $end
$var wire 1 2 LLWORD $end
$var wire 1 3 MID25 $end
$var wire 32 6 OD [31:0] $end
$var wire 1 4 RST_FIFO_ $end
$var wire 3 7 WRITE_PTR [2:0] $end
$var wire 1 8 UUWS $end
$var wire 1 9 UMWS $end
$var wire 3 : READ_PTR [2:0] $end
$var wire 1 ; LMWS $end
$var wire 1 < LLWS $end
$var wire 1 $ FIFOFULL $end
$var wire 1 % FIFOEMPTY $end
$var wire 2 = BYTE_PTR [1:0] $end
$var wire 1 & BOEQ3 $end
$var wire 1 ' BOEQ0 $end
$scope module u_byte_ptr $end
$var wire 1 ( ACR_WR $end
$var wire 1 > BO1_CLK $end
$var wire 1 * H_0C $end
$var wire 1 , INCBO $end
$var wire 1 3 MID25 $end
$var wire 1 4 RST_FIFO_ $end
$var wire 2 ? PTR [1:0] $end
$var wire 1 @ MUXZ $end
$var reg 1 A BO0 $end
$var reg 1 B BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 ) DECFIFO $end
$var wire 1 - INCFIFO $end
$var wire 1 4 RST_FIFO_ $end
$var wire 1 C clk $end
$var reg 3 D COUNT [2:0] $end
$var reg 1 % FIFOEMPTY $end
$var reg 1 $ FIFOFULL $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 . CLK $end
$var wire 1 4 RST_FIFO_ $end
$var reg 3 E COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 / CLK $end
$var wire 1 4 RST_FIFO_ $end
$var reg 3 F COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 0 LBYTE_ $end
$var wire 1 1 LHWORD $end
$var wire 1 2 LLWORD $end
$var wire 1 < LLWS $end
$var wire 1 ; LMWS $end
$var wire 2 G PTR [1:0] $end
$var wire 1 9 UMWS $end
$var wire 1 8 UUWS $end
$var wire 1 H BO1 $end
$var wire 1 I BO0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0I
xH
bx0 G
b0 F
b0 E
b0 D
0C
xB
0A
x@
bx0 ?
x>
bx0 =
x<
x;
b0 :
x9
x8
b0 7
bx 6
bx 5
04
x3
x2
x1
x0
x/
x.
0-
x,
bx +
x*
0)
x(
x'
0&
1%
0$
bx #
z"
z!
$end
#200
14
#400
0%
b1 D
1C
1-
#600
0C
0-
#800
b10 D
1C
1-
#1000
0C
0-
#1200
b11 D
1C
1-
#1400
0C
0-
#1600
b100 D
1C
1-
#1800
0C
0-
#2000
b101 D
1C
1-
#2200
0C
0-
#2400
b110 D
1C
1-
#2600
0C
0-
#2800
b111 D
1C
1-
#3000
0C
0-
#3200
1$
1C
1-
#3400
0C
0-
#3600
0$
b110 D
1C
1)
#3800
0C
0)
#4000
b101 D
1C
1)
#4200
0C
0)
#4400
b100 D
1C
1)
#4600
0C
0)
#4800
b11 D
1C
1)
#5000
0C
0)
#5200
b10 D
1C
1)
#5400
0C
0)
#5600
b1 D
1C
1)
#5800
0C
0)
#6000
b0 D
1C
1)
#6200
0C
0)
#6400
1%
1C
1)
#6600
0C
0)
#6800
1C
0.
04
1)
#7000
14
#7200
b1 7
b1 E
1.
#7400
0.
#7600
b10 7
b10 E
1.
#7800
0.
#8000
b11 7
b11 E
1.
#8200
0.
#8400
b100 7
b100 E
1.
#8600
0.
#8800
b101 7
b101 E
1.
#9000
0.
#9200
b110 7
b110 E
1.
#9400
0.
#9600
b111 7
b111 E
1.
#9800
0.
#10000
b0 7
b0 E
1.
#10200
0/
04
0.
#10400
14
#10600
b1 :
b1 F
1/
#10800
0/
#11000
b10 :
b10 F
1/
#11200
0/
#11400
b11 :
b11 F
1/
#11600
0/
#11800
b100 :
b100 F
1/
#12000
0/
#12200
b101 :
b101 F
1/
#12400
0/
#12600
b110 :
b110 F
1/
#12800
0/
#13000
b111 :
b111 F
1/
#13200
0/
#13400
b0 :
b0 F
1/
#13600
0<
09
0>
03
0(
0*
02
01
00
0,
04
b1010101010101010101010101010101 +
b1010101010101010101010101010101 5
0/
#13800
14
#14000
bx01010101xxxxxxxx01010101 #
bx01010101xxxxxxxx01010101 6
08
0;
x<
x9
1I
x&
0'
bx1 =
bx1 ?
bx1 G
1A
1>
1,
#14200
0>
0,
#14400
b1010101010101010101010101010101 #
b1010101010101010101010101010101 6
x8
x;
0<
09
0I
0&
x'
bx0 =
bx0 ?
bx0 G
0A
1>
1,
#14600
0>
0,
#14800
08
0;
x<
x9
1I
x&
0'
bx1 =
bx1 ?
bx1 G
1A
1>
1,
#15000
0>
0,
#15200
x8
x;
0<
09
0I
0&
x'
bx0 =
bx0 ?
bx0 G
0A
1>
1,
#15400
0>
0,
#15600
1@
1*
04
0,
#15800
14
#16000
08
0;
1<
1H
1I
1B
1&
0'
b11 =
b11 ?
b11 G
1A
1>
1,
#16200
0>
0,
#16400
1;
0<
0I
0&
b10 =
b10 ?
b10 G
0A
1>
1,
#16600
0>
0,
#16800
0@
13
04
0,
#16920
14
#17120
0;
19
0H
1I
0B
0&
b1 =
b1 ?
b1 G
1A
1>
1,
#17320
0>
0,
#17520
18
09
0I
1'
b0 =
b0 ?
b0 G
0A
1>
1,
#17720
0>
0,
#17920
08
19
1I
0'
b1 =
b1 ?
b1 G
1A
1>
1,
#18120
bx #
bx 6
b1 :
b1 F
1/
#18320
0/
#18520
b10 :
b10 F
1/
#18720
0/
#18920
b11 :
b11 F
1/
#19120
0/
#19320
b100 :
b100 F
1/
#19520
0/
#19720
b101 :
b101 F
1/
#19920
0/
#20120
b110 :
b110 F
1/
#20320
0/
#20520
b111 :
b111 F
1/
#20720
0/
#20920
b1010101010101010101010101010101 #
b1010101010101010101010101010101 6
b0 :
b0 F
1/
#21120
0/
