// Seed: 4150537024
module module_0 (
    output wire id_0,
    output wor id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output wand id_7,
    output supply0 id_8,
    output supply1 id_9,
    output wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    output tri id_14,
    input wor id_15
);
endmodule
module module_1 #(
    parameter id_0 = 32'd33
) (
    input supply0 _id_0,
    output tri1 id_1,
    input tri id_2
);
  wire [id_0  ==  -1 : -1 'b0] id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
