#
# Constraints generated by Synplify Pro map510rc, Build 068R
#

# Period Constraints

#Begin clock constraints
NET "gnum_interface_block.cmp_clk_in.buf_P_clk" TNM_NET = "gnum_interface_block_cmp_clk_in_buf_P_clk"; 
TIMESPEC "TS_gnum_interface_block_cmp_clk_in_buf_P_clk" = PERIOD "gnum_interface_block_cmp_clk_in_buf_P_clk" 5.000 ns HIGH 50.00%; 
NET "gnum_interface_block.cmp_clk_in.buf_pll_fb_clk" TNM_NET = "gnum_interface_block_cmp_clk_in_buf_pll_fb_clk"; 
TIMESPEC "TS_gnum_interface_block_cmp_clk_in_buf_pll_fb_clk" = PERIOD "gnum_interface_block_cmp_clk_in_buf_pll_fb_clk" 5.000 ns HIGH 50.00%; 
NET "gnum_interface_block.cmp_clk_in.rx_pllout_x1" TNM_NET = "gnum_interface_block_cmp_clk_in_rx_pllout_x1"; 
TIMESPEC "TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1" = PERIOD "gnum_interface_block_cmp_clk_in_rx_pllout_x1" 5.000 ns HIGH 50.00%; 
NET "spec_clk_i" TNM_NET = "spec_clk_i"; 
TIMESPEC "TS_spec_clk_i" = PERIOD "spec_clk_i" 50.000 ns HIGH 50.00%; 
NET "tdc_clk_p_i" TNM_NET = "tdc_clk_p_i"; 
TIMESPEC "TS_tdc_clk_p_i" = PERIOD "tdc_clk_p_i" 8.000 ns HIGH 50.00%; 
#End clock constraints

# Output Constraints
NET "pll_cs_o" TNM = "pll_cs_o"; 
NET "pll_sdi_o" TNM = "pll_cs_o"; 
NET "pll_sclk_o" TNM = "pll_cs_o"; 
TIMEGRP "pll_cs_o" OFFSET = OUT: 48.000 : AFTER  spec_clk_i; 
NET "start_dis_o" TNM = "start_dis_o"; 
NET "start_from_fpga_o" TNM = "start_dis_o"; 
NET "cs_n_o" TNM = "start_dis_o"; 
NET "rd_n_o" TNM = "start_dis_o"; 
NET "wr_n_o" TNM = "start_dis_o"; 
NET "data_bus_io(*)" TNM = "start_dis_o"; 
NET "address_o(*)" TNM = "start_dis_o"; 
TIMEGRP "start_dis_o" OFFSET = OUT: 6.000 : AFTER  tdc_clk_p_i; 
NET "rx_error_o" TNM = "rx_error_o"; 
NET "l2p_edb_o" TNM = "rx_error_o"; 
TIMESPEC TS_rx_error_o_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = FROM "gnum_interface_block_cmp_clk_in_rx_pllout_x1" TO "rx_error_o" 3.000 ns; 
# Input Constraints
NET "acam_refclk_i" TNM = "acam_refclk_i"; 
NET "ef1_i" TNM = "acam_refclk_i"; 
NET "ef2_i" TNM = "acam_refclk_i"; 
NET "lf1_i" TNM = "acam_refclk_i"; 
NET "lf2_i" TNM = "acam_refclk_i"; 
NET "data_bus_io(*)" TNM = "acam_refclk_i"; 
TIMEGRP "acam_refclk_i" OFFSET = IN: 6.000 : BEFORE  tdc_clk_p_i; 
NET "l2p_rdy_i" TNM = "l2p_rdy_i"; 
TIMESPEC TS_l2p_rdy_i_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = FROM "l2p_rdy_i" TO "gnum_interface_block_cmp_clk_in_rx_pllout_x1" 3.000 ns; 

# 1037 : define_false_path -from { p:spec_aux0_i }

NET "spec_aux0_i" TNM = "from_1037_0";
TIMESPEC "TS_1037_0" = FROM "from_1037_0" TIG;

# 1038 : define_false_path -from { p:spec_aux1_i }

NET "spec_aux1_i" TNM = "from_1038_0";
TIMESPEC "TS_1038_0" = FROM "from_1038_0" TIG;

# 1039 : define_false_path -to { p:spec_aux2_o }

NET "spec_aux2_o" TNM = "to_1039_0";
TIMESPEC "TS_1039_0" = TO "to_1039_0" TIG;

# 1040 : define_false_path -to { p:spec_aux3_o }

NET "spec_aux3_o" TNM = "to_1040_0";
TIMESPEC "TS_1040_0" = TO "to_1040_0" TIG;

# 1043 : define_false_path -to { p:spec_led_green_o }

NET "spec_led_green_o" TNM = "to_1043_0";
TIMESPEC "TS_1043_0" = TO "to_1043_0" TIG;

# 1044 : define_false_path -to { p:spec_led_red_o }

NET "spec_led_red_o" TNM = "to_1044_0";
TIMESPEC "TS_1044_0" = TO "to_1044_0" TIG;

# 1045 : define_false_path -to { p:tdc_led_status_o }

NET "tdc_led_status_o" TNM = "to_1045_0";
TIMESPEC "TS_1045_0" = TO "to_1045_0" TIG;


# Unused constraints (intentionally commented out)
# define_false_path -to { p:spec_aux4_o }
# define_false_path -to { p:spec_aux5_o }
# define_false_path -to { p:tdc_led_trig1_o }
# define_false_path -to { p:tdc_led_trig2_o }
# define_false_path -to { p:tdc_led_trig3_o }
# define_false_path -to { p:tdc_led_trig4_o }
# define_false_path -to { p:tdc_led_trig5_o }

# Location Constraints
PIN "clks_rsts_mgment.spec_clk_gbuf.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "clks_rsts_mgment.tdc_clk125_gbuf.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "gnum_interface_block.cmp_clk_in.bufg_135.O" CLOCK_DEDICATED_ROUTE = FALSE;

# End of generated constraints
