<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUCallLowering.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUCallLowering.cpp.html'>AMDGPUCallLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp - Call lowering -----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file implements the lowering of LLVM calls to machine code calls for</i></td></tr>
<tr><th id="11">11</th><td><i>/// GlobalISel.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPUCallLowering.h.html">"AMDGPUCallLowering.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUISelLowering.h.html">"AMDGPUISelLowering.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIISelLowering.h.html">"SIISelLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/Analysis.h.html">"llvm/CodeGen/Analysis.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/LowLevelTypeImpl.h.html">"llvm/Support/LowLevelTypeImpl.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>namespace</b> {</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::OutgoingArgHandler" title='(anonymous namespace)::OutgoingArgHandler' data-ref="(anonymousnamespace)::OutgoingArgHandler">OutgoingArgHandler</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler">ValueHandler</a> {</td></tr>
<tr><th id="34">34</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118OutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssi13295787" title='(anonymous namespace)::OutgoingArgHandler::OutgoingArgHandler' data-type='void (anonymous namespace)::OutgoingArgHandler::OutgoingArgHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstrBuilder MIB, CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssi13295787">OutgoingArgHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="1MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1MIRBuilder">MIRBuilder</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="2MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="2MRI">MRI</dfn>,</td></tr>
<tr><th id="35">35</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="3MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="3MIB">MIB</dfn>, <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col4 decl" id="4AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="4AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="36">36</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler">ValueHandler</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandlerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE" title='llvm::CallLowering::ValueHandler::ValueHandler' data-ref="_ZN4llvm12CallLowering12ValueHandlerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE">(</a><a class="local col1 ref" href="#1MIRBuilder" title='MIRBuilder' data-ref="1MIRBuilder">MIRBuilder</a>, <a class="local col2 ref" href="#2MRI" title='MRI' data-ref="2MRI">MRI</a>, <a class="local col4 ref" href="#4AssignFn" title='AssignFn' data-ref="4AssignFn">AssignFn</a>), <a class="tu member" href="#(anonymousnamespace)::OutgoingArgHandler::MIB" title='(anonymous namespace)::OutgoingArgHandler::MIB' data-use='w' data-ref="(anonymousnamespace)::OutgoingArgHandler::MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_">(</a><a class="local col3 ref" href="#3MIB" title='MIB' data-ref="3MIB">MIB</a>) {}</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="tu decl" id="(anonymousnamespace)::OutgoingArgHandler::MIB" title='(anonymous namespace)::OutgoingArgHandler::MIB' data-type='llvm::MachineInstrBuilder' data-ref="(anonymousnamespace)::OutgoingArgHandler::MIB">MIB</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <em>unsigned</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118OutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" title='(anonymous namespace)::OutgoingArgHandler::getStackAddress' data-type='unsigned int (anonymous namespace)::OutgoingArgHandler::getStackAddress(uint64_t Size, int64_t Offset, llvm::MachinePointerInfo &amp; MPO)' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE">getStackAddress</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="5Size" title='Size' data-type='uint64_t' data-ref="5Size">Size</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="6Offset" title='Offset' data-type='int64_t' data-ref="6Offset">Offset</dfn>,</td></tr>
<tr><th id="41">41</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col7 decl" id="7MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="7MPO">MPO</dfn>) override {</td></tr>
<tr><th id="42">42</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;not implemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp&quot;, 42)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not implemented"</q>);</td></tr>
<tr><th id="43">43</th><td>  }</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118OutgoingArgHandler20assignValueToAddressEjjmRN4llvm18MachinePointerInfoERNS1_11CCValAssignE" title='(anonymous namespace)::OutgoingArgHandler::assignValueToAddress' data-type='void (anonymous namespace)::OutgoingArgHandler::assignValueToAddress(unsigned int ValVReg, unsigned int Addr, uint64_t Size, llvm::MachinePointerInfo &amp; MPO, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandler20assignValueToAddressEjjmRN4llvm18MachinePointerInfoERNS1_11CCValAssignE">assignValueToAddress</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="8ValVReg" title='ValVReg' data-type='unsigned int' data-ref="8ValVReg">ValVReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9Addr" title='Addr' data-type='unsigned int' data-ref="9Addr">Addr</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="10Size" title='Size' data-type='uint64_t' data-ref="10Size">Size</dfn>,</td></tr>
<tr><th id="46">46</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col1 decl" id="11MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="11MPO">MPO</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col2 decl" id="12VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="12VA">VA</dfn>) override {</td></tr>
<tr><th id="47">47</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;not implemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp&quot;, 47)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not implemented"</q>);</td></tr>
<tr><th id="48">48</th><td>  }</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118OutgoingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE" title='(anonymous namespace)::OutgoingArgHandler::assignValueToReg' data-type='void (anonymous namespace)::OutgoingArgHandler::assignValueToReg(unsigned int ValVReg, unsigned int PhysReg, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE">assignValueToReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13ValVReg" title='ValVReg' data-type='unsigned int' data-ref="13ValVReg">ValVReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14PhysReg" title='PhysReg' data-type='unsigned int' data-ref="14PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="51">51</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col5 decl" id="15VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="15VA">VA</dfn>) override {</td></tr>
<tr><th id="52">52</th><td>    <a class="tu member" href="#(anonymousnamespace)::OutgoingArgHandler::MIB" title='(anonymous namespace)::OutgoingArgHandler::MIB' data-use='m' data-ref="(anonymousnamespace)::OutgoingArgHandler::MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col4 ref" href="#14PhysReg" title='PhysReg' data-ref="14PhysReg">PhysReg</a>);</td></tr>
<tr><th id="53">53</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col4 ref" href="#14PhysReg" title='PhysReg' data-ref="14PhysReg">PhysReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col3 ref" href="#13ValVReg" title='ValVReg' data-ref="13ValVReg">ValVReg</a>);</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118OutgoingArgHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoERNS1_7CCStateE" title='(anonymous namespace)::OutgoingArgHandler::assignArg' data-type='bool (anonymous namespace)::OutgoingArgHandler::assignArg(unsigned int ValNo, llvm::MVT ValVT, llvm::MVT LocVT, CCValAssign::LocInfo LocInfo, const CallLowering::ArgInfo &amp; Info, llvm::CCState &amp; State)' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoERNS1_7CCStateE">assignArg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16ValNo" title='ValNo' data-type='unsigned int' data-ref="16ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="17ValVT" title='ValVT' data-type='llvm::MVT' data-ref="17ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="18LocVT" title='LocVT' data-type='llvm::MVT' data-ref="18LocVT">LocVT</dfn>,</td></tr>
<tr><th id="57">57</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> <dfn class="local col9 decl" id="19LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo' data-ref="19LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="58">58</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> &amp;<dfn class="local col0 decl" id="20Info" title='Info' data-type='const CallLowering::ArgInfo &amp;' data-ref="20Info">Info</dfn>,</td></tr>
<tr><th id="59">59</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col1 decl" id="21State" title='State' data-type='llvm::CCState &amp;' data-ref="21State">State</dfn>) override {</td></tr>
<tr><th id="60">60</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::AssignFn" title='llvm::CallLowering::ValueHandler::AssignFn' data-ref="llvm::CallLowering::ValueHandler::AssignFn">AssignFn</a>(<a class="local col6 ref" href="#16ValNo" title='ValNo' data-ref="16ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#17ValVT" title='ValVT' data-ref="17ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#18LocVT" title='LocVT' data-ref="18LocVT">LocVT</a>, <a class="local col9 ref" href="#19LocInfo" title='LocInfo' data-ref="19LocInfo">LocInfo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col0 ref" href="#20Info" title='Info' data-ref="20Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>, <a class="local col1 ref" href="#21State" title='State' data-ref="21State">State</a>);</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td>};</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def" id="_ZN4llvm18AMDGPUCallLoweringC1ERKNS_20AMDGPUTargetLoweringE" title='llvm::AMDGPUCallLowering::AMDGPUCallLowering' data-ref="_ZN4llvm18AMDGPUCallLoweringC1ERKNS_20AMDGPUTargetLoweringE">AMDGPUCallLowering</dfn>(<em>const</em> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a> &amp;<dfn class="local col2 decl" id="22TLI" title='TLI' data-type='const llvm::AMDGPUTargetLowering &amp;' data-ref="22TLI">TLI</dfn>)</td></tr>
<tr><th id="67">67</th><td>  : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLoweringC1EPKNS_14TargetLoweringE" title='llvm::CallLowering::CallLowering' data-ref="_ZN4llvm12CallLoweringC1EPKNS_14TargetLoweringE">(</a>&amp;<a class="local col2 ref" href="#22TLI" title='TLI' data-ref="22TLI">TLI</a>) {</td></tr>
<tr><th id="68">68</th><td>}</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><em>bool</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm18AMDGPUCallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefIjEE" title='llvm::AMDGPUCallLowering::lowerReturn' data-ref="_ZNK4llvm18AMDGPUCallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefIjEE">lowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="23MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="23MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="24Val" title='Val' data-type='const llvm::Value *' data-ref="24Val">Val</dfn>,</td></tr>
<tr><th id="72">72</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="25VRegs" title='VRegs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="25VRegs">VRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="26MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="26MF">MF</dfn> = <a class="local col3 ref" href="#23MIRBuilder" title='MIRBuilder' data-ref="23MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="27MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="27MRI">MRI</dfn> = <a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="76">76</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="28MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="28MFI">MFI</dfn> = <a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="77">77</th><td>  <a class="local col8 ref" href="#28MFI" title='MFI' data-ref="28MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb" title='llvm::SIMachineFunctionInfo::setIfReturnsVoid' data-ref="_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb">setIfReturnsVoid</a>(!<a class="local col4 ref" href="#24Val" title='Val' data-ref="24Val">Val</a>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <b>if</b> (!<a class="local col4 ref" href="#24Val" title='Val' data-ref="24Val">Val</a>) {</td></tr>
<tr><th id="80">80</th><td>    MIRBuilder.buildInstr(AMDGPU::<span class='error' title="no member named &apos;S_ENDPGM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ENDPGM</span>).addImm(<var>0</var>);</td></tr>
<tr><th id="81">81</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="82">82</th><td>  }</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29VReg" title='VReg' data-type='unsigned int' data-ref="29VReg">VReg</dfn> = <a class="local col5 ref" href="#25VRegs" title='VRegs' data-ref="25VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="30F" title='F' data-type='const llvm::Function &amp;' data-ref="30F">F</dfn> = <a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="87">87</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="31DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="31DL">DL</dfn> = <a class="local col0 ref" href="#30F" title='F' data-ref="30F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="88">88</th><td>  <b>if</b> (!<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col0 ref" href="#30F" title='F' data-ref="30F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()))</td></tr>
<tr><th id="89">89</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <em>const</em> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a> &amp;<dfn class="local col2 decl" id="32TLI" title='TLI' data-type='const llvm::AMDGPUTargetLowering &amp;' data-ref="32TLI">TLI</dfn> = *<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>&gt;();</td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="33SplitVTs" title='SplitVTs' data-type='SmallVector&lt;llvm::EVT, 4&gt;' data-ref="33SplitVTs">SplitVTs</dfn>;</td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="34Offsets" title='Offsets' data-type='SmallVector&lt;uint64_t, 4&gt;' data-ref="34Offsets">Offsets</dfn>;</td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> <dfn class="local col5 decl" id="35OrigArg" title='OrigArg' data-type='llvm::CallLowering::ArgInfo' data-ref="35OrigArg">OrigArg</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb">{</a><a class="local col9 ref" href="#29VReg" title='VReg' data-ref="29VReg">VReg</a>, <a class="local col4 ref" href="#24Val" title='Val' data-ref="24Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()};</td></tr>
<tr><th id="96">96</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" title='llvm::CallLowering::setArgFlags' data-ref="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_">setArgFlags</a>(<span class='refarg'><a class="local col5 ref" href="#35OrigArg" title='OrigArg' data-ref="35OrigArg">OrigArg</a></span>, <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList::AttrIndex::ReturnIndex" title='llvm::AttributeList::AttrIndex::ReturnIndex' data-ref="llvm::AttributeList::AttrIndex::ReturnIndex">ReturnIndex</a>, <a class="local col1 ref" href="#31DL" title='DL' data-ref="31DL">DL</a>, <a class="local col0 ref" href="#30F" title='F' data-ref="30F">F</a>);</td></tr>
<tr><th id="97">97</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/Analysis.h.html#_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm" title='llvm::ComputeValueVTs' data-ref="_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm">ComputeValueVTs</a>(<a class="local col2 ref" href="#32TLI" title='TLI' data-ref="32TLI">TLI</a>, <a class="local col1 ref" href="#31DL" title='DL' data-ref="31DL">DL</a>, <a class="local col5 ref" href="#35OrigArg" title='OrigArg' data-ref="35OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a>, <span class='refarg'><a class="local col3 ref" href="#33SplitVTs" title='SplitVTs' data-ref="33SplitVTs">SplitVTs</a></span>, &amp;<a class="local col4 ref" href="#34Offsets" title='Offsets' data-ref="34Offsets">Offsets</a>, <var>0</var>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="36SplitArgs" title='SplitArgs' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="36SplitArgs">SplitArgs</dfn>;</td></tr>
<tr><th id="100">100</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col7 decl" id="37AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="37AssignFn">AssignFn</dfn> = <a class="member" href="AMDGPUCallLowering.h.html#_ZN4llvm18AMDGPUCallLowering19CCAssignFnForReturnEjb" title='llvm::AMDGPUCallLowering::CCAssignFnForReturn' data-ref="_ZN4llvm18AMDGPUCallLowering19CCAssignFnForReturnEjb">CCAssignFnForReturn</a>(<a class="local col0 ref" href="#30F" title='F' data-ref="30F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>(), <b>false</b>);</td></tr>
<tr><th id="101">101</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="38i" title='i' data-type='unsigned int' data-ref="38i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="39e" title='e' data-type='unsigned int' data-ref="39e">e</dfn> = <a class="local col4 ref" href="#34Offsets" title='Offsets' data-ref="34Offsets">Offsets</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a> != <a class="local col9 ref" href="#39e" title='e' data-ref="39e">e</a>; ++<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>) {</td></tr>
<tr><th id="102">102</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="40SplitTy" title='SplitTy' data-type='llvm::Type *' data-ref="40SplitTy">SplitTy</dfn> = <a class="local col3 ref" href="#33SplitVTs" title='SplitVTs' data-ref="33SplitVTs">SplitVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col0 ref" href="#30F" title='F' data-ref="30F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>);</td></tr>
<tr><th id="103">103</th><td>    <a class="local col6 ref" href="#36SplitArgs" title='SplitArgs' data-ref="36SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb">{</a><a class="local col5 ref" href="#25VRegs" title='VRegs' data-ref="25VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>]</a>, <a class="local col0 ref" href="#40SplitTy" title='SplitTy' data-ref="40SplitTy">SplitTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col5 ref" href="#35OrigArg" title='OrigArg' data-ref="35OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>, <a class="local col5 ref" href="#35OrigArg" title='OrigArg' data-ref="35OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::IsFixed" title='llvm::CallLowering::ArgInfo::IsFixed' data-ref="llvm::CallLowering::ArgInfo::IsFixed">IsFixed</a>});</td></tr>
<tr><th id="104">104</th><td>  }</td></tr>
<tr><th id="105">105</th><td>  <em>auto</em> <dfn class="local col1 decl" id="41RetInstr" title='RetInstr' data-type='llvm::MachineInstrBuilder' data-ref="41RetInstr">RetInstr</dfn> = <a class="local col3 ref" href="#23MIRBuilder" title='MIRBuilder' data-ref="23MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj" title='llvm::MachineIRBuilder::buildInstrNoInsert' data-ref="_ZN4llvm16MachineIRBuilder18buildInstrNoInsertEj">buildInstrNoInsert</a>(<span class="namespace"><span class='error' title="no member named &apos;SI_RETURN_TO_EPILOG&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;AMDGPUISD::RETURN_TO_EPILOG&apos;?">AMDGPU</span>::<a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG" title='llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG' data-ref="llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG">SI_RETURN_TO_EPILOG</a></span>);</td></tr>
<tr><th id="106">106</th><td>  <a class="tu type" href="#(anonymousnamespace)::OutgoingArgHandler" title='(anonymous namespace)::OutgoingArgHandler' data-ref="(anonymousnamespace)::OutgoingArgHandler">OutgoingArgHandler</a> <dfn class="local col2 decl" id="42Handler" title='Handler' data-type='(anonymous namespace)::OutgoingArgHandler' data-ref="42Handler">Handler</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_118OutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssi13295787" title='(anonymous namespace)::OutgoingArgHandler::OutgoingArgHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_118OutgoingArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoENS1_19MachineInstrBuilderEPFbjNS1_3MVTES7_NS1_11CCValAssi13295787">(</a><a class="local col3 ref" href="#23MIRBuilder" title='MIRBuilder' data-ref="23MIRBuilder">MIRBuilder</a>, <a class="local col7 ref" href="#27MRI" title='MRI' data-ref="27MRI">MRI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col1 ref" href="#41RetInstr" title='RetInstr' data-ref="41RetInstr">RetInstr</a>, <a class="local col7 ref" href="#37AssignFn" title='AssignFn' data-ref="37AssignFn">AssignFn</a>);</td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col3 ref" href="#23MIRBuilder" title='MIRBuilder' data-ref="23MIRBuilder">MIRBuilder</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#36SplitArgs" title='SplitArgs' data-ref="36SplitArgs">SplitArgs</a>, <span class='refarg'><a class="local col2 ref" href="#42Handler" title='Handler' data-ref="42Handler">Handler</a></span>))</td></tr>
<tr><th id="108">108</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="109">109</th><td>  <a class="local col3 ref" href="#23MIRBuilder" title='MIRBuilder' data-ref="23MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE" title='llvm::MachineIRBuilder::insertInstr' data-ref="_ZN4llvm16MachineIRBuilder11insertInstrENS_19MachineInstrBuilderE">insertInstr</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col1 ref" href="#41RetInstr" title='RetInstr' data-ref="41RetInstr">RetInstr</a>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="112">112</th><td>}</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><em>unsigned</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrERNS_16MachineIRBuilderEPNS_4TypeEm" title='llvm::AMDGPUCallLowering::lowerParameterPtr' data-ref="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrERNS_16MachineIRBuilderEPNS_4TypeEm">lowerParameterPtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="43MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="43MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                               <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="44ParamTy" title='ParamTy' data-type='llvm::Type *' data-ref="44ParamTy">ParamTy</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="45Offset" title='Offset' data-type='uint64_t' data-ref="45Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="46MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="46MF">MF</dfn> = <a class="local col3 ref" href="#43MIRBuilder" title='MIRBuilder' data-ref="43MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="119">119</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="47MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="47MFI">MFI</dfn> = <a class="local col6 ref" href="#46MF" title='MF' data-ref="46MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="48MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="48MRI">MRI</dfn> = <a class="local col6 ref" href="#46MF" title='MF' data-ref="46MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="121">121</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col9 decl" id="49F" title='F' data-type='const llvm::Function &amp;' data-ref="49F">F</dfn> = <a class="local col6 ref" href="#46MF" title='MF' data-ref="46MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="122">122</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col0 decl" id="50DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="50DL">DL</dfn> = <a class="local col9 ref" href="#49F" title='F' data-ref="49F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a> *<dfn class="local col1 decl" id="51PtrTy" title='PtrTy' data-type='llvm::PointerType *' data-ref="51PtrTy">PtrTy</dfn> = <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a>::<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm11PointerType3getEPNS_4TypeEj" title='llvm::PointerType::get' data-ref="_ZN4llvm11PointerType3getEPNS_4TypeEj">get</a>(<a class="local col4 ref" href="#44ParamTy" title='ParamTy' data-ref="44ParamTy">ParamTy</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="52PtrType" title='PtrType' data-type='llvm::LLT' data-ref="52PtrType">PtrType</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/LowLevelType.h.html#_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" title='llvm::getLLTForType' data-ref="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE">getLLTForType</a>(<span class='refarg'>*<a class="local col1 ref" href="#51PtrTy" title='PtrTy' data-ref="51PtrTy">PtrTy</a></span>, <a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL">DL</a>);</td></tr>
<tr><th id="125">125</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53DstReg" title='DstReg' data-type='unsigned int' data-ref="53DstReg">DstReg</dfn> = <a class="local col8 ref" href="#48MRI" title='MRI' data-ref="48MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#52PtrType" title='PtrType' data-ref="52PtrType">PtrType</a>);</td></tr>
<tr><th id="126">126</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="54KernArgSegmentPtr" title='KernArgSegmentPtr' data-type='unsigned int' data-ref="54KernArgSegmentPtr">KernArgSegmentPtr</dfn> =</td></tr>
<tr><th id="127">127</th><td>    <a class="local col7 ref" href="#47MFI" title='MFI' data-ref="47MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::KERNARG_SEGMENT_PTR">KERNARG_SEGMENT_PTR</a>);</td></tr>
<tr><th id="128">128</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55KernArgSegmentVReg" title='KernArgSegmentVReg' data-type='unsigned int' data-ref="55KernArgSegmentVReg">KernArgSegmentVReg</dfn> = <a class="local col8 ref" href="#48MRI" title='MRI' data-ref="48MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegEj" title='llvm::MachineRegisterInfo::getLiveInVirtReg' data-ref="_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegEj">getLiveInVirtReg</a>(<a class="local col4 ref" href="#54KernArgSegmentPtr" title='KernArgSegmentPtr' data-ref="54KernArgSegmentPtr">KernArgSegmentPtr</a>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="56OffsetReg">OffsetReg</dfn> = <a class="local col8 ref" href="#48MRI" title='MRI' data-ref="48MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>));</td></tr>
<tr><th id="131">131</th><td>  <a class="local col3 ref" href="#43MIRBuilder" title='MIRBuilder' data-ref="43MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col6 ref" href="#56OffsetReg" title='OffsetReg' data-ref="56OffsetReg">OffsetReg</a>, <a class="local col5 ref" href="#45Offset" title='Offset' data-ref="45Offset">Offset</a>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <a class="local col3 ref" href="#43MIRBuilder" title='MIRBuilder' data-ref="43MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildGEPEjjj" title='llvm::MachineIRBuilder::buildGEP' data-ref="_ZN4llvm16MachineIRBuilder8buildGEPEjjj">buildGEP</a>(<a class="local col3 ref" href="#53DstReg" title='DstReg' data-ref="53DstReg">DstReg</a>, <a class="local col5 ref" href="#55KernArgSegmentVReg" title='KernArgSegmentVReg' data-ref="55KernArgSegmentVReg">KernArgSegmentVReg</a>, <a class="local col6 ref" href="#56OffsetReg" title='OffsetReg' data-ref="56OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <b>return</b> <a class="local col3 ref" href="#53DstReg" title='DstReg' data-ref="53DstReg">DstReg</a>;</td></tr>
<tr><th id="136">136</th><td>}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><em>void</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUCallLowering14lowerParameterERNS_16MachineIRBuilderEPNS_4TypeEmjj" title='llvm::AMDGPUCallLowering::lowerParameter' data-ref="_ZNK4llvm18AMDGPUCallLowering14lowerParameterERNS_16MachineIRBuilderEPNS_4TypeEmjj">lowerParameter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="57MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="57MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="139">139</th><td>                                        <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col8 decl" id="58ParamTy" title='ParamTy' data-type='llvm::Type *' data-ref="58ParamTy">ParamTy</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="59Offset" title='Offset' data-type='uint64_t' data-ref="59Offset">Offset</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                        <em>unsigned</em> <dfn class="local col0 decl" id="60Align" title='Align' data-type='unsigned int' data-ref="60Align">Align</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="61DstReg" title='DstReg' data-type='unsigned int' data-ref="61DstReg">DstReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="142">142</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="62MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="62MF">MF</dfn> = <a class="local col7 ref" href="#57MIRBuilder" title='MIRBuilder' data-ref="57MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="143">143</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col3 decl" id="63F" title='F' data-type='const llvm::Function &amp;' data-ref="63F">F</dfn> = <a class="local col2 ref" href="#62MF" title='MF' data-ref="62MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="144">144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col4 decl" id="64DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="64DL">DL</dfn> = <a class="local col3 ref" href="#63F" title='F' data-ref="63F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a> *<dfn class="local col5 decl" id="65PtrTy" title='PtrTy' data-type='llvm::PointerType *' data-ref="65PtrTy">PtrTy</dfn> = <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a>::<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm11PointerType3getEPNS_4TypeEj" title='llvm::PointerType::get' data-ref="_ZN4llvm11PointerType3getEPNS_4TypeEj">get</a>(<a class="local col8 ref" href="#58ParamTy" title='ParamTy' data-ref="58ParamTy">ParamTy</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col6 decl" id="66PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="66PtrInfo">PtrInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh">(</a><a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10UndefValue3getEPNS_4TypeE" title='llvm::UndefValue::get' data-ref="_ZN4llvm10UndefValue3getEPNS_4TypeE">get</a>(<a class="local col5 ref" href="#65PtrTy" title='PtrTy' data-ref="65PtrTy">PtrTy</a>));</td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="67TypeSize" title='TypeSize' data-type='unsigned int' data-ref="67TypeSize">TypeSize</dfn> = <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeStoreSize' data-ref="_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE">getTypeStoreSize</a>(<a class="local col8 ref" href="#58ParamTy" title='ParamTy' data-ref="58ParamTy">ParamTy</a>);</td></tr>
<tr><th id="148">148</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68PtrReg" title='PtrReg' data-type='unsigned int' data-ref="68PtrReg">PtrReg</dfn> = <a class="member" href="#_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrERNS_16MachineIRBuilderEPNS_4TypeEm" title='llvm::AMDGPUCallLowering::lowerParameterPtr' data-ref="_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrERNS_16MachineIRBuilderEPNS_4TypeEm">lowerParameterPtr</a>(<span class='refarg'><a class="local col7 ref" href="#57MIRBuilder" title='MIRBuilder' data-ref="57MIRBuilder">MIRBuilder</a></span>, <a class="local col8 ref" href="#58ParamTy" title='ParamTy' data-ref="58ParamTy">ParamTy</a>, <a class="local col9 ref" href="#59Offset" title='Offset' data-ref="59Offset">Offset</a>);</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="69MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="69MMO">MMO</dfn> =</td></tr>
<tr><th id="151">151</th><td>      <a class="local col2 ref" href="#62MF" title='MF' data-ref="62MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col6 ref" href="#66PtrInfo" title='PtrInfo' data-ref="66PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="152">152</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MONonTemporal" title='llvm::MachineMemOperand::Flags::MONonTemporal' data-ref="llvm::MachineMemOperand::Flags::MONonTemporal">MONonTemporal</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="153">153</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a>,</td></tr>
<tr><th id="154">154</th><td>                                       <a class="local col7 ref" href="#67TypeSize" title='TypeSize' data-ref="67TypeSize">TypeSize</a>, <a class="local col0 ref" href="#60Align" title='Align' data-ref="60Align">Align</a>);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <a class="local col7 ref" href="#57MIRBuilder" title='MIRBuilder' data-ref="57MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadEjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadEjjRNS_17MachineMemOperandE">buildLoad</a>(<a class="local col1 ref" href="#61DstReg" title='DstReg' data-ref="61DstReg">DstReg</a>, <a class="local col8 ref" href="#68PtrReg" title='PtrReg' data-ref="68PtrReg">PtrReg</a>, <span class='refarg'>*<a class="local col9 ref" href="#69MMO" title='MMO' data-ref="69MMO">MMO</a></span>);</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL17findFirstFreeSGPRRN4llvm7CCStateE" title='findFirstFreeSGPR' data-type='unsigned int findFirstFreeSGPR(llvm::CCState &amp; CCInfo)' data-ref="_ZL17findFirstFreeSGPRRN4llvm7CCStateE">findFirstFreeSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col0 decl" id="70CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="70CCInfo">CCInfo</dfn>) {</td></tr>
<tr><th id="160">160</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="71NumSGPRs" title='NumSGPRs' data-type='unsigned int' data-ref="71NumSGPRs">NumSGPRs</dfn> = AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.getNumRegs();</td></tr>
<tr><th id="161">161</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="72Reg" title='Reg' data-type='unsigned int' data-ref="72Reg">Reg</dfn> = <var>0</var>; Reg &lt; NumSGPRs; ++<a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg">Reg</a>) {</td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (!CCInfo.isAllocated(AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span> + Reg)) {</td></tr>
<tr><th id="163">163</th><td>      <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span> + Reg;</td></tr>
<tr><th id="164">164</th><td>    }</td></tr>
<tr><th id="165">165</th><td>  }</td></tr>
<tr><th id="166">166</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Cannot allocate sgpr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp&quot;, 166)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Cannot allocate sgpr"</q>);</td></tr>
<tr><th id="167">167</th><td>}</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb" title='allocateSystemSGPRs' data-type='void allocateSystemSGPRs(llvm::CCState &amp; CCInfo, llvm::MachineFunction &amp; MF, llvm::SIMachineFunctionInfo &amp; Info, CallingConv::ID CallConv, bool IsShader)' data-ref="_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb">allocateSystemSGPRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col3 decl" id="73CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="73CCInfo">CCInfo</dfn>,</td></tr>
<tr><th id="170">170</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="74MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="74MF">MF</dfn>,</td></tr>
<tr><th id="171">171</th><td>                                <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col5 decl" id="75Info" title='Info' data-type='llvm::SIMachineFunctionInfo &amp;' data-ref="75Info">Info</dfn>,</td></tr>
<tr><th id="172">172</th><td>                                <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col6 decl" id="76CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="76CallConv">CallConv</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                <em>bool</em> <dfn class="local col7 decl" id="77IsShader" title='IsShader' data-type='bool' data-ref="77IsShader">IsShader</dfn>) {</td></tr>
<tr><th id="174">174</th><td>  <b>if</b> (<a class="local col5 ref" href="#75Info" title='Info' data-ref="75Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo31hasPrivateSegmentWaveByteOffsetEv" title='llvm::SIMachineFunctionInfo::hasPrivateSegmentWaveByteOffset' data-ref="_ZNK4llvm21SIMachineFunctionInfo31hasPrivateSegmentWaveByteOffsetEv">hasPrivateSegmentWaveByteOffset</a>()) {</td></tr>
<tr><th id="175">175</th><td>    <i>// Scratch wave offset passed in system SGPR.</i></td></tr>
<tr><th id="176">176</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="78PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-type='unsigned int' data-ref="78PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</dfn>;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>    <b>if</b> (<a class="local col7 ref" href="#77IsShader" title='IsShader' data-ref="77IsShader">IsShader</a>) {</td></tr>
<tr><th id="179">179</th><td>      <a class="local col8 ref" href="#78PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-ref="78PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</a> =</td></tr>
<tr><th id="180">180</th><td>        <a class="local col5 ref" href="#75Info" title='Info' data-ref="75Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo41getPrivateSegmentWaveByteOffsetSystemSGPREv" title='llvm::SIMachineFunctionInfo::getPrivateSegmentWaveByteOffsetSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo41getPrivateSegmentWaveByteOffsetSystemSGPREv">getPrivateSegmentWaveByteOffsetSystemSGPR</a>();</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>      <i>// This is true if the scratch wave byte offset doesn't have a fixed</i></td></tr>
<tr><th id="183">183</th><td><i>      // location.</i></td></tr>
<tr><th id="184">184</th><td>      <b>if</b> (PrivateSegmentWaveByteOffsetReg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="185">185</th><td>        <a class="local col8 ref" href="#78PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-ref="78PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</a> = <a class="tu ref" href="#_ZL17findFirstFreeSGPRRN4llvm7CCStateE" title='findFirstFreeSGPR' data-use='c' data-ref="_ZL17findFirstFreeSGPRRN4llvm7CCStateE">findFirstFreeSGPR</a>(<span class='refarg'><a class="local col3 ref" href="#73CCInfo" title='CCInfo' data-ref="73CCInfo">CCInfo</a></span>);</td></tr>
<tr><th id="186">186</th><td>        <a class="local col5 ref" href="#75Info" title='Info' data-ref="75Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetEj" title='llvm::SIMachineFunctionInfo::setPrivateSegmentWaveByteOffset' data-ref="_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetEj">setPrivateSegmentWaveByteOffset</a>(<a class="local col8 ref" href="#78PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-ref="78PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</a>);</td></tr>
<tr><th id="187">187</th><td>      }</td></tr>
<tr><th id="188">188</th><td>    } <b>else</b></td></tr>
<tr><th id="189">189</th><td>      <a class="local col8 ref" href="#78PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-ref="78PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</a> = <a class="local col5 ref" href="#75Info" title='Info' data-ref="75Info">Info</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv" title='llvm::SIMachineFunctionInfo::addPrivateSegmentWaveByteOffset' data-ref="_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv">addPrivateSegmentWaveByteOffset</a>();</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>    MF.addLiveIn(PrivateSegmentWaveByteOffsetReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="192">192</th><td>    <a class="local col3 ref" href="#73CCInfo" title='CCInfo' data-ref="73CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col8 ref" href="#78PrivateSegmentWaveByteOffsetReg" title='PrivateSegmentWaveByteOffsetReg' data-ref="78PrivateSegmentWaveByteOffsetReg">PrivateSegmentWaveByteOffsetReg</a>);</td></tr>
<tr><th id="193">193</th><td>  }</td></tr>
<tr><th id="194">194</th><td>}</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><em>bool</em> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering">AMDGPUCallLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE" title='llvm::AMDGPUCallLowering::lowerFormalArguments' data-ref="_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE">lowerFormalArguments</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="79MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="79MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="197">197</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="80F" title='F' data-type='const llvm::Function &amp;' data-ref="80F">F</dfn>,</td></tr>
<tr><th id="198">198</th><td>                                              <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="81VRegs" title='VRegs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="81VRegs">VRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="199">199</th><td>  <i>// AMDGPU_GS and AMDGP_HS are not supported yet.</i></td></tr>
<tr><th id="200">200</th><td>  <b>if</b> (<a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS">AMDGPU_GS</a> ||</td></tr>
<tr><th id="201">201</th><td>      <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS">AMDGPU_HS</a>)</td></tr>
<tr><th id="202">202</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="82MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="82MF">MF</dfn> = <a class="local col9 ref" href="#79MIRBuilder" title='MIRBuilder' data-ref="79MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="205">205</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="local col3 decl" id="83Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget *' data-ref="83Subtarget">Subtarget</dfn> = &amp;<a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="206">206</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="84MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="84MRI">MRI</dfn> = <a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="207">207</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="85Info" title='Info' data-type='llvm::SIMachineFunctionInfo *' data-ref="85Info">Info</dfn> = <a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="208">208</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="86TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="86TRI">TRI</dfn> = <a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;().<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="209">209</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col7 decl" id="87DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="87DL">DL</dfn> = <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <em>bool</em> <dfn class="local col8 decl" id="88IsShader" title='IsShader' data-type='bool' data-ref="88IsShader">IsShader</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>());</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="89ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="89ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col0 decl" id="90CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="90CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>(), <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>(), <a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF">MF</a>, <a class="local col9 ref" href="#89ArgLocs" title='ArgLocs' data-ref="89ArgLocs">ArgLocs</a>, <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>());</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <i>// FIXME: How should these inputs interact with inreg / custom SGPR inputs?</i></td></tr>
<tr><th id="217">217</th><td>  <b>if</b> (<a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv" title='llvm::SIMachineFunctionInfo::hasPrivateSegmentBuffer' data-ref="_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv">hasPrivateSegmentBuffer</a>()) {</td></tr>
<tr><th id="218">218</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="91PrivateSegmentBufferReg" title='PrivateSegmentBufferReg' data-type='unsigned int' data-ref="91PrivateSegmentBufferReg">PrivateSegmentBufferReg</dfn> = <a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer' data-ref="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE">addPrivateSegmentBuffer</a>(*<a class="local col6 ref" href="#86TRI" title='TRI' data-ref="86TRI">TRI</a>);</td></tr>
<tr><th id="219">219</th><td>    MF.addLiveIn(PrivateSegmentBufferReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>);</td></tr>
<tr><th id="220">220</th><td>    <a class="local col0 ref" href="#90CCInfo" title='CCInfo' data-ref="90CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col1 ref" href="#91PrivateSegmentBufferReg" title='PrivateSegmentBufferReg' data-ref="91PrivateSegmentBufferReg">PrivateSegmentBufferReg</a>);</td></tr>
<tr><th id="221">221</th><td>  }</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <b>if</b> (<a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv" title='llvm::SIMachineFunctionInfo::hasDispatchPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv">hasDispatchPtr</a>()) {</td></tr>
<tr><th id="224">224</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="92DispatchPtrReg" title='DispatchPtrReg' data-type='unsigned int' data-ref="92DispatchPtrReg">DispatchPtrReg</dfn> = <a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE">addDispatchPtr</a>(*<a class="local col6 ref" href="#86TRI" title='TRI' data-ref="86TRI">TRI</a>);</td></tr>
<tr><th id="225">225</th><td>    <i>// FIXME: Need to add reg as live-in</i></td></tr>
<tr><th id="226">226</th><td>    <a class="local col0 ref" href="#90CCInfo" title='CCInfo' data-ref="90CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col2 ref" href="#92DispatchPtrReg" title='DispatchPtrReg' data-ref="92DispatchPtrReg">DispatchPtrReg</a>);</td></tr>
<tr><th id="227">227</th><td>  }</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <b>if</b> (<a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv" title='llvm::SIMachineFunctionInfo::hasQueuePtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv">hasQueuePtr</a>()) {</td></tr>
<tr><th id="230">230</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="93QueuePtrReg" title='QueuePtrReg' data-type='unsigned int' data-ref="93QueuePtrReg">QueuePtrReg</dfn> = <a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addQueuePtr' data-ref="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE">addQueuePtr</a>(*<a class="local col6 ref" href="#86TRI" title='TRI' data-ref="86TRI">TRI</a>);</td></tr>
<tr><th id="231">231</th><td>    <i>// FIXME: Need to add reg as live-in</i></td></tr>
<tr><th id="232">232</th><td>    <a class="local col0 ref" href="#90CCInfo" title='CCInfo' data-ref="90CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col3 ref" href="#93QueuePtrReg" title='QueuePtrReg' data-ref="93QueuePtrReg">QueuePtrReg</a>);</td></tr>
<tr><th id="233">233</th><td>  }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <b>if</b> (<a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv" title='llvm::SIMachineFunctionInfo::hasKernargSegmentPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv">hasKernargSegmentPtr</a>()) {</td></tr>
<tr><th id="236">236</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="94InputPtrReg" title='InputPtrReg' data-type='unsigned int' data-ref="94InputPtrReg">InputPtrReg</dfn> = <a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addKernargSegmentPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE">addKernargSegmentPtr</a>(*<a class="local col6 ref" href="#86TRI" title='TRI' data-ref="86TRI">TRI</a>);</td></tr>
<tr><th id="237">237</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="95P2" title='P2' data-type='const llvm::LLT' data-ref="95P2">P2</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>, <var>64</var>);</td></tr>
<tr><th id="238">238</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="96VReg" title='VReg' data-type='unsigned int' data-ref="96VReg">VReg</dfn> = <a class="local col4 ref" href="#84MRI" title='MRI' data-ref="84MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#95P2" title='P2' data-ref="95P2">P2</a>);</td></tr>
<tr><th id="239">239</th><td>    <a class="local col4 ref" href="#84MRI" title='MRI' data-ref="84MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInEjj" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInEjj">addLiveIn</a>(<a class="local col4 ref" href="#94InputPtrReg" title='InputPtrReg' data-ref="94InputPtrReg">InputPtrReg</a>, <a class="local col6 ref" href="#96VReg" title='VReg' data-ref="96VReg">VReg</a>);</td></tr>
<tr><th id="240">240</th><td>    <a class="local col9 ref" href="#79MIRBuilder" title='MIRBuilder' data-ref="79MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col4 ref" href="#94InputPtrReg" title='InputPtrReg' data-ref="94InputPtrReg">InputPtrReg</a>);</td></tr>
<tr><th id="241">241</th><td>    <a class="local col9 ref" href="#79MIRBuilder" title='MIRBuilder' data-ref="79MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col6 ref" href="#96VReg" title='VReg' data-ref="96VReg">VReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col4 ref" href="#94InputPtrReg" title='InputPtrReg' data-ref="94InputPtrReg">InputPtrReg</a>);</td></tr>
<tr><th id="242">242</th><td>    <a class="local col0 ref" href="#90CCInfo" title='CCInfo' data-ref="90CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col4 ref" href="#94InputPtrReg" title='InputPtrReg' data-ref="94InputPtrReg">InputPtrReg</a>);</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <b>if</b> (<a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv" title='llvm::SIMachineFunctionInfo::hasDispatchID' data-ref="_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv">hasDispatchID</a>()) {</td></tr>
<tr><th id="246">246</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="97DispatchIDReg" title='DispatchIDReg' data-type='unsigned int' data-ref="97DispatchIDReg">DispatchIDReg</dfn> = <a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchID' data-ref="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE">addDispatchID</a>(*<a class="local col6 ref" href="#86TRI" title='TRI' data-ref="86TRI">TRI</a>);</td></tr>
<tr><th id="247">247</th><td>    <i>// FIXME: Need to add reg as live-in</i></td></tr>
<tr><th id="248">248</th><td>    <a class="local col0 ref" href="#90CCInfo" title='CCInfo' data-ref="90CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col7 ref" href="#97DispatchIDReg" title='DispatchIDReg' data-ref="97DispatchIDReg">DispatchIDReg</a>);</td></tr>
<tr><th id="249">249</th><td>  }</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</a>()) {</td></tr>
<tr><th id="252">252</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="98FlatScratchInitReg" title='FlatScratchInitReg' data-type='unsigned int' data-ref="98FlatScratchInitReg">FlatScratchInitReg</dfn> = <a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addFlatScratchInit' data-ref="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE">addFlatScratchInit</a>(*<a class="local col6 ref" href="#86TRI" title='TRI' data-ref="86TRI">TRI</a>);</td></tr>
<tr><th id="253">253</th><td>    <i>// FIXME: Need to add reg as live-in</i></td></tr>
<tr><th id="254">254</th><td>    <a class="local col0 ref" href="#90CCInfo" title='CCInfo' data-ref="90CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col8 ref" href="#98FlatScratchInitReg" title='FlatScratchInitReg' data-ref="98FlatScratchInitReg">FlatScratchInitReg</a>);</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// The infrastructure for normal calling convention lowering is essentially</i></td></tr>
<tr><th id="258">258</th><td><i>  // useless for kernels. We want to avoid any kind of legalization or argument</i></td></tr>
<tr><th id="259">259</th><td><i>  // splitting.</i></td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a>) {</td></tr>
<tr><th id="261">261</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="99i" title='i' data-type='unsigned int' data-ref="99i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="262">262</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="100KernArgBaseAlign" title='KernArgBaseAlign' data-type='const unsigned int' data-ref="100KernArgBaseAlign">KernArgBaseAlign</dfn> = <var>16</var>;</td></tr>
<tr><th id="263">263</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="101BaseOffset" title='BaseOffset' data-type='const unsigned int' data-ref="101BaseOffset">BaseOffset</dfn> = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">Subtarget</span>-&gt;getExplicitKernelArgOffset(F);</td></tr>
<tr><th id="264">264</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="102ExplicitArgOffset" title='ExplicitArgOffset' data-type='uint64_t' data-ref="102ExplicitArgOffset">ExplicitArgOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>    <i>// TODO: Align down to dword alignment and extract bits for extending loads.</i></td></tr>
<tr><th id="267">267</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="103Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="103Arg">Arg</dfn> : <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="268">268</th><td>      <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="104ArgTy" title='ArgTy' data-type='llvm::Type *' data-ref="104ArgTy">ArgTy</dfn> = <a class="local col3 ref" href="#103Arg" title='Arg' data-ref="103Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="269">269</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="105AllocSize" title='AllocSize' data-type='unsigned int' data-ref="105AllocSize">AllocSize</dfn> = <a class="local col7 ref" href="#87DL" title='DL' data-ref="87DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col4 ref" href="#104ArgTy" title='ArgTy' data-ref="104ArgTy">ArgTy</a>);</td></tr>
<tr><th id="270">270</th><td>      <b>if</b> (<a class="local col5 ref" href="#105AllocSize" title='AllocSize' data-ref="105AllocSize">AllocSize</a> == <var>0</var>)</td></tr>
<tr><th id="271">271</th><td>        <b>continue</b>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="106ABIAlign" title='ABIAlign' data-type='unsigned int' data-ref="106ABIAlign">ABIAlign</dfn> = <a class="local col7 ref" href="#87DL" title='DL' data-ref="87DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col4 ref" href="#104ArgTy" title='ArgTy' data-ref="104ArgTy">ArgTy</a>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="107ArgOffset" title='ArgOffset' data-type='uint64_t' data-ref="107ArgOffset">ArgOffset</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col2 ref" href="#102ExplicitArgOffset" title='ExplicitArgOffset' data-ref="102ExplicitArgOffset">ExplicitArgOffset</a>, <a class="local col6 ref" href="#106ABIAlign" title='ABIAlign' data-ref="106ABIAlign">ABIAlign</a>) + <a class="local col1 ref" href="#101BaseOffset" title='BaseOffset' data-ref="101BaseOffset">BaseOffset</a>;</td></tr>
<tr><th id="276">276</th><td>      <a class="local col2 ref" href="#102ExplicitArgOffset" title='ExplicitArgOffset' data-ref="102ExplicitArgOffset">ExplicitArgOffset</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col2 ref" href="#102ExplicitArgOffset" title='ExplicitArgOffset' data-ref="102ExplicitArgOffset">ExplicitArgOffset</a>, <a class="local col6 ref" href="#106ABIAlign" title='ABIAlign' data-ref="106ABIAlign">ABIAlign</a>) + <a class="local col5 ref" href="#105AllocSize" title='AllocSize' data-ref="105AllocSize">AllocSize</a>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="108Align" title='Align' data-type='unsigned int' data-ref="108Align">Align</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm">MinAlign</a>(<a class="local col0 ref" href="#100KernArgBaseAlign" title='KernArgBaseAlign' data-ref="100KernArgBaseAlign">KernArgBaseAlign</a>, <a class="local col7 ref" href="#107ArgOffset" title='ArgOffset' data-ref="107ArgOffset">ArgOffset</a>);</td></tr>
<tr><th id="279">279</th><td>      <a class="local col7 ref" href="#107ArgOffset" title='ArgOffset' data-ref="107ArgOffset">ArgOffset</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col7 ref" href="#107ArgOffset" title='ArgOffset' data-ref="107ArgOffset">ArgOffset</a>, <a class="local col7 ref" href="#87DL" title='DL' data-ref="87DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col4 ref" href="#104ArgTy" title='ArgTy' data-ref="104ArgTy">ArgTy</a>));</td></tr>
<tr><th id="280">280</th><td>      <a class="member" href="#_ZNK4llvm18AMDGPUCallLowering14lowerParameterERNS_16MachineIRBuilderEPNS_4TypeEmjj" title='llvm::AMDGPUCallLowering::lowerParameter' data-ref="_ZNK4llvm18AMDGPUCallLowering14lowerParameterERNS_16MachineIRBuilderEPNS_4TypeEmjj">lowerParameter</a>(<span class='refarg'><a class="local col9 ref" href="#79MIRBuilder" title='MIRBuilder' data-ref="79MIRBuilder">MIRBuilder</a></span>, <a class="local col4 ref" href="#104ArgTy" title='ArgTy' data-ref="104ArgTy">ArgTy</a>, <a class="local col7 ref" href="#107ArgOffset" title='ArgOffset' data-ref="107ArgOffset">ArgOffset</a>, <a class="local col8 ref" href="#108Align" title='Align' data-ref="108Align">Align</a>, <a class="local col1 ref" href="#81VRegs" title='VRegs' data-ref="81VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#99i" title='i' data-ref="99i">i</a>]</a>);</td></tr>
<tr><th id="281">281</th><td>      ++<a class="local col9 ref" href="#99i" title='i' data-ref="99i">i</a>;</td></tr>
<tr><th id="282">282</th><td>    }</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>    <a class="tu ref" href="#_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb" title='allocateSystemSGPRs' data-use='c' data-ref="_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb">allocateSystemSGPRs</a>(<span class='refarg'><a class="local col0 ref" href="#90CCInfo" title='CCInfo' data-ref="90CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF">MF</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a></span>, <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>(), <a class="local col8 ref" href="#88IsShader" title='IsShader' data-ref="88IsShader">IsShader</a>);</td></tr>
<tr><th id="285">285</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="286">286</th><td>  }</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109NumArgs" title='NumArgs' data-type='unsigned int' data-ref="109NumArgs">NumArgs</dfn> = <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8arg_sizeEv" title='llvm::Function::arg_size' data-ref="_ZNK4llvm8Function8arg_sizeEv">arg_size</a>();</td></tr>
<tr><th id="289">289</th><td>  <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a>::<a class="typedef" href="../../../include/llvm/IR/Function.h.html#llvm::Function::const_arg_iterator" title='llvm::Function::const_arg_iterator' data-type='const llvm::Argument *' data-ref="llvm::Function::const_arg_iterator">const_arg_iterator</a> <dfn class="local col0 decl" id="110CurOrigArg" title='CurOrigArg' data-type='Function::const_arg_iterator' data-ref="110CurOrigArg">CurOrigArg</dfn> = <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function9arg_beginEv" title='llvm::Function::arg_begin' data-ref="_ZNK4llvm8Function9arg_beginEv">arg_begin</a>();</td></tr>
<tr><th id="290">290</th><td>  <em>const</em> <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a> &amp;<dfn class="local col1 decl" id="111TLI" title='TLI' data-type='const llvm::AMDGPUTargetLowering &amp;' data-ref="111TLI">TLI</dfn> = *<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</a>&gt;();</td></tr>
<tr><th id="291">291</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="112PSInputNum" title='PSInputNum' data-type='unsigned int' data-ref="112PSInputNum">PSInputNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="292">292</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col3 decl" id="113Skipped" title='Skipped' data-type='llvm::BitVector' data-ref="113Skipped">Skipped</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col9 ref" href="#109NumArgs" title='NumArgs' data-ref="109NumArgs">NumArgs</a>);</td></tr>
<tr><th id="293">293</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="114i" title='i' data-type='unsigned int' data-ref="114i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a> != <a class="local col9 ref" href="#109NumArgs" title='NumArgs' data-ref="109NumArgs">NumArgs</a>; ++<a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a>, ++<a class="local col0 ref" href="#110CurOrigArg" title='CurOrigArg' data-ref="110CurOrigArg">CurOrigArg</a>) {</td></tr>
<tr><th id="294">294</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="115ValEVT" title='ValEVT' data-type='llvm::EVT' data-ref="115ValEVT">ValEVT</dfn> = <a class="local col1 ref" href="#111TLI" title='TLI' data-ref="111TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="local col7 ref" href="#87DL" title='DL' data-ref="87DL">DL</a>, <a class="local col0 ref" href="#110CurOrigArg" title='CurOrigArg' data-ref="110CurOrigArg">CurOrigArg</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>    <i>// We can only hanlde simple value types at the moment.</i></td></tr>
<tr><th id="297">297</th><td>    <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTyC1Ev" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1Ev"></a><dfn class="local col6 decl" id="116Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="116Flags">Flags</dfn>;</td></tr>
<tr><th id="298">298</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> <dfn class="local col7 decl" id="117OrigArg" title='OrigArg' data-type='llvm::CallLowering::ArgInfo' data-ref="117OrigArg">OrigArg</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb">{</a><a class="local col1 ref" href="#81VRegs" title='VRegs' data-ref="81VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a>]</a>, <a class="local col0 ref" href="#110CurOrigArg" title='CurOrigArg' data-ref="110CurOrigArg">CurOrigArg</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()};</td></tr>
<tr><th id="299">299</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" title='llvm::CallLowering::setArgFlags' data-ref="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_">setArgFlags</a>(<span class='refarg'><a class="local col7 ref" href="#117OrigArg" title='OrigArg' data-ref="117OrigArg">OrigArg</a></span>, <a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a> + <var>1</var>, <a class="local col7 ref" href="#87DL" title='DL' data-ref="87DL">DL</a>, <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>);</td></tr>
<tr><th id="300">300</th><td>    <a class="local col6 ref" href="#116Flags" title='Flags' data-ref="116Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy12setOrigAlignEj" title='llvm::ISD::ArgFlagsTy::setOrigAlign' data-ref="_ZN4llvm3ISD10ArgFlagsTy12setOrigAlignEj">setOrigAlign</a>(<a class="local col7 ref" href="#87DL" title='DL' data-ref="87DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col0 ref" href="#110CurOrigArg" title='CurOrigArg' data-ref="110CurOrigArg">CurOrigArg</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()));</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>    <b>if</b> (<a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a> &amp;&amp;</td></tr>
<tr><th id="303">303</th><td>        !<a class="local col7 ref" href="#117OrigArg" title='OrigArg' data-ref="117OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv" title='llvm::ISD::ArgFlagsTy::isInReg' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv">isInReg</a>() &amp;&amp; !<a class="local col7 ref" href="#117OrigArg" title='OrigArg' data-ref="117OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>() &amp;&amp;</td></tr>
<tr><th id="304">304</th><td>        <a class="local col2 ref" href="#112PSInputNum" title='PSInputNum' data-ref="112PSInputNum">PSInputNum</a> &lt;= <var>15</var>) {</td></tr>
<tr><th id="305">305</th><td>      <b>if</b> (<a class="local col0 ref" href="#110CurOrigArg" title='CurOrigArg' data-ref="110CurOrigArg">CurOrigArg</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9use_emptyEv" title='llvm::Value::use_empty' data-ref="_ZNK4llvm5Value9use_emptyEv">use_empty</a>() &amp;&amp; !<a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::isPSInputAllocated' data-ref="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj">isPSInputAllocated</a>(<a class="local col2 ref" href="#112PSInputNum" title='PSInputNum' data-ref="112PSInputNum">PSInputNum</a>)) {</td></tr>
<tr><th id="306">306</th><td>        <a class="local col3 ref" href="#113Skipped" title='Skipped' data-ref="113Skipped">Skipped</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a>);</td></tr>
<tr><th id="307">307</th><td>        ++<a class="local col2 ref" href="#112PSInputNum" title='PSInputNum' data-ref="112PSInputNum">PSInputNum</a>;</td></tr>
<tr><th id="308">308</th><td>        <b>continue</b>;</td></tr>
<tr><th id="309">309</th><td>      }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>      <a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::markPSInputAllocated' data-ref="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj">markPSInputAllocated</a>(<a class="local col2 ref" href="#112PSInputNum" title='PSInputNum' data-ref="112PSInputNum">PSInputNum</a>);</td></tr>
<tr><th id="312">312</th><td>      <b>if</b> (!<a class="local col0 ref" href="#110CurOrigArg" title='CurOrigArg' data-ref="110CurOrigArg">CurOrigArg</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9use_emptyEv" title='llvm::Value::use_empty' data-ref="_ZNK4llvm5Value9use_emptyEv">use_empty</a>())</td></tr>
<tr><th id="313">313</th><td>        <a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" title='llvm::SIMachineFunctionInfo::markPSInputEnabled' data-ref="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj">markPSInputEnabled</a>(<a class="local col2 ref" href="#112PSInputNum" title='PSInputNum' data-ref="112PSInputNum">PSInputNum</a>);</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>      ++<a class="local col2 ref" href="#112PSInputNum" title='PSInputNum' data-ref="112PSInputNum">PSInputNum</a>;</td></tr>
<tr><th id="316">316</th><td>    }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col8 decl" id="118AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="118AssignFn">AssignFn</dfn> = <a class="member" href="AMDGPUCallLowering.h.html#_ZN4llvm18AMDGPUCallLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUCallLowering::CCAssignFnForCall' data-ref="_ZN4llvm18AMDGPUCallLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>(),</td></tr>
<tr><th id="319">319</th><td>                                             <i>/*IsVarArg=*/</i><b>false</b>);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (<a class="local col5 ref" href="#115ValEVT" title='ValEVT' data-ref="115ValEVT">ValEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="322">322</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="119ElemVT" title='ElemVT' data-type='llvm::EVT' data-ref="119ElemVT">ElemVT</dfn> = <a class="local col5 ref" href="#115ValEVT" title='ValEVT' data-ref="115ValEVT">ValEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="323">323</th><td>      <b>if</b> (!<a class="local col5 ref" href="#115ValEVT" title='ValEVT' data-ref="115ValEVT">ValEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="324">324</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="325">325</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="120ValVT" title='ValVT' data-type='llvm::MVT' data-ref="120ValVT">ValVT</dfn> = <a class="local col9 ref" href="#119ElemVT" title='ElemVT' data-ref="119ElemVT">ElemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="326">326</th><td>      <em>bool</em> <dfn class="local col1 decl" id="121Res" title='Res' data-type='bool' data-ref="121Res">Res</dfn> = <a class="local col8 ref" href="#118AssignFn" title='AssignFn' data-ref="118AssignFn">AssignFn</a>(<a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#120ValVT" title='ValVT' data-ref="120ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#120ValVT" title='ValVT' data-ref="120ValVT">ValVT</a>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>,</td></tr>
<tr><th id="327">327</th><td>                          <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col7 ref" href="#117OrigArg" title='OrigArg' data-ref="117OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>, <a class="local col0 ref" href="#90CCInfo" title='CCInfo' data-ref="90CCInfo">CCInfo</a>);</td></tr>
<tr><th id="328">328</th><td>      <b>if</b> (!<a class="local col1 ref" href="#121Res" title='Res' data-ref="121Res">Res</a>)</td></tr>
<tr><th id="329">329</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="330">330</th><td>    } <b>else</b> {</td></tr>
<tr><th id="331">331</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="122ValVT" title='ValVT' data-type='llvm::MVT' data-ref="122ValVT">ValVT</dfn> = <a class="local col5 ref" href="#115ValEVT" title='ValEVT' data-ref="115ValEVT">ValEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="332">332</th><td>      <b>if</b> (!<a class="local col5 ref" href="#115ValEVT" title='ValEVT' data-ref="115ValEVT">ValEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="333">333</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="334">334</th><td>      <em>bool</em> <dfn class="local col3 decl" id="123Res" title='Res' data-type='bool' data-ref="123Res">Res</dfn> =</td></tr>
<tr><th id="335">335</th><td>          <a class="local col8 ref" href="#118AssignFn" title='AssignFn' data-ref="118AssignFn">AssignFn</a>(<a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#122ValVT" title='ValVT' data-ref="122ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#122ValVT" title='ValVT' data-ref="122ValVT">ValVT</a>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col7 ref" href="#117OrigArg" title='OrigArg' data-ref="117OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>, <a class="local col0 ref" href="#90CCInfo" title='CCInfo' data-ref="90CCInfo">CCInfo</a>);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>      <i>// Fail if we don't know how to handle this type.</i></td></tr>
<tr><th id="338">338</th><td>      <b>if</b> (<a class="local col3 ref" href="#123Res" title='Res' data-ref="123Res">Res</a>)</td></tr>
<tr><th id="339">339</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="340">340</th><td>    }</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a>::<a class="typedef" href="../../../include/llvm/IR/Function.h.html#llvm::Function::const_arg_iterator" title='llvm::Function::const_arg_iterator' data-type='const llvm::Argument *' data-ref="llvm::Function::const_arg_iterator">const_arg_iterator</a> <dfn class="local col4 decl" id="124Arg" title='Arg' data-type='Function::const_arg_iterator' data-ref="124Arg">Arg</dfn> = <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function9arg_beginEv" title='llvm::Function::arg_begin' data-ref="_ZNK4llvm8Function9arg_beginEv">arg_begin</a>();</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <b>if</b> (<a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_VS" title='llvm::CallingConv::AMDGPU_VS' data-ref="llvm::CallingConv::AMDGPU_VS">AMDGPU_VS</a> ||</td></tr>
<tr><th id="346">346</th><td>      <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a>) {</td></tr>
<tr><th id="347">347</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="125i" title='i' data-type='unsigned int' data-ref="125i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="126OrigArgIdx" title='OrigArgIdx' data-type='unsigned int' data-ref="126OrigArgIdx">OrigArgIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="348">348</th><td>         <a class="local col6 ref" href="#126OrigArgIdx" title='OrigArgIdx' data-ref="126OrigArgIdx">OrigArgIdx</a> != <a class="local col9 ref" href="#109NumArgs" title='NumArgs' data-ref="109NumArgs">NumArgs</a> &amp;&amp; <a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a> != <a class="local col9 ref" href="#89ArgLocs" title='ArgLocs' data-ref="89ArgLocs">ArgLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col4 ref" href="#124Arg" title='Arg' data-ref="124Arg">Arg</a>, ++<a class="local col6 ref" href="#126OrigArgIdx" title='OrigArgIdx' data-ref="126OrigArgIdx">OrigArgIdx</a>) {</td></tr>
<tr><th id="349">349</th><td>       <b>if</b> (<a class="local col3 ref" href="#113Skipped" title='Skipped' data-ref="113Skipped">Skipped</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col6 ref" href="#126OrigArgIdx" title='OrigArgIdx' data-ref="126OrigArgIdx">OrigArgIdx</a>))</td></tr>
<tr><th id="350">350</th><td>          <b>continue</b>;</td></tr>
<tr><th id="351">351</th><td>      <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col7 decl" id="127VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="127VA">VA</dfn> = <a class="local col9 ref" href="#89ArgLocs" title='ArgLocs' data-ref="89ArgLocs">ArgLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>++]</a>;</td></tr>
<tr><th id="352">352</th><td>      <a class="local col4 ref" href="#84MRI" title='MRI' data-ref="84MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInEjj" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInEjj">addLiveIn</a>(<a class="local col7 ref" href="#127VA" title='VA' data-ref="127VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>(), <a class="local col1 ref" href="#81VRegs" title='VRegs' data-ref="81VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#126OrigArgIdx" title='OrigArgIdx' data-ref="126OrigArgIdx">OrigArgIdx</a>]</a>);</td></tr>
<tr><th id="353">353</th><td>      <a class="local col9 ref" href="#79MIRBuilder" title='MIRBuilder' data-ref="79MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col7 ref" href="#127VA" title='VA' data-ref="127VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="354">354</th><td>      <a class="local col9 ref" href="#79MIRBuilder" title='MIRBuilder' data-ref="79MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col1 ref" href="#81VRegs" title='VRegs' data-ref="81VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#126OrigArgIdx" title='OrigArgIdx' data-ref="126OrigArgIdx">OrigArgIdx</a>]</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col7 ref" href="#127VA" title='VA' data-ref="127VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="355">355</th><td>    }</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>    <a class="tu ref" href="#_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb" title='allocateSystemSGPRs' data-use='c' data-ref="_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb">allocateSystemSGPRs</a>(<span class='refarg'><a class="local col0 ref" href="#90CCInfo" title='CCInfo' data-ref="90CCInfo">CCInfo</a></span>, <span class='refarg'><a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF">MF</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#85Info" title='Info' data-ref="85Info">Info</a></span>, <a class="local col0 ref" href="#80F" title='F' data-ref="80F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>(), <a class="local col8 ref" href="#88IsShader" title='IsShader' data-ref="88IsShader">IsShader</a>);</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="362">362</th><td>}</td></tr>
<tr><th id="363">363</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
