<profile>

<section name = "Vivado HLS Report for 'polyveck_chknorm'" level="0">
<item name = "Date">Tue Mar 19 14:03:51 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Dilithium.prj</item>
<item name = "Solution">encryption_unroll</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tfbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.621, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">26, 3866, 26, 3866, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">25, 3865, 5 ~ 773, -, -, 5, no</column>
<column name=" + Loop 1.1">3, 770, 3, -, -, 1 ~ 256, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 201</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 78</column>
<column name="Register">-, -, 130, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_26_fu_117_p2">+, 0, 0, 12, 3, 1</column>
<column name="i_2_fu_141_p2">+, 0, 0, 16, 9, 1</column>
<column name="tmp_585_fu_151_p2">+, 0, 0, 19, 12, 12</column>
<column name="t_17_fu_188_p2">-, 0, 0, 39, 22, 32</column>
<column name="t_fu_161_p2">-, 0, 0, 39, 22, 32</column>
<column name="tmp_171_i_fu_194_p2">icmp, 0, 0, 18, 32, 18</column>
<column name="tmp_fu_111_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="tmp_i_fu_135_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="tmp_36_fu_204_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_170_i_fu_174_p3">select, 0, 0, 2, 1, 2</column>
<column name="t_16_fu_182_p2">xor, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_phi_mux_p_0_i_phi_fu_103_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 32, 64</column>
<column name="i_i_reg_88">9, 2, 9, 18</column>
<column name="i_reg_65">9, 2, 3, 6</column>
<column name="ret_reg_76">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_return_preg">32, 0, 32, 0</column>
<column name="i_26_reg_231">3, 0, 3, 0</column>
<column name="i_2_reg_245">9, 0, 9, 0</column>
<column name="i_i_reg_88">9, 0, 9, 0</column>
<column name="i_reg_65">3, 0, 3, 0</column>
<column name="p_0_i_reg_99">1, 0, 1, 0</column>
<column name="ret_reg_76">32, 0, 32, 0</column>
<column name="tmp_589_cast_reg_236">3, 0, 12, 9</column>
<column name="tmp_i_reg_241">1, 0, 1, 0</column>
<column name="v_vec_coeffs_load_reg_255">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, polyveck_chknorm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, polyveck_chknorm, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, polyveck_chknorm, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, polyveck_chknorm, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, polyveck_chknorm, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, polyveck_chknorm, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, polyveck_chknorm, return value</column>
<column name="v_vec_coeffs_address0">out, 11, ap_memory, v_vec_coeffs, array</column>
<column name="v_vec_coeffs_ce0">out, 1, ap_memory, v_vec_coeffs, array</column>
<column name="v_vec_coeffs_q0">in, 32, ap_memory, v_vec_coeffs, array</column>
</table>
</item>
</section>
</profile>
