{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448857178595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448857178595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 23:19:38 2015 " "Processing started: Sun Nov 29 23:19:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448857178595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448857178595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448857178595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1448857179319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegister.v 1 1 " "Found 1 design units, including 1 entities, in source file piperegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegister " "Found entity 1: PipeRegister" {  } { { "PipeRegister.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/PipeRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg Project2.v(6) " "Verilog HDL Declaration information at Project2.v(6): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "Project2.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448857179365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr Project2.v(5) " "Verilog HDL Declaration information at Project2.v(5): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "Project2.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448857179365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3to1 " "Found entity 1: Mux3to1" {  } { { "Mux3to1.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCAdder " "Found entity 1: PCAdder" {  } { { "PCAdder.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/PCAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrement.v 1 1 " "Found 1 design units, including 1 entities, in source file pcincrement.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIncrement " "Found entity 1: PCIncrement" {  } { { "PCIncrement.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/PCIncrement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scproccontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file scproccontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCProcController " "Found entity 1: SCProcController" {  } { { "SCProcController.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/SCProcController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swdevice.v 1 1 " "Found 1 design units, including 1 entities, in source file swdevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 SWdevice " "Found entity 1: SWdevice" {  } { { "SWdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/SWdevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydevice.v 1 1 " "Found 1 design units, including 1 entities, in source file keydevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEYdevice " "Found entity 1: KEYdevice" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispdevice.v 1 1 " "Found 1 design units, including 1 entities, in source file dispdevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPdevice " "Found entity 1: DISPdevice" {  } { { "DISPdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/DISPdevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857179412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857179412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448857179475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "Project2.v" "PLL_inst" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448857179536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 65 " "Parameter \"clk0_duty_cycle\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 5000 " "Parameter \"gate_lock_counter\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179537 ""}  } { { "PLL.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448857179537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer\"" {  } { { "Project2.v" "timer" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYdevice KEYdevice:keydevice " "Elaborating entity \"KEYdevice\" for hierarchy \"KEYdevice:keydevice\"" {  } { { "Project2.v" "keydevice" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWdevice SWdevice:swdevice " "Elaborating entity \"SWdevice\" for hierarchy \"SWdevice:swdevice\"" {  } { { "Project2.v" "swdevice" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPdevice DISPdevice:displedr " "Elaborating entity \"DISPdevice\" for hierarchy \"DISPdevice:displedr\"" {  } { { "Project2.v" "displedr" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPdevice DISPdevice:displedg " "Elaborating entity \"DISPdevice\" for hierarchy \"DISPdevice:displedg\"" {  } { { "Project2.v" "displedg" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPdevice DISPdevice:disphex " "Elaborating entity \"DISPdevice\" for hierarchy \"DISPdevice:disphex\"" {  } { { "Project2.v" "disphex" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to1 Mux3to1:pcMux " "Elaborating entity \"Mux3to1\" for hierarchy \"Mux3to1:pcMux\"" {  } { { "Project2.v" "pcMux" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project2.v" "pc" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIncrement PCIncrement:pcIncrement " "Elaborating entity \"PCIncrement\" for hierarchy \"PCIncrement:pcIncrement\"" {  } { { "Project2.v" "pcIncrement" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMemory " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMemory\"" {  } { { "Project2.v" "instMemory" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179568 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1448857179569 "|Project2|InstMemory:instMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCProcController SCProcController:controller " "Elaborating entity \"SCProcController\" for hierarchy \"SCProcController:controller\"" {  } { { "Project2.v" "controller" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegister PipeRegister:pipe " "Elaborating entity \"PipeRegister\" for hierarchy \"PipeRegister:pipe\"" {  } { { "Project2.v" "pipe" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:signExtension " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:signExtension\"" {  } { { "Project2.v" "signExtension" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCAdder PCAdder:pcAdder " "Elaborating entity \"PCAdder\" for hierarchy \"PCAdder:pcAdder\"" {  } { { "Project2.v" "pcAdder" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:dprf " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:dprf\"" {  } { { "Project2.v" "dprf" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:forward1Mux " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:forward1Mux\"" {  } { { "Project2.v" "forward1Mux" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Project2.v" "alu" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179591 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(61) " "Verilog HDL warning at ALU.v(61): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/ALU.v" 61 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1448857179593 "|Project2|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMemory\"" {  } { { "Project2.v" "dataMemory" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 DataMemory.v(18) " "Verilog HDL assignment warning at DataMemory.v(18): truncated value with size 12 to match size of target (11)" {  } { { "DataMemory.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/DataMemory.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448857179596 "|Project2|DataMemory:dataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:sevenSeg3 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:sevenSeg3\"" {  } { { "Project2.v" "sevenSeg3" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857179598 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "DataMemory:dataMemory\|data " "Created node \"DataMemory:dataMemory\|data\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "DataMemory.v" "data" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/DataMemory.v" 13 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Quartus II" 0 -1 1448857180370 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:dprf\|regs " "RAM logic \"RegisterFile:dprf\|regs\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "regs" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/RegisterFile.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1448857180371 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1448857180371 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1448857180807 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMemory\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMemory\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448857183483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448857183483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448857183483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448857183483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448857183483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448857183483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448857183483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448857183483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448857183483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE stopwatch.mif " "Parameter INIT_FILE set to stopwatch.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448857183483 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1448857183483 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1448857183483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMemory\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMemory\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMemory\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DataMemory:dataMemory\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE stopwatch.mif " "Parameter \"INIT_FILE\" = \"stopwatch.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448857183565 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448857183565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gq61 " "Found entity 1: altsyncram_gq61" {  } { { "db/altsyncram_gq61.tdf" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/db/altsyncram_gq61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448857183643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448857183643 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1448857184511 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbus\[0\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"dbus\[0\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "Project2.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbus\[1\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a1 " "Converted the fan-out from the tri-state buffer \"dbus\[1\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a1\" into an OR gate" {  } { { "Project2.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbus\[2\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a2 " "Converted the fan-out from the tri-state buffer \"dbus\[2\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a2\" into an OR gate" {  } { { "Project2.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbus\[3\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a3 " "Converted the fan-out from the tri-state buffer \"dbus\[3\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a3\" into an OR gate" {  } { { "Project2.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.v" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[4\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a4 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[4\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a4\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[5\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a5 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[5\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a5\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[6\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a6 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[6\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a6\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[7\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a7 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[7\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a7\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DISPdevice:displedg\|dbus\[8\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a8 " "Converted the fan-out from the tri-state buffer \"DISPdevice:displedg\|dbus\[8\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a8\" into an OR gate" {  } { { "DISPdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/DISPdevice.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[9\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a9 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[9\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a9\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[10\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a10 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[10\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a10\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[11\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a11 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[11\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a11\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[14\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a14 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[14\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a14\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[13\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a13 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[13\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a13\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[12\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a12 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[12\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a12\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[15\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a15 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[15\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a15\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[31\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a31 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[31\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a31\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[30\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a30 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[30\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a30\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[29\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a29 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[29\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a29\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[28\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a28 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[28\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a28\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[27\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a27 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[27\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a27\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[26\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a26 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[26\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a26\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[25\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a25 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[25\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a25\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[24\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a24 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[24\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a24\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[23\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a23 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[23\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a23\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[22\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a22 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[22\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a22\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[21\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a21 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[21\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a21\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[20\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a20 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[20\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a20\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[19\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a19 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[19\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a19\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[18\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a18 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[18\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a18\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[17\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a17 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[17\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a17\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KEYdevice:keydevice\|dbus\[16\] DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a16 " "Converted the fan-out from the tri-state buffer \"KEYdevice:keydevice\|dbus\[16\]\" to the node \"DataMemory:dataMemory\|altsyncram:data_rtl_0\|altsyncram_gq61:auto_generated\|ram_block1a16\" into an OR gate" {  } { { "KEYdevice.v" "" { Text "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/KEYdevice.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1448857184589 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1448857184589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.map.smsg " "Generated suppressed messages file C:/Users/HM/Downloads/3220prj4/CS3220 Project 2/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1448857194430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448857194695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448857194695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3209 " "Implemented 3209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448857194945 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448857194945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3115 " "Implemented 3115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448857194945 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1448857194945 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1448857194945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448857194945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448857195008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 23:19:55 2015 " "Processing ended: Sun Nov 29 23:19:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448857195008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448857195008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448857195008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448857195008 ""}
