{
  "name": "core::core_arch::aarch64::neon::generated::vcmlaq_rot90_lane_f16",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:3851:1: 3855:17",
  "mir": "fn core::core_arch::aarch64::neon::generated::vcmlaq_rot90_lane_f16(_1: core_arch::arm_shared::neon::float16x8_t, _2: core_arch::arm_shared::neon::float16x8_t, _3: core_arch::arm_shared::neon::float16x4_t) -> core_arch::arm_shared::neon::float16x8_t {\n    let mut _0: core_arch::arm_shared::neon::float16x8_t;\n    let  _4: core_arch::arm_shared::neon::float16x8_t;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    debug c => _4;\n    bb0: {\n        _4 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::float16x4_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::float16x8_t>(_3, _3, core_arch::aarch64::neon::generated::vcmlaq_rot90_lane_f16::<LANE>::{constant#1}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_arch::aarch64::neon::generated::vcmlaq_rot90_f16(_1, _2, _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        return;\n    }\n}\n"
}