INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_2/Assign_4_2.srcs/sources_1/new/FSM_1101.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_1101
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_2/Assign_4_2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 36 bits [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_2/Assign_4_2.srcs/sim_1/new/testbench.v:37]
