// Seed: 3435254523
module module_0 (
    input tri id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output tri1 id_5,
    output supply1 id_6,
    input wire id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri1 id_11
);
  tri0 id_13;
  wire id_14;
  id_15(
      1, id_13
  );
  wire id_16 = id_14;
  wire id_17;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_27,
    input wor id_5,
    input tri0 id_6,
    output wire id_7,
    input wand id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11,
    output supply0 id_12,
    input tri id_13,
    input tri1 id_14,
    output uwire id_15,
    output wire id_16,
    input wand id_17,
    output wand id_18,
    output tri0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input tri1 id_22,
    output wor id_23,
    input wand id_24,
    output tri1 id_25
);
  assign id_16 = 1;
  module_0(
      id_20, id_11, id_10, id_11, id_17, id_19, id_16, id_14, id_15, id_7, id_17, id_1
  );
endmodule
