use crate::cpu::interrupts::InterruptRegisters;
use crate::emulator::Emulator;
use bincode::{Encode, Decode};

const BASE_SPEED_RATE: u8 = 4;
const DIVIDER_RATE: u8 = 16;

#[derive(Clone, Encode, Decode, Debug)]
pub struct TimerRegisters {
    pub m_cycles_clock: u8,
    pub divider_clock: u8,
    pub base_clock: u8,
    pub divider: u8,
    pub counter: u8,
    pub modulo: u8,
    pub control: u8
}

pub fn initialize_timer_registers() -> TimerRegisters {
    TimerRegisters {
        m_cycles_clock: 0,
        divider_clock: 0,
        base_clock: 0,
        divider: 0,
        counter: 0,
        modulo: 0,
        control: 0
    }
}

fn get_counter_rate(timer_registers: &TimerRegisters) -> Option<u8> {
    let control = timer_registers.control;
    match control & 0x07 {
        0x04 => Some(64),
        0x05 => Some(1),
        0x06 => Some(4),
        0x7 => Some(16),
        _ => None
    }
}

fn increment_div_register(timer_registers: &mut TimerRegisters) {
    timer_registers.divider_clock += 1;

    if timer_registers.divider_clock >= DIVIDER_RATE {
        timer_registers.divider = timer_registers.divider.wrapping_add(1);
        timer_registers.divider_clock = 0;
    }
}

fn increment_counter_register(timer_registers: &mut TimerRegisters,
                              interrupt_registers: &mut InterruptRegisters,
                              counter_rate: u8) {
    timer_registers.base_clock += 1;

    if timer_registers.base_clock >= counter_rate {
        timer_registers.base_clock = 0;

        if timer_registers.counter == 0xFF {
            timer_registers.counter = timer_registers.modulo;
            interrupt_registers.flags |= 0x04;
        }
        else {
            timer_registers.counter += 1
        }
    }
}

pub fn step(emulator: &mut Emulator) {
    let timer_registers = &mut emulator.timers;
    timer_registers.m_cycles_clock += 1;

    if timer_registers.m_cycles_clock >= BASE_SPEED_RATE {
        timer_registers.m_cycles_clock -= BASE_SPEED_RATE;

        increment_div_register(timer_registers);

        match get_counter_rate(timer_registers) {
            Some(counter_rate) => {
                let interrupt_registers = &mut emulator.interrupts;
                increment_counter_register(timer_registers, interrupt_registers, counter_rate);
            }
            _ => ()
        }
    }
}

#[cfg(test)]
mod tests {
    use crate::emulator::initialize_screenless_emulator;
    use super::*;

    #[test]
    fn increments_base_speed_by_number_of_m_cycles() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        step(&mut emulator);
        assert_eq!(emulator.timers.m_cycles_clock, 1);
    }

    #[test]
    fn resets_base_speed_after_four_m_cycles() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        step(&mut emulator);
        assert_eq!(emulator.timers.m_cycles_clock, 0);
    }

    #[test]
    fn increments_divider_clock_after_four_m_cycles() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        step(&mut emulator);
        assert_eq!(emulator.timers.divider_clock, 1);
    }

    #[test]
    fn increments_divider_register_after_sixteen_divider_clock_increments() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        emulator.timers.divider_clock = 15;
        step(&mut emulator);
        assert_eq!(emulator.timers.divider, 1);
        assert_eq!(emulator.timers.divider_clock, 0);
    }

    #[test]
    fn wraps_when_divider_register_overflows() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        emulator.timers.divider_clock = 15;
        emulator.timers.divider = 0xFF;
        step(&mut emulator);
        assert_eq!(emulator.timers.divider, 0);
        assert_eq!(emulator.timers.divider_clock, 0);
    }

    #[test]
    fn increments_counter_register_at_a_fourth_the_rate_of_base_speed_when_configured() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        emulator.timers.base_clock = 3;
        emulator.timers.control = 0x06;
        step(&mut emulator);
        assert_eq!(emulator.timers.counter, 1);
        assert_eq!(emulator.timers.base_clock, 0);
    }

    #[test]
    fn increments_counter_register_at_a_sixteenth_of_the_rate_of_base_speed_when_configured() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        emulator.timers.base_clock = 15;
        emulator.timers.control = 0x07;
        step(&mut emulator);
        assert_eq!(emulator.timers.counter, 1);
        assert_eq!(emulator.timers.base_clock, 0);
    }

    #[test]
    fn increments_counter_register_at_a_sixty_fourth_of_the_rate_of_base_speed_when_configured() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        emulator.timers.base_clock = 63;
        emulator.timers.control = 0x04;
        step(&mut emulator);
        assert_eq!(emulator.timers.counter, 1);
        assert_eq!(emulator.timers.base_clock, 0);
    }

    #[test]
    fn increments_counter_register_at_same_rate_of_base_speed_when_configured() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        emulator.timers.base_clock = 0;
        emulator.timers.control = 0x05;
        step(&mut emulator);
        assert_eq!(emulator.timers.counter, 1);
        assert_eq!(emulator.timers.base_clock, 0);
    }

    #[test]
    fn should_not_increment_counter_register_at_wrong_time() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        emulator.timers.base_clock = 14;
        emulator.timers.control = 0x07;
        step(&mut emulator);
        assert_eq!(emulator.timers.counter, 0);
        assert_eq!(emulator.timers.base_clock, 15);
    }

    #[test]
    fn should_not_increment_counter_register_if_timer_is_off() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        emulator.timers.base_clock = 15;
        emulator.timers.control = 0;
        step(&mut emulator);
        assert_eq!(emulator.timers.counter, 0);
        assert_eq!(emulator.timers.base_clock, 15);
    }

    #[test]
    fn should_fire_interrupt_on_counter_register_overflow() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        emulator.timers.base_clock = 0x15;
        emulator.timers.control = 0x07;
        emulator.timers.counter = 0xFF;
        step(&mut emulator);
        assert_eq!(emulator.timers.counter, 0);
        assert_eq!(emulator.timers.base_clock, 0);
        assert_eq!(emulator.interrupts.flags, 0x04);
    }

    #[test]
    fn should_reset_counter_register_to_modulo_on_overflow() {
        let mut emulator = initialize_screenless_emulator();
        emulator.cpu.instruction_clock_cycles = 4;
        emulator.timers.m_cycles_clock = 3;
        emulator.timers.base_clock = 0x15;
        emulator.timers.control = 0x07;
        emulator.timers.counter = 0xFF;
        emulator.timers.modulo = 0x04;
        step(&mut emulator);
        assert_eq!(emulator.timers.counter, 0x04);
        assert_eq!(emulator.timers.base_clock, 0);
        assert_eq!(emulator.interrupts.flags, 0x04);
    }
}
