Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri May 31 09:52:40 2019
| Host         : travis-job-e497b588-3100-416d-a159-0ad2045788bf running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a50t-csg325
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.680        0.000                      0                14569       -0.190      -12.342                     66                14567        0.264        0.000                       0                  4849  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk50                {0.000 10.000}       20.000          50.000          
  crg_pll_clk200     {0.000 2.500}        5.000           200.000         
  crg_pll_fb         {0.000 10.000}       20.000          50.000          
  crg_pll_sys        {0.000 5.000}        10.000          100.000         
  crg_pll_sys4x      {0.000 1.250}        2.500           400.000         
  crg_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50                                                                                                                                                                  7.000        0.000                       0                     1  
  crg_pll_clk200           3.019        0.000                      0                   13        0.134        0.000                      0                   13        0.264        0.000                       0                    10  
  crg_pll_fb                                                                                                                                                          18.751        0.000                       0                     2  
  crg_pll_sys              3.023        0.000                      0                14554       -0.190      -12.342                     66                14554        3.870        0.000                       0                  4703  
  crg_pll_sys4x                                                                                                                                                        0.908        0.000                       0                   127  
  crg_pll_sys4x_dqs                                                                                                                                                    0.908        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                crg_pll_clk200        2.680        0.000                      0                    1                                                                        
                crg_pll_sys           2.757        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751               PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633               PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000                PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000                PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_clk200
  To Clock:  crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.611ns (37.439%)  route 1.021ns (62.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 7.973 - 5.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.982    clk50_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.059 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.646     2.704    crg_pll_clk200
                         BUFG (Prop_bufg_I_O)         0.081     2.785 r  BUFG_2/O
                         net (fo=8, unplaced)         0.584     3.369    clk200_clk
                         FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.379     3.748 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, unplaced)         0.631     4.379    crg_reset_counter[0]
                         LUT4 (Prop_lut4_I1_O)        0.232     4.611 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, unplaced)         0.390     5.001    crg_reset_counter[3]_i_1_n_0
                         FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     6.771    clk50_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.844 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.613     7.457    crg_pll_clk200
                         BUFG (Prop_bufg_I_O)         0.077     7.534 r  BUFG_2/O
                         net (fo=8, unplaced)         0.439     7.973    clk200_clk
                         FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.251     8.224    
                         clock uncertainty           -0.039     8.186    
                         FDSE (Setup_fdse_C_CE)      -0.165     8.021    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  3.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.609%)  route 0.131ns (35.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.349    clk50_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.399 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.320     0.719    crg_pll_clk200
                         BUFG (Prop_bufg_I_O)         0.026     0.745 r  BUFG_2/O
                         net (fo=8, unplaced)         0.114     0.859    clk200_clk
                         FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     1.000 r  crg_reset_counter_reg[2]/Q
                         net (fo=4, unplaced)         0.131     1.131    crg_reset_counter[2]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.229 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.229    crg_reset_counter[2]_i_1_n_0
                         FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.682    clk50_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.735 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.337     1.072    crg_pll_clk200
                         BUFG (Prop_bufg_I_O)         0.029     1.101 r  BUFG_2/O
                         net (fo=8, unplaced)         0.259     1.360    clk200_clk
                         FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.356     1.004    
                         FDSE (Hold_fdse_C_D)         0.091     1.095    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000                FDPE_2/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751               PLLE2_BASE/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633               PLLE2_BASE/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :            0  Failing Endpoints,  Worst Slack        3.023ns,  Total Violation        0.000ns
Hold  :           66  Failing Endpoints,  Worst Slack       -0.190ns,  Total Violation      -12.342ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain10_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 3.645ns (57.709%)  route 2.671ns (42.291%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 13.035 - 10.000 ) 
    Source Clock Delay      (SCD):    3.431ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.982    clk50_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.059 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, unplaced)         0.646     2.704    crg_pll_sys
                         BUFG (Prop_bufg_I_O)         0.081     2.785 r  BUFG/O
                         net (fo=4701, unplaced)      0.646     3.431    sys_clk
                         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.125     5.556 r  tag_mem_reg/DOADO[4]
                         net (fo=2, unplaced)         0.646     6.202    lm32_cpu/load_store_unit/DOADO[4]
                         LUT6 (Prop_lut6_I5_O)        0.105     6.307 r  lm32_cpu/load_store_unit/tag_mem_reg_i_40/O
                         net (fo=1, unplaced)         0.000     6.307    lm32_cpu/load_store_unit/tag_mem_reg_i_40_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.764 r  lm32_cpu/load_store_unit/tag_mem_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.008     6.772    lm32_cpu/load_store_unit/tag_mem_reg_i_33_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.870 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     6.870    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     7.115 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/CO[0]
                         net (fo=6, unplaced)         0.272     7.387    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
                         LUT6 (Prop_lut6_I3_O)        0.297     7.684 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_16/O
                         net (fo=2, unplaced)         0.358     8.042    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_16_n_0
                         LUT4 (Prop_lut4_I3_O)        0.108     8.150 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, unplaced)         0.371     8.521    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.105     8.626 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, unplaced)         0.371     8.997    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10_n_0
                         LUT4 (Prop_lut4_I1_O)        0.105     9.102 r  lm32_cpu/load_store_unit/data_mem_grain10_reg_i_9/O
                         net (fo=2, unplaced)         0.646     9.747    data_port_we[10]
                         RAMB18E1                                     r  data_mem_grain10_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    11.771    clk50_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.844 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, unplaced)         0.613    12.457    crg_pll_sys
                         BUFG (Prop_bufg_I_O)         0.077    12.534 r  BUFG/O
                         net (fo=4701, unplaced)      0.501    13.035    sys_clk
                         RAMB18E1                                     r  data_mem_grain10_reg/CLKARDCLK
                         clock pessimism              0.251    13.286    
                         clock uncertainty           -0.039    13.247    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    12.771    data_mem_grain10_reg
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  3.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.190ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.349    clk50_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.399 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, unplaced)         0.320     0.719    crg_pll_sys
                         BUFG (Prop_bufg_I_O)         0.026     0.745 r  BUFG/O
                         net (fo=4701, unplaced)      0.192     0.937    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.078 r  FDPE_1/Q
                         net (fo=2759, unplaced)      0.320     1.398    sys_rst
    OLOGIC_X0Y26         OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.682    clk50_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.735 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, unplaced)         0.337     1.072    crg_pll_sys
                         BUFG (Prop_bufg_I_O)         0.029     1.101 r  BUFG/O
                         net (fo=4701, unplaced)      0.337     1.438    sys_clk
    OLOGIC_X0Y26         OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism             -0.356     1.082    
    OLOGIC_X0Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.588    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                 -0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000                XADC/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000              PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         5.000       3.870                lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         5.000       3.870                lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys4x
  To Clock:  crg_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908                BUFG_3/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500              PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys4x_dqs
  To Clock:  crg_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908                BUFG_4/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500              PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.077ns  (logic 0.000ns (0.000%)  route 0.077ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.059ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, unplaced)         0.077     0.077    xilinxasyncresetsynchronizerimpl1_rst_meta
                         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     2.235 r  clk50_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     2.349    clk50_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.399 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.320     2.719    crg_pll_clk200
                         BUFG (Prop_bufg_I_O)         0.026     2.745 r  BUFG_2/O
                         net (fo=8, unplaced)         0.114     2.859    clk200_clk
                         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     2.859    
                         clock uncertainty           -0.088     2.771    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.757    FDPE_3
  -------------------------------------------------------------------
                         required time                          2.757    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  2.680    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  crg_pll_sys

Setup :            0  Failing Endpoints,  Worst Slack        2.757ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.077ns  (logic 0.000ns (0.000%)  route 0.077ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.059ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, unplaced)         0.077     0.077    xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     2.235 r  clk50_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     2.349    clk50_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.399 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, unplaced)         0.320     2.719    crg_pll_sys
                         BUFG (Prop_bufg_I_O)         0.026     2.745 r  BUFG/O
                         net (fo=4701, unplaced)      0.192     2.937    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.937    
                         clock uncertainty           -0.089     2.848    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.834    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.834    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  2.757    





