// -----------------------------------------------------------------------------
// Simulation: FINAL_SYN
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
../00_TESTBED/tb.v

// synthesis files
// -----------------------------------------------------------------------------
../02_SYN/interpolation_syn.v
../02_SYN/tsmc13.v