<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_fu_101_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:92" VARIABLE="icmp_ln92" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_107_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:92" VARIABLE="add_ln92_1" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_124_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:92" VARIABLE="add_ln92" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_fu_130_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94" VARIABLE="icmp_ln94" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_fu_136_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89" VARIABLE="select_ln89" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_144_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:92" VARIABLE="select_ln92" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_168_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97" VARIABLE="add_ln97" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_174_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94" VARIABLE="add_ln94" MODULE="dct_Pipeline_RD_Loop_Row_RD_Loop_Col" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_153_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59" VARIABLE="icmp_ln59" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_159_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59" VARIABLE="add_ln59_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_182_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59" VARIABLE="add_ln59" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_188_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="icmp_ln39" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_194_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="select_ln55" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln55_fu_202_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="xor_ln55" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_208_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41" VARIABLE="icmp_ln41" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_fu_214_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="and_ln55" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_220_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59" VARIABLE="select_ln59" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_232_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="add_ln39" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_238_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="empty" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="n_mid2_fu_244_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="n_mid2" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_402_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="tmp_mid2" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_252_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="select_ln39" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_310_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_319_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43" VARIABLE="add_ln43" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_330_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44" VARIABLE="add_ln44" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_32s_32_4_1_U3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44" VARIABLE="mul_ln44" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_15s_32s_32_4_1_U3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44" VARIABLE="sext_ln44_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_32s_32_4_1_U3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44" VARIABLE="tmp_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_341_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41" VARIABLE="add_ln41" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_1_fu_346_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41" VARIABLE="icmp_ln41_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_382_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_264_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="add_ln39_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_1_fu_270_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="select_ln39_1" MODULE="dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_97_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:64" VARIABLE="icmp_ln64" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_103_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:64" VARIABLE="add_ln64_1" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_120_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:64" VARIABLE="add_ln64" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_126_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:67" VARIABLE="icmp_ln67" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_132_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="select_ln55" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_144_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:64" VARIABLE="select_ln64" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_180_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70" VARIABLE="add_ln70" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_186_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70" VARIABLE="add_ln70_1" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_192_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:67" VARIABLE="add_ln67" MODULE="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_153_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73" VARIABLE="icmp_ln73" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_159_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73" VARIABLE="add_ln73_1" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_182_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73" VARIABLE="add_ln73" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_188_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="icmp_ln39" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_194_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="select_ln55" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln55_fu_202_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="xor_ln55" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_208_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41" VARIABLE="icmp_ln41" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_fu_214_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="and_ln55" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_220_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73" VARIABLE="select_ln73" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_232_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="add_ln39_1" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_238_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="empty" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="n_1_mid2_fu_244_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="n_1_mid2" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_402_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="tmp_2_mid2" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_252_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="select_ln39" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_310_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_319_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43" VARIABLE="add_ln43" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_330_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44" VARIABLE="add_ln44" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_32s_32_4_1_U10" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44" VARIABLE="mul_ln44" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_15s_32s_32_4_1_U10" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44" VARIABLE="sext_ln44_2" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_32s_32_4_1_U10" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44" VARIABLE="tmp_2" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_341_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41" VARIABLE="add_ln41" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_2_fu_346_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41" VARIABLE="icmp_ln41_2" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_382_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_1" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_264_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="add_ln39" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_2_fu_270_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="select_ln39_2" MODULE="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" LOOP="Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln78_fu_97_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78" VARIABLE="icmp_ln78" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_103_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78" VARIABLE="add_ln78_1" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_120_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78" VARIABLE="add_ln78" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_126_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:81" VARIABLE="icmp_ln81" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_132_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="select_ln55" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_fu_144_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78" VARIABLE="select_ln78" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_180_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84" VARIABLE="add_ln84" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_186_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84" VARIABLE="add_ln84_1" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_192_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:81" VARIABLE="add_ln81" MODULE="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_fu_101_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:106" VARIABLE="icmp_ln106" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_107_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:106" VARIABLE="add_ln106_1" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_124_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:106" VARIABLE="add_ln106" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_fu_130_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108" VARIABLE="icmp_ln108" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_136_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103" VARIABLE="select_ln103" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_fu_144_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:106" VARIABLE="select_ln106" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_168_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:111" VARIABLE="add_ln111" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_174_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108" VARIABLE="add_ln108" MODULE="dct_Pipeline_WR_Loop_Row_WR_Loop_Col" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_outbuf_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:53" VARIABLE="row_outbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_outbuf_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_outbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="col_inbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118" VARIABLE="buf_2d_in" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_out_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119" VARIABLE="buf_2d_out" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="16 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_coeff_table_U" SOURCE="" VARIABLE="dct_coeff_table" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 64 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="input_r" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="16 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="output_r" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="16 0 1"/>
</BindInfo>
