$date
	Fri Nov 22 10:20:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FIFO_tb $end
$var wire 8 ! data_out_r [7:0] $end
$var reg 1 " FIFO_clr_n $end
$var reg 1 # FIFO_reset_n $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & pop $end
$var reg 1 ' push $end
$scope module DUT $end
$var wire 1 " FIFO_clr_n $end
$var wire 1 # FIFO_reset_n $end
$var wire 1 $ clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 8 ) data_out [7:0] $end
$var wire 1 & pop $end
$var wire 1 ' push $end
$var parameter 32 * FIFO_cntr_w $end
$var parameter 32 + FIFO_depth $end
$var parameter 32 , FIFO_pntr_w $end
$var parameter 32 - FIFO_width $end
$var reg 4 . btm [3:0] $end
$var reg 4 / cnt [3:0] $end
$var reg 4 0 top [3:0] $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 -
b100 ,
b10000 +
b100 *
$end
#0
$dumpvars
b0 1
bx 0
bx /
bx .
bx )
b0 (
0'
0&
b0 %
1$
1#
1"
bx !
$end
#10000
0$
#20000
1$
#30000
0$
#40000
1$
#50000
0$
#60000
1$
#70000
0$
#80000
1$
#90000
0$
#100000
