# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FPU.srcs/sources_1/new/Adder.vhd" \
"../../../../FPU.srcs/sources_1/new/CU.vhd" \
"../../../../FPU.srcs/sources_1/new/PreAdder.vhd" \
"../../../../FPU.srcs/sources_1/new/ROM.vhd" \
"../../../../FPU.srcs/sim_1/new/tb_fpu.vhd" \

# Do not sort compile order
nosort
