Analysis & Synthesis report for test_spi_de0
Mon Nov 14 20:42:17 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |test_spi_de0|GEN_PULSO:gen_pul|STATE
  9. State Machine - |test_spi_de0|Maquina_de_Control:MC|STATE
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Maquina_de_Control:MC
 17. Source assignments for GEN_PULSO:gen_pul
 18. Source assignments for fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|altsyncram_9pf1:FIFOram
 19. Parameter Settings for User Entity Instance: test_spi_side:T_spi|spi_master:SPI_1
 20. Parameter Settings for User Entity Instance: test_spi_side:T_spi|spi_master:SPI_2
 21. Parameter Settings for User Entity Instance: test_spi_slaves:T_slaves|spi_slave:SLAVE_1
 22. Parameter Settings for User Entity Instance: test_spi_slaves:T_slaves|spi_slave:SLAVE_2
 23. Parameter Settings for User Entity Instance: fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component
 24. scfifo Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "test_spi_slaves:T_slaves|spi_slave:SLAVE_2"
 26. Port Connectivity Checks: "test_spi_slaves:T_slaves|spi_slave:SLAVE_1"
 27. Port Connectivity Checks: "Maquina_de_Control:MC"
 28. Port Connectivity Checks: "test_spi_side:T_spi|spi_master:SPI_2"
 29. Port Connectivity Checks: "test_spi_side:T_spi|spi_master:SPI_1"
 30. Port Connectivity Checks: "test_spi_side:T_spi"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 14 20:42:16 2016   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; test_spi_de0                            ;
; Top-level Entity Name              ; test_spi_de0                            ;
; Family                             ; Cyclone III                             ;
; Total logic elements               ; 389                                     ;
;     Total combinational functions  ; 269                                     ;
;     Dedicated logic registers      ; 269                                     ;
; Total registers                    ; 269                                     ;
; Total pins                         ; 59                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 512                                     ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C16F484C6       ;                    ;
; Top-level entity name                                          ; test_spi_de0       ; test_spi_de0       ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+--------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ;
+--------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; rebot_elim.vhd                                   ; yes             ; User VHDL File               ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/rebot_elim.vhd         ;
; hex27seg.vhd                                     ; yes             ; User VHDL File               ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd           ;
; gen_pulso.vhd                                    ; yes             ; User VHDL File               ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/gen_pulso.vhd          ;
; test_spi_de0.vhd                                 ; yes             ; User VHDL File               ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd       ;
; test_spi_side.vhd                                ; yes             ; User VHDL File               ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_side.vhd      ;
; test_spi_slaves.vhd                              ; yes             ; User VHDL File               ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_slaves.vhd    ;
; ../../src/spi_master_slave/spi_master.vhd        ; yes             ; User VHDL File               ; E:/RHD2132_FPGA.git/trunk/src/spi_master_slave/spi_master.vhd         ;
; ../../src/spi_master_slave/spi_slave.vhd         ; yes             ; User VHDL File               ; E:/RHD2132_FPGA.git/trunk/src/spi_master_slave/spi_slave.vhd          ;
; ../../src/maquina_control/Maquina_de_control.vhd ; yes             ; User VHDL File               ; E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd  ;
; ../../src/interconnect/interconnect.vhd          ; yes             ; User VHDL File               ; E:/RHD2132_FPGA.git/trunk/src/interconnect/interconnect.vhd           ;
; fifo_test_1.vhd                                  ; yes             ; User Wizard-Generated File   ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/fifo_test_1.vhd        ;
; scfifo.tdf                                       ; yes             ; Megafunction                 ; e:/altera/90/quartus/libraries/megafunctions/scfifo.tdf               ;
; a_regfifo.inc                                    ; yes             ; Megafunction                 ; e:/altera/90/quartus/libraries/megafunctions/a_regfifo.inc            ;
; a_dpfifo.inc                                     ; yes             ; Megafunction                 ; e:/altera/90/quartus/libraries/megafunctions/a_dpfifo.inc             ;
; a_i2fifo.inc                                     ; yes             ; Megafunction                 ; e:/altera/90/quartus/libraries/megafunctions/a_i2fifo.inc             ;
; a_fffifo.inc                                     ; yes             ; Megafunction                 ; e:/altera/90/quartus/libraries/megafunctions/a_fffifo.inc             ;
; a_f2fifo.inc                                     ; yes             ; Megafunction                 ; e:/altera/90/quartus/libraries/megafunctions/a_f2fifo.inc             ;
; aglobal90.inc                                    ; yes             ; Megafunction                 ; e:/altera/90/quartus/libraries/megafunctions/aglobal90.inc            ;
; db/scfifo_tf71.tdf                               ; yes             ; Auto-Generated Megafunction  ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/scfifo_tf71.tdf     ;
; db/a_dpfifo_4m71.tdf                             ; yes             ; Auto-Generated Megafunction  ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/a_dpfifo_4m71.tdf   ;
; db/altsyncram_9pf1.tdf                           ; yes             ; Auto-Generated Megafunction  ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/altsyncram_9pf1.tdf ;
; db/cmpr_9r8.tdf                                  ; yes             ; Auto-Generated Megafunction  ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/cmpr_9r8.tdf        ;
; db/cntr_k8b.tdf                                  ; yes             ; Auto-Generated Megafunction  ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/cntr_k8b.tdf        ;
; db/cntr_197.tdf                                  ; yes             ; Auto-Generated Megafunction  ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/cntr_197.tdf        ;
; db/cntr_l8b.tdf                                  ; yes             ; Auto-Generated Megafunction  ; E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/cntr_l8b.tdf        ;
+--------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 389         ;
;                                             ;             ;
; Total combinational functions               ; 269         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 147         ;
;     -- 3 input functions                    ; 58          ;
;     -- <=2 input functions                  ; 64          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 240         ;
;     -- arithmetic mode                      ; 29          ;
;                                             ;             ;
; Total registers                             ; 269         ;
;     -- Dedicated logic registers            ; 269         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 59          ;
; Total memory bits                           ; 512         ;
; Maximum fan-out node                        ; m_clk~input ;
; Maximum fan-out                             ; 203         ;
; Total fan-out                               ; 1965        ;
; Average fan-out                             ; 2.92        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test_spi_de0                            ; 269 (0)           ; 269 (0)      ; 512         ; 0            ; 0       ; 0         ; 59   ; 0            ; |test_spi_de0                                                                                                                              ; work         ;
;    |GEN_PULSO:gen_pul|                   ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|GEN_PULSO:gen_pul                                                                                                            ; work         ;
;    |Maquina_de_Control:MC|               ; 56 (56)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|Maquina_de_Control:MC                                                                                                        ; work         ;
;    |fifo_test_1:fifo_test_1_inst|        ; 38 (0)            ; 27 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|fifo_test_1:fifo_test_1_inst                                                                                                 ; work         ;
;       |scfifo:scfifo_component|          ; 38 (0)            ; 27 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component                                                                         ; work         ;
;          |scfifo_tf71:auto_generated|    ; 38 (0)            ; 27 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated                                              ; work         ;
;             |a_dpfifo_4m71:dpfifo|       ; 38 (24)           ; 27 (13)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo                         ; work         ;
;                |altsyncram_9pf1:FIFOram| ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|altsyncram_9pf1:FIFOram ; work         ;
;                |cntr_197:usedw_counter|  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cntr_197:usedw_counter  ; work         ;
;                |cntr_k8b:rd_ptr_msb|     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cntr_k8b:rd_ptr_msb     ; work         ;
;                |cntr_l8b:wr_ptr|         ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cntr_l8b:wr_ptr         ; work         ;
;    |hex27seg:hex0|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|hex27seg:hex0                                                                                                                ; work         ;
;    |hex27seg:hex1|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|hex27seg:hex1                                                                                                                ; work         ;
;    |hex27seg:hex2|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|hex27seg:hex2                                                                                                                ; work         ;
;    |hex27seg:hex3|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|hex27seg:hex3                                                                                                                ; work         ;
;    |rebot_elim:RE|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|rebot_elim:RE                                                                                                                ; work         ;
;    |test_spi_side:T_spi|                 ; 68 (0)            ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|test_spi_side:T_spi                                                                                                          ; work         ;
;       |spi_master:SPI_1|                 ; 51 (51)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|test_spi_side:T_spi|spi_master:SPI_1                                                                                         ; work         ;
;       |spi_master:SPI_2|                 ; 17 (17)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|test_spi_side:T_spi|spi_master:SPI_2                                                                                         ; work         ;
;    |test_spi_slaves:T_slaves|            ; 76 (0)            ; 126 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|test_spi_slaves:T_slaves                                                                                                     ; work         ;
;       |spi_slave:SLAVE_1|                ; 38 (38)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|test_spi_slaves:T_slaves|spi_slave:SLAVE_1                                                                                   ; work         ;
;       |spi_slave:SLAVE_2|                ; 38 (38)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_spi_de0|test_spi_slaves:T_slaves|spi_slave:SLAVE_2                                                                                   ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|altsyncram_9pf1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |test_spi_de0|GEN_PULSO:gen_pul|STATE                                       ;
+---------------------------+---------------------------+------------------+------------------+
; Name                      ; STATE.st_flanco_detectado ; STATE.st_espero0 ; STATE.st_espero1 ;
+---------------------------+---------------------------+------------------+------------------+
; STATE.st_espero1          ; 0                         ; 0                ; 0                ;
; STATE.st_espero0          ; 0                         ; 1                ; 1                ;
; STATE.st_flanco_detectado ; 1                         ; 0                ; 1                ;
+---------------------------+---------------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_spi_de0|Maquina_de_Control:MC|STATE                                                                                                                                                                                                                                                                           ;
+-------------------------------+--------------------+------------------------------+-------------------------------+----------------------------+-----------------------+---------------+----------------+----------------------------+-----------------------------+--------------------------+---------------------+---------------+
; Name                          ; STATE.st_CALIBRATE ; STATE.st_SEND_COMMAND_cuento ; STATE.st_SEND_COMMAND_waitACK ; STATE.st_SEND_COMMAND_wren ; STATE.st_SEND_COMMAND ; STATE.st_STOP ; STATE.st_START ; STATE.st_LOAD_PARAM_cuento ; STATE.st_LOAD_PARAM_waitACK ; STATE.st_LOAD_PARAM_wren ; STATE.st_LOAD_PARAM ; STATE.st_IDLE ;
+-------------------------------+--------------------+------------------------------+-------------------------------+----------------------------+-----------------------+---------------+----------------+----------------------------+-----------------------------+--------------------------+---------------------+---------------+
; STATE.st_IDLE                 ; 0                  ; 0                            ; 0                             ; 0                          ; 0                     ; 0             ; 0              ; 0                          ; 0                           ; 0                        ; 0                   ; 0             ;
; STATE.st_LOAD_PARAM           ; 0                  ; 0                            ; 0                             ; 0                          ; 0                     ; 0             ; 0              ; 0                          ; 0                           ; 0                        ; 1                   ; 1             ;
; STATE.st_LOAD_PARAM_wren      ; 0                  ; 0                            ; 0                             ; 0                          ; 0                     ; 0             ; 0              ; 0                          ; 0                           ; 1                        ; 0                   ; 1             ;
; STATE.st_LOAD_PARAM_waitACK   ; 0                  ; 0                            ; 0                             ; 0                          ; 0                     ; 0             ; 0              ; 0                          ; 1                           ; 0                        ; 0                   ; 1             ;
; STATE.st_LOAD_PARAM_cuento    ; 0                  ; 0                            ; 0                             ; 0                          ; 0                     ; 0             ; 0              ; 1                          ; 0                           ; 0                        ; 0                   ; 1             ;
; STATE.st_START                ; 0                  ; 0                            ; 0                             ; 0                          ; 0                     ; 0             ; 1              ; 0                          ; 0                           ; 0                        ; 0                   ; 1             ;
; STATE.st_STOP                 ; 0                  ; 0                            ; 0                             ; 0                          ; 0                     ; 1             ; 0              ; 0                          ; 0                           ; 0                        ; 0                   ; 1             ;
; STATE.st_SEND_COMMAND         ; 0                  ; 0                            ; 0                             ; 0                          ; 1                     ; 0             ; 0              ; 0                          ; 0                           ; 0                        ; 0                   ; 1             ;
; STATE.st_SEND_COMMAND_wren    ; 0                  ; 0                            ; 0                             ; 1                          ; 0                     ; 0             ; 0              ; 0                          ; 0                           ; 0                        ; 0                   ; 1             ;
; STATE.st_SEND_COMMAND_waitACK ; 0                  ; 0                            ; 1                             ; 0                          ; 0                     ; 0             ; 0              ; 0                          ; 0                           ; 0                        ; 0                   ; 1             ;
; STATE.st_SEND_COMMAND_cuento  ; 0                  ; 1                            ; 0                             ; 0                          ; 0                     ; 0             ; 0              ; 0                          ; 0                           ; 0                        ; 0                   ; 1             ;
; STATE.st_CALIBRATE            ; 1                  ; 0                            ; 0                             ; 0                          ; 0                     ; 0             ; 0              ; 0                          ; 0                           ; 0                        ; 0                   ; 1             ;
+-------------------------------+--------------------+------------------------------+-------------------------------+----------------------------+-----------------------+---------------+----------------+----------------------------+-----------------------------+--------------------------+---------------------+---------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; rebot_elim:RE|Q                                    ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                                           ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+
; Maquina_de_Control:MC|sg_reg_envio_out[2,6,12]                   ; Merged with Maquina_de_Control:MC|sg_reg_envio_out[0]                        ;
; Maquina_de_Control:MC|sg_reg_envio_out[1,3,5,13]                 ; Merged with Maquina_de_Control:MC|sg_reg_envio_out[15]                       ;
; Maquina_de_Control:MC|sg_reg_envio_out[4,8]                      ; Merged with Maquina_de_Control:MC|sg_reg_envio_out[14]                       ;
; Maquina_de_Control:MC|sg_reg_envio_out[7,9]                      ; Merged with Maquina_de_Control:MC|sg_reg_envio_out[11]                       ;
; test_spi_side:T_spi|spi_master:SPI_2|core_clk                    ; Merged with test_spi_side:T_spi|spi_master:SPI_2|core_n_clk                  ;
; test_spi_side:T_spi|spi_master:SPI_1|spi_2x_ce                   ; Merged with test_spi_side:T_spi|spi_master:SPI_2|\spi_2x_ce_gen_proc:clk_cnt ;
; test_spi_side:T_spi|spi_master:SPI_1|\spi_2x_ce_gen_proc:clk_cnt ; Merged with test_spi_side:T_spi|spi_master:SPI_2|\spi_2x_ce_gen_proc:clk_cnt ;
; test_spi_side:T_spi|spi_master:SPI_1|di_reg[2,6,12]              ; Merged with test_spi_side:T_spi|spi_master:SPI_1|di_reg[0]                   ;
; test_spi_side:T_spi|spi_master:SPI_1|di_reg[3,5,13,15]           ; Merged with test_spi_side:T_spi|spi_master:SPI_1|di_reg[1]                   ;
; test_spi_side:T_spi|spi_master:SPI_1|di_reg[8,14]                ; Merged with test_spi_side:T_spi|spi_master:SPI_1|di_reg[4]                   ;
; test_spi_side:T_spi|spi_master:SPI_1|di_reg[9,11]                ; Merged with test_spi_side:T_spi|spi_master:SPI_1|di_reg[7]                   ;
; test_spi_side:T_spi|spi_master:SPI_1|core_clk                    ; Merged with test_spi_side:T_spi|spi_master:SPI_1|core_n_clk                  ;
; test_spi_side:T_spi|spi_master:SPI_2|\spi_2x_ce_gen_proc:clk_cnt ; Merged with test_spi_side:T_spi|spi_master:SPI_2|spi_2x_ce                   ;
; test_spi_side:T_spi|spi_master:SPI_1|core_n_clk                  ; Merged with test_spi_side:T_spi|spi_master:SPI_2|core_n_clk                  ;
; Maquina_de_Control:MC|sg_reg_envio_out[14]                       ; Stuck at GND due to stuck port data_in                                       ;
; test_spi_side:T_spi|spi_master:SPI_1|di_reg[4]                   ; Stuck at GND due to stuck port data_in                                       ;
; test_spi_side:T_spi|spi_master:SPI_1|core_n_ce                   ; Merged with test_spi_side:T_spi|spi_master:SPI_2|core_n_ce                   ;
; test_spi_side:T_spi|spi_master:SPI_1|core_ce                     ; Merged with test_spi_side:T_spi|spi_master:SPI_2|core_ce                     ;
; test_spi_side:T_spi|spi_master:SPI_2|di_reg[0..15]               ; Stuck at GND due to stuck port clock_enable                                  ;
; test_spi_side:T_spi|spi_master:SPI_2|wren                        ; Stuck at GND due to stuck port data_in                                       ;
; test_spi_side:T_spi|spi_master:SPI_2|wr_ack_reg                  ; Stuck at GND due to stuck port data_in                                       ;
; GEN_PULSO:gen_pul|STATE.st_espero0                               ; Lost fanout                                                                  ;
; Total Number of Removed Registers = 51                           ;                                                                              ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+--------------------------------------------+---------------------------+-------------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register          ;
+--------------------------------------------+---------------------------+-------------------------------------------------+
; Maquina_de_Control:MC|sg_reg_envio_out[14] ; Stuck at GND              ; test_spi_side:T_spi|spi_master:SPI_1|di_reg[4]  ;
;                                            ; due to stuck port data_in ;                                                 ;
; test_spi_side:T_spi|spi_master:SPI_2|wren  ; Stuck at GND              ; test_spi_side:T_spi|spi_master:SPI_2|wr_ack_reg ;
;                                            ; due to stuck port data_in ;                                                 ;
+--------------------------------------------+---------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 269   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 46    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 153   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; test_spi_slaves:T_slaves|spi_slave:SLAVE_1|preload_miso ; 1       ;
; test_spi_slaves:T_slaves|spi_slave:SLAVE_2|preload_miso ; 1       ;
; test_spi_side:T_spi|spi_master:SPI_2|core_n_ce          ; 11      ;
; test_spi_side:T_spi|spi_master:SPI_2|core_n_clk         ; 5       ;
; test_spi_side:T_spi|spi_master:SPI_2|spi_2x_ce          ; 4       ;
; Total number of inverted registers = 5                  ;         ;
+---------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test_spi_de0|test_spi_side:T_spi|spi_master:SPI_1|state_reg[2]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_spi_de0|test_spi_side:T_spi|spi_master:SPI_1|sh_reg[4]       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |test_spi_de0|test_spi_side:T_spi|spi_master:SPI_1|sh_reg[6]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |test_spi_de0|Maquina_de_Control:MC|sg_reg_envio_out[15]           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |test_spi_de0|test_spi_slaves:T_slaves|spi_slave:SLAVE_1|Selector5 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |test_spi_de0|test_spi_slaves:T_slaves|spi_slave:SLAVE_2|Selector3 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for Maquina_de_Control:MC      ;
+--------------------------+---------+------+-------+
; Assignment               ; Value   ; From ; To    ;
+--------------------------+---------+------+-------+
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; STATE ;
+--------------------------+---------+------+-------+


+---------------------------------------------------+
; Source assignments for GEN_PULSO:gen_pul          ;
+--------------------------+---------+------+-------+
; Assignment               ; Value   ; From ; To    ;
+--------------------------+---------+------+-------+
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; STATE ;
+--------------------------+---------+------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|altsyncram_9pf1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_spi_side:T_spi|spi_master:SPI_1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                           ;
; cpol           ; '0'   ; Enumerated                                               ;
; cpha           ; '0'   ; Enumerated                                               ;
; prefetch       ; 2     ; Signed Integer                                           ;
; spi_2x_clk_div ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_spi_side:T_spi|spi_master:SPI_2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                           ;
; cpol           ; '0'   ; Enumerated                                               ;
; cpha           ; '0'   ; Enumerated                                               ;
; prefetch       ; 2     ; Signed Integer                                           ;
; spi_2x_clk_div ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_spi_slaves:T_slaves|spi_slave:SLAVE_1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                 ;
; cpol           ; '0'   ; Enumerated                                                     ;
; cpha           ; '0'   ; Enumerated                                                     ;
; prefetch       ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_spi_slaves:T_slaves|spi_slave:SLAVE_2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                 ;
; cpol           ; '0'   ; Enumerated                                                     ;
; cpha           ; '0'   ; Enumerated                                                     ;
; prefetch       ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                      ;
+-------------------------+-------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                            ;
; lpm_width               ; 16          ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                            ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                   ;
; CBXI_PARAMETER          ; scfifo_tf71 ; Untyped                                                   ;
+-------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                      ;
+----------------------------+------------------------------------------------------+
; Name                       ; Value                                                ;
+----------------------------+------------------------------------------------------+
; Number of entity instances ; 1                                                    ;
; Entity Instance            ; fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                         ;
;     -- lpm_width           ; 16                                                   ;
;     -- LPM_NUMWORDS        ; 32                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                   ;
;     -- USE_EAB             ; ON                                                   ;
+----------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_spi_slaves:T_slaves|spi_slave:SLAVE_2"                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; di_req_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_ack_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; do_transfer_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wren_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_bit_next_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; state_dbg_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sh_reg_dbg_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_spi_slaves:T_slaves|spi_slave:SLAVE_1"                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; di_req_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_ack_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; do_transfer_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wren_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_bit_next_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; state_dbg_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sh_reg_dbg_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Maquina_de_Control:MC"                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reg_func_out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; reg_load_param_1[13..9] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_load_param_1[7..5]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_load_param_1[3..0]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_load_param_1[15]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_load_param_1[14]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; reg_load_param_1[8]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; reg_load_param_1[4]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; selec_load_param_1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; reg_send_com_in[15]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_send_com_in[14]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; reg_send_com_in[13]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_send_com_in[12]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; reg_send_com_in[11]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_send_com_in[10]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; reg_send_com_in[9]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_send_com_in[8]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; reg_send_com_in[7]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_send_com_in[6]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; reg_send_com_in[5]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_send_com_in[4]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; reg_send_com_in[3]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_send_com_in[2]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; reg_send_com_in[1]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg_send_com_in[0]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; dbg_cont_clk            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; dbg_cont_comand         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_spi_side:T_spi|spi_master:SPI_2"                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; di_req_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_ack_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sck_ena_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sck_ena_ce_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; do_transfer_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wren_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_bit_reg_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; state_dbg_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; core_clk_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; core_n_clk_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; core_ce_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; core_n_ce_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sh_reg_dbg_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_spi_side:T_spi|spi_master:SPI_1"                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; di_req_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_ack_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sck_ena_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sck_ena_ce_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; do_transfer_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wren_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_bit_reg_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; state_dbg_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; core_clk_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; core_n_clk_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; core_ce_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; core_n_ce_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sh_reg_dbg_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_spi_side:T_spi"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; do_1_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdreq_1_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; do_2_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; drdy_2_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdreq_2_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; f2_do_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2_wren_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Nov 14 20:42:14 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_spi_de0 -c test_spi_de0
Info: Found 3 design units, including 1 entities, in source file rebot_elim.vhd
    Info: Found design unit 1: pk_rebot_elim
    Info: Found design unit 2: rebot_elim-BEHAV
    Info: Found entity 1: rebot_elim
Info: Found 3 design units, including 1 entities, in source file hex27seg.vhd
    Info: Found design unit 1: pk_hex27seg
    Info: Found design unit 2: hex27seg-synth
    Info: Found entity 1: hex27seg
Info: Found 3 design units, including 1 entities, in source file gen_pulso.vhd
    Info: Found design unit 1: PK_GEN_PULSO
    Info: Found design unit 2: GEN_PULSO-BEHAV
    Info: Found entity 1: GEN_PULSO
Info: Found 2 design units, including 1 entities, in source file test_spi_de0.vhd
    Info: Found design unit 1: test_spi_de0-synth
    Info: Found entity 1: test_spi_de0
Info: Found 2 design units, including 1 entities, in source file test_spi_side.vhd
    Info: Found design unit 1: test_spi_side-synth
    Info: Found entity 1: test_spi_side
Info: Found 2 design units, including 1 entities, in source file test_spi_slaves.vhd
    Info: Found design unit 1: test_spi_slaves-synth
    Info: Found entity 1: test_spi_slaves
Info: Found 2 design units, including 1 entities, in source file ../../src/spi_master_slave/spi_master.vhd
    Info: Found design unit 1: spi_master-rtl
    Info: Found entity 1: spi_master
Info: Found 2 design units, including 1 entities, in source file ../../src/spi_master_slave/spi_slave.vhd
    Info: Found design unit 1: spi_slave-rtl
    Info: Found entity 1: spi_slave
Info: Found 3 design units, including 1 entities, in source file ../../src/maquina_control/Maquina_de_control.vhd
    Info: Found design unit 1: pk_Maquina_de_Control
    Info: Found design unit 2: Maquina_de_Control-func
    Info: Found entity 1: Maquina_de_Control
Info: Found 2 design units, including 1 entities, in source file ../../src/interconnect/interconnect.vhd
    Info: Found design unit 1: interconnect-behav
    Info: Found entity 1: interconnect
Info: Found 2 design units, including 1 entities, in source file fifo_test_1.vhd
    Info: Found design unit 1: fifo_test_1-SYN
    Info: Found entity 1: fifo_test_1
Info: Elaborating entity "test_spi_de0" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at test_spi_de0.vhd(184): used implicit default value for signal "sg_mc_do_2_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at test_spi_de0.vhd(185): used implicit default value for signal "sg_mc_wren_2_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "test_spi_side" for hierarchy "test_spi_side:T_spi"
Info: Elaborating entity "interconnect" for hierarchy "test_spi_side:T_spi|interconnect:U0"
Info: Elaborating entity "spi_master" for hierarchy "test_spi_side:T_spi|spi_master:SPI_1"
Info: Elaborating entity "Maquina_de_Control" for hierarchy "Maquina_de_Control:MC"
Info: Elaborating entity "test_spi_slaves" for hierarchy "test_spi_slaves:T_slaves"
Info: Elaborating entity "spi_slave" for hierarchy "test_spi_slaves:T_slaves|spi_slave:SLAVE_1"
Info: Elaborating entity "GEN_PULSO" for hierarchy "GEN_PULSO:gen_pul"
Info: Elaborating entity "fifo_test_1" for hierarchy "fifo_test_1:fifo_test_1_inst"
Info: Elaborating entity "scfifo" for hierarchy "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component"
Info: Instantiated megafunction "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_tf71.tdf
    Info: Found entity 1: scfifo_tf71
Info: Elaborating entity "scfifo_tf71" for hierarchy "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_4m71.tdf
    Info: Found entity 1: a_dpfifo_4m71
Info: Elaborating entity "a_dpfifo_4m71" for hierarchy "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9pf1.tdf
    Info: Found entity 1: altsyncram_9pf1
Info: Elaborating entity "altsyncram_9pf1" for hierarchy "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|altsyncram_9pf1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9r8.tdf
    Info: Found entity 1: cmpr_9r8
Info: Elaborating entity "cmpr_9r8" for hierarchy "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cmpr_9r8:almost_full_comparer"
Info: Elaborating entity "cmpr_9r8" for hierarchy "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cmpr_9r8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_k8b.tdf
    Info: Found entity 1: cntr_k8b
Info: Elaborating entity "cntr_k8b" for hierarchy "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cntr_k8b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_197.tdf
    Info: Found entity 1: cntr_197
Info: Elaborating entity "cntr_197" for hierarchy "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cntr_197:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_l8b.tdf
    Info: Found entity 1: cntr_l8b
Info: Elaborating entity "cntr_l8b" for hierarchy "fifo_test_1:fifo_test_1_inst|scfifo:scfifo_component|scfifo_tf71:auto_generated|a_dpfifo_4m71:dpfifo|cntr_l8b:wr_ptr"
Info: Elaborating entity "hex27seg" for hierarchy "hex27seg:hex0"
Info: Elaborating entity "rebot_elim" for hierarchy "rebot_elim:RE"
Warning (10631): VHDL Process Statement warning at rebot_elim.vhd(52): inferring latch(es) for signal or variable "Q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Q" at rebot_elim.vhd(52)
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "GEN_PULSO:gen_pul|STATE.st_espero0" lost all its fanouts during netlist optimizations.
Info: Implemented 508 device resources after synthesis - the final resource count might be different
    Info: Implemented 20 input pins
    Info: Implemented 39 output pins
    Info: Implemented 433 logic cells
    Info: Implemented 16 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 249 megabytes
    Info: Processing ended: Mon Nov 14 20:42:17 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


