// Seed: 1143425067
module module_0;
  assign id_1[1] = id_1;
  tri1 id_2;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign #1 id_1 = id_3#(.id_2(1 - 1));
  always @(negedge id_3) begin
    if (id_3) begin
      if (1) begin
        $display($display(id_3));
        id_3 = 1 && id_2;
      end
    end
  end
  module_0();
endmodule
