<root><simulation><result_generated_time />2023-05-16 17:58:56<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />14/133</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [300, 1, 1], 'O': [300, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], [('OY', 6)]], [[], [('C', 2), ('K', 2)]], [], []]<I />[[[], [('K', 2)]], [[('OY', 25)], [('OY', 6), ('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('OY', 25)], [('OY', 6), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2)], [('C', 16), ('K', 4), ('OX', 5), ('OX', 30)], []]<I />[[('K', 16), ('C', 2), ('C', 16), ('K', 4)], [('OX', 5)], [('OX', 30)]]<O />[[('K', 16), ('C', 2), ('C', 16)], [('K', 4), ('OX', 5)], [('OX', 30)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [150.0, 1, 150, 1], 'I': [2.0, 64.0, 1.0, 1.0], 'O': [2.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 65536, 65536], 'I': [256, 384000, 11520000], 'O': [128, 768000, 23040000], 'O_partial': [128, 0, 0], 'O_final': [0, 768000, 23040000]}<actual_mem_utilization_individual />{'W': [0.5, 0.0, 0.0], 'I': [0.5, 0.01, 0.0], 'O': [0.25, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.04, 0.0], 'I': [0.5, 0.04, 0.0], 'O': [0.25, 0.04, 0.0]}<effective_mem_size_bit />{'W': [16, 65536, 65536], 'I': [256, 384000, 11520000], 'O': [128, 192000, 768000], 'O_partial': [128, 0, 0], 'O_final': [0, 192000, 768000]}<total_unit_count />{'W': [600, 4, 1, 1], 'I': [600, 300, 1, 1], 'O': [600, 300, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [300, 300, 1, 1], 'O': [300, 300, 1, 1]}<duplicate_unit_count />{'W': [150.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1228800, 1228800], [1228800, 8192], [8192, 0]]<I />[[22886656, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(89280000, 92160000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(89280000, 92160000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[153600, 153600], [19200, 128], [32, 0]]<I />[[2860832, 715208], [89401, 89401], [22350, 0]]<O />[[(11160000, 11520000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([11160000, 11520000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />130252800</mac_count></basic_info><energy><total_energy />409519023.3<mem_energy_breakdown><W />[107.6, 2033.2, 42.6]<I />[1222.0, 17718.2, 29767.2]<O />[8070.7, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />6512640.0<total />409436160.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5843<utilization_without_data_loading />0.5859<utilization_spatial />0.5859<utilization_temporal_with_data_loading />0.9971<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />308082<latency_cycle_without_data_loading />307200<ideal_computing_cycle />307200<data_loading><load_cycle_total />882<load_cycle_individual />{'W': [4, 128, 0], 'I': [150, 750, 0]}<load_cycle_combined />{'W': 128, 'I': 750}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-307199], [-268772, -287970], [-307200, -307200]], 'I': [[-307199], [-304556, -282802], [-275210, -291508]], 'O': [[-307200], [-306000, -262200], [-262200, -295950]]}<mem_stall_cycle_shared />{'W': [[-307199], [-268772, 0], [0, 0]], 'I': [[-307199], [-304556, 0], [0, 0]], 'O': [[-307200], [-306000, -262200], [-262200, -295950]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 65536, 65536], 'I': [256, 384000, 11520000], 'O': [128, 768000, 23040000], 'O_partial': [128, 0, 0], 'O_final': [0, 768000, 23040000]}<data_size_each_level_total />{'W': [1024, 65536, 65536], 'I': [76800, 384000, 11520000], 'O': [38400, 768000, 23040000]}<loop_cycles_each_level />{'W': [32, 307200, 307200], 'I': [2048, 10240, 307200], 'O': [512, 10240, 307200]}<top_ir_loop_size />{'W': [1, 150, 1], 'I': [4, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [32.0, 0.2], [0.2, 0.2]], 'I': [[8.0, 0.1], [37.5, 37.5], [37.5, 37.5]], 'O': [[8.0, 0.2], [75.0, 75.0], [75.0, 75.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 0.2]], 'I': [[8.0, 0.5], [150.0, 37.5], [37.5, 37.5]], 'O': [[8.0, 8.0], [2400.0, 75.0], [75.0, 75.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [32.0, 0.2], [0.2, 0]], 'I': [[8.0, 0.1], [37.5, 37.5], [37.5, 0]], 'O': [[8.0, 0.2], [75.0, 75.0], [75.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [144.5, 112.7], [37.7, 75.0]], 'I': [[8.0, 0.1], [144.5, 112.7], [37.7, 75.0]], 'O': [[8.0, 0.2], [144.5, 112.7], [37.7, 75.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 307200], [32, 32, 9600], [307200, 307200, 1]], 'I': [[1, 1, 307200], [2048, 2048, 150], [10240, 10240, 30]], 'O': [[1, 1, 307200], [512, 512, 600], [10240, 10240, 30]]}<trans_time_real />{'W': [[0, 1, 307200], [[4, 32, 9600], [2, 32, 9600]], [[128, 307200, 1], [32, 307200, 1]]], 'I': [[0, 1, 307200], [[4, 2048, 150], [150, 2048, 150]], [[750, 10240, 30], [188, 10240, 30]]], 'O': [[0, 1, 307200], [[2, 512, 600], [75, 512, 600]], [[1500, 10240, 30], [375, 10240, 30]]]}<single_stall_cycle />{'W': [[-1], [-28, -30], [-307072, -307168]], 'I': [[-1], [-2044, -1898], [-9490, -10052]], 'O': [[-1], [-510, -437], [-8740, -9865]]}<single_stall_count />{'W': [307199, 9599, 0], 'I': [307199, 149, 29], 'O': [307200, 600, 30]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [21750, 0], 'O': [45000, 0]}, 1: {'W': [38396, 0], 'I': [22350, 21750], 'O': [45000, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-285450, -307200], [-262200, -307200]], 1: [[-246454, -285450], [-262200, -262200]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />120.7<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>