#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar 27 14:13:53 2018
# Process ID: 11932
# Current directory: U:/Computer Architecture/Assignment Final/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6332 U:\Computer Architecture\Assignment Final\vivado_project\vivado_project.xpr
# Log file: U:/Computer Architecture/Assignment Final/vivado_project/vivado.log
# Journal file: U:/Computer Architecture/Assignment Final/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 794.668 ; gain = 73.801
update_compile_order -fileset sources_1
close [ open {U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/IR.vhd} w ]
add_files {{U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/IR.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/IR_tb.vhd} w ]
add_files -fileset sim_1 {{U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/IR_tb.vhd}}
update_compile_order -fileset sim_1
set_property top IR [current_fileset]
update_compile_order -fileset sources_1
set_property top IR_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj IR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/IR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cb7fe664b5d6414eb30fd3381f9f2221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot IR_tb_behav xil_defaultlib.IR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 6 elements ; expected 7 [U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/IR_tb.vhd:29]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ir_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 853.297 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj IR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/IR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cb7fe664b5d6414eb30fd3381f9f2221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot IR_tb_behav xil_defaultlib.IR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 3 [U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/IR_tb.vhd:30]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ir_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj IR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/IR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cb7fe664b5d6414eb30fd3381f9f2221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot IR_tb_behav xil_defaultlib.IR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.ir_tb
Built simulation snapshot IR_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source U:/Computer -notrace
couldn't read file "U:/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 27 14:38:09 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IR_tb_behav -key {Behavioral:sim_1:Functional:IR_tb} -tclbatch {IR_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source IR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 874.078 ; gain = 11.699
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/decoder_3to8.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/mux8_16bit.vhd}}] -no_script -reset -force -quiet
remove_files  {{U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/decoder_3to8.vhd} {U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/mux8_16bit.vhd}}
file delete -force {U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/decoder_3to8.vhd} {U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/mux8_16bit.vhd}
close [ open {U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/mux8_16bit.vhd} w ]
add_files {{U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/mux8_16bit.vhd}}
update_compile_order -fileset sources_1
close [ open {U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/PC.vhd} w ]
add_files {{U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/PC.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/PC_tb.vhd} w ]
add_files -fileset sim_1 {{U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/PC_tb.vhd}}
update_compile_order -fileset sim_1
set_property top PC_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top PC [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PC_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/PC_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cb7fe664b5d6414eb30fd3381f9f2221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PC_tb_behav xil_defaultlib.PC_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 16 elements ; formal pc_in expects 17 [U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/PC_tb.vhd:35]
ERROR: [VRFC 10-665] expression has 16 elements ; formal pc_out expects 17 [U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/PC_tb.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pc_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PC_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/PC_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cb7fe664b5d6414eb30fd3381f9f2221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PC_tb_behav xil_defaultlib.PC_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_tb
Built simulation snapshot PC_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source U:/Computer -notrace
couldn't read file "U:/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 27 15:05:55 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PC_tb_behav -key {Behavioral:sim_1:Functional:PC_tb} -tclbatch {PC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 892.414 ; gain = 8.566
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PC_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/PC_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cb7fe664b5d6414eb30fd3381f9f2221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PC_tb_behav xil_defaultlib.PC_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_tb
Built simulation snapshot PC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PC_tb_behav -key {Behavioral:sim_1:Functional:PC_tb} -tclbatch {PC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 896.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 27 15:15:34 2018...
