verilog xil_defaultlib --include "../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core" --include "../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef" \
"../../../bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core/clk_ip_core_clk_wiz.v" \
"../../../bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core/clk_ip_core.v" \
"../../../bd/design_5/ip/design_5_lmb_bram_0/sim/design_5_lmb_bram_0.v" \
"../../../bd/design_5/ip/design_5_clk_wiz_1_0/design_5_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_5/ip/design_5_clk_wiz_1_0/design_5_clk_wiz_1_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
