
blink3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ad0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08000b90  08000b90  00001b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000bd0  08000bd0  00001bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000bd4  08000bd4  00001bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08000bd8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000004  08000bdc  00002004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000020  08000bdc  00002020  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000d62  00000000  00000000  0000202c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000535  00000000  00000000  00002d8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000150  00000000  00000000  000032c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000000e5  00000000  00000000  00003418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00011622  00000000  00000000  000034fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00001c84  00000000  00000000  00014b1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0005aa1d  00000000  00000000  000167a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  000711c0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000344  00000000  00000000  00071204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000064  00000000  00000000  00071548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000b78 	.word	0x08000b78

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08000b78 	.word	0x08000b78

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
// Static functions
static void SystemClock_Config (void);

// Main function
int main()
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
	uint32_t	i;
	// Configure clock for 48MHz operation
	SystemClock_Config();
 8000226:	f000 f831 	bl	800028c <SystemClock_Config>
	// Initialize LED and User button
	BSP_LED_Init();
 800022a:	f000 fad1 	bl	80007d0 <BSP_LED_Init>
	BSP_PB_Init();
 800022e:	f000 fb29 	bl	8000884 <BSP_PB_Init>
	// Initialize Console
	BSP_Console_Init();
 8000232:	f000 fb65 	bl	8000900 <BSP_Console_Init>
	my_printf("Console Ready!\r\n");
 8000236:	4b10      	ldr	r3, [pc, #64]	@ (8000278 <main+0x58>)
 8000238:	0018      	movs	r0, r3
 800023a:	f000 fa9b 	bl	8000774 <my_printf>
	my_printf("SYSCLK = %d\r\n", SystemCoreClock);
 800023e:	4b0f      	ldr	r3, [pc, #60]	@ (800027c <main+0x5c>)
 8000240:	681a      	ldr	r2, [r3, #0]
 8000242:	4b0f      	ldr	r3, [pc, #60]	@ (8000280 <main+0x60>)
 8000244:	0011      	movs	r1, r2
 8000246:	0018      	movs	r0, r3
 8000248:	f000 fa94 	bl	8000774 <my_printf>
	while(1)
	{
		// LED toggle
		BSP_LED_Toggle();
 800024c:	f000 fb0c 	bl	8000868 <BSP_LED_Toggle>
		// User-Button test
		if(BSP_PB_GetState() == 1)
 8000250:	f000 fb3a 	bl	80008c8 <BSP_PB_GetState>
 8000254:	0003      	movs	r3, r0
 8000256:	2b01      	cmp	r3, #1
 8000258:	d103      	bne.n	8000262 <main+0x42>
		{
			my_printf("#");
 800025a:	4b0a      	ldr	r3, [pc, #40]	@ (8000284 <main+0x64>)
 800025c:	0018      	movs	r0, r3
 800025e:	f000 fa89 	bl	8000774 <my_printf>
		}
		// Wait
		for(i=0; i<1000000; i++);
 8000262:	2300      	movs	r3, #0
 8000264:	607b      	str	r3, [r7, #4]
 8000266:	e002      	b.n	800026e <main+0x4e>
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	3301      	adds	r3, #1
 800026c:	607b      	str	r3, [r7, #4]
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	4a05      	ldr	r2, [pc, #20]	@ (8000288 <main+0x68>)
 8000272:	4293      	cmp	r3, r2
 8000274:	d9f8      	bls.n	8000268 <main+0x48>
		BSP_LED_Toggle();
 8000276:	e7e9      	b.n	800024c <main+0x2c>
 8000278:	08000b90 	.word	0x08000b90
 800027c:	20000000 	.word	0x20000000
 8000280:	08000ba4 	.word	0x08000ba4
 8000284:	08000bb4 	.word	0x08000bb4
 8000288:	000f423f 	.word	0x000f423f

0800028c <SystemClock_Config>:
 * SYSCLK, AHB, APB1                -> 48MHz
 * PA8 as MCO with /16 prescaler    -> 3MHz
 */

static void SystemClock_Config()
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b084      	sub	sp, #16
 8000290:	af00      	add	r7, sp, #0
	uint32_t	HSE_Status;
	uint32_t	PLL_Status;
	uint32_t	SW_Status;
	uint32_t	timeout = 0;
 8000292:	2300      	movs	r3, #0
 8000294:	60fb      	str	r3, [r7, #12]
	timeout = 1000000;
 8000296:	4b44      	ldr	r3, [pc, #272]	@ (80003a8 <SystemClock_Config+0x11c>)
 8000298:	60fb      	str	r3, [r7, #12]

	// Start HSE in Bypass Mode
	RCC->CR |= RCC_CR_HSEBYP;
 800029a:	4b44      	ldr	r3, [pc, #272]	@ (80003ac <SystemClock_Config+0x120>)
 800029c:	681a      	ldr	r2, [r3, #0]
 800029e:	4b43      	ldr	r3, [pc, #268]	@ (80003ac <SystemClock_Config+0x120>)
 80002a0:	2180      	movs	r1, #128	@ 0x80
 80002a2:	02c9      	lsls	r1, r1, #11
 80002a4:	430a      	orrs	r2, r1
 80002a6:	601a      	str	r2, [r3, #0]
	RCC->CR |= RCC_CR_HSEON;
 80002a8:	4b40      	ldr	r3, [pc, #256]	@ (80003ac <SystemClock_Config+0x120>)
 80002aa:	681a      	ldr	r2, [r3, #0]
 80002ac:	4b3f      	ldr	r3, [pc, #252]	@ (80003ac <SystemClock_Config+0x120>)
 80002ae:	2180      	movs	r1, #128	@ 0x80
 80002b0:	0249      	lsls	r1, r1, #9
 80002b2:	430a      	orrs	r2, r1
 80002b4:	601a      	str	r2, [r3, #0]

	// Wait until HSE is ready
	do
	{
		HSE_Status = RCC->CR & RCC_CR_HSERDY_Msk;
 80002b6:	4b3d      	ldr	r3, [pc, #244]	@ (80003ac <SystemClock_Config+0x120>)
 80002b8:	681a      	ldr	r2, [r3, #0]
 80002ba:	2380      	movs	r3, #128	@ 0x80
 80002bc:	029b      	lsls	r3, r3, #10
 80002be:	4013      	ands	r3, r2
 80002c0:	60bb      	str	r3, [r7, #8]
		timeout--;
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	3b01      	subs	r3, #1
 80002c6:	60fb      	str	r3, [r7, #12]
	} while ((HSE_Status == 0) && (timeout > 0));
 80002c8:	68bb      	ldr	r3, [r7, #8]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d102      	bne.n	80002d4 <SystemClock_Config+0x48>
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d1f0      	bne.n	80002b6 <SystemClock_Config+0x2a>

	// Select HSE as PLL input source
	RCC->CFGR &= ~RCC_CFGR_PLLSRC_Msk;
 80002d4:	4b35      	ldr	r3, [pc, #212]	@ (80003ac <SystemClock_Config+0x120>)
 80002d6:	685a      	ldr	r2, [r3, #4]
 80002d8:	4b34      	ldr	r3, [pc, #208]	@ (80003ac <SystemClock_Config+0x120>)
 80002da:	4935      	ldr	r1, [pc, #212]	@ (80003b0 <SystemClock_Config+0x124>)
 80002dc:	400a      	ands	r2, r1
 80002de:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (0x02 <<RCC_CFGR_PLLSRC_Pos);
 80002e0:	4b32      	ldr	r3, [pc, #200]	@ (80003ac <SystemClock_Config+0x120>)
 80002e2:	685a      	ldr	r2, [r3, #4]
 80002e4:	4b31      	ldr	r3, [pc, #196]	@ (80003ac <SystemClock_Config+0x120>)
 80002e6:	2180      	movs	r1, #128	@ 0x80
 80002e8:	0249      	lsls	r1, r1, #9
 80002ea:	430a      	orrs	r2, r1
 80002ec:	605a      	str	r2, [r3, #4]

	// Set PLL PREDIV to /1
	RCC->CFGR2 = 0x00000000;
 80002ee:	4b2f      	ldr	r3, [pc, #188]	@ (80003ac <SystemClock_Config+0x120>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Set PLL MUL to x6
	RCC->CFGR &= ~RCC_CFGR_PLLMUL_Msk;
 80002f4:	4b2d      	ldr	r3, [pc, #180]	@ (80003ac <SystemClock_Config+0x120>)
 80002f6:	685a      	ldr	r2, [r3, #4]
 80002f8:	4b2c      	ldr	r3, [pc, #176]	@ (80003ac <SystemClock_Config+0x120>)
 80002fa:	492e      	ldr	r1, [pc, #184]	@ (80003b4 <SystemClock_Config+0x128>)
 80002fc:	400a      	ands	r2, r1
 80002fe:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (0x04 <<RCC_CFGR_PLLMUL_Pos);
 8000300:	4b2a      	ldr	r3, [pc, #168]	@ (80003ac <SystemClock_Config+0x120>)
 8000302:	685a      	ldr	r2, [r3, #4]
 8000304:	4b29      	ldr	r3, [pc, #164]	@ (80003ac <SystemClock_Config+0x120>)
 8000306:	2180      	movs	r1, #128	@ 0x80
 8000308:	0349      	lsls	r1, r1, #13
 800030a:	430a      	orrs	r2, r1
 800030c:	605a      	str	r2, [r3, #4]

	// Enable the main PLL
	RCC-> CR |= RCC_CR_PLLON;
 800030e:	4b27      	ldr	r3, [pc, #156]	@ (80003ac <SystemClock_Config+0x120>)
 8000310:	681a      	ldr	r2, [r3, #0]
 8000312:	4b26      	ldr	r3, [pc, #152]	@ (80003ac <SystemClock_Config+0x120>)
 8000314:	2180      	movs	r1, #128	@ 0x80
 8000316:	0449      	lsls	r1, r1, #17
 8000318:	430a      	orrs	r2, r1
 800031a:	601a      	str	r2, [r3, #0]
	// Wait until PLL is ready
	do
	{
		PLL_Status = RCC->CR & RCC_CR_PLLRDY_Msk;
 800031c:	4b23      	ldr	r3, [pc, #140]	@ (80003ac <SystemClock_Config+0x120>)
 800031e:	681a      	ldr	r2, [r3, #0]
 8000320:	2380      	movs	r3, #128	@ 0x80
 8000322:	049b      	lsls	r3, r3, #18
 8000324:	4013      	ands	r3, r2
 8000326:	607b      	str	r3, [r7, #4]
		timeout--;
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	3b01      	subs	r3, #1
 800032c:	60fb      	str	r3, [r7, #12]
	} while ((PLL_Status == 0) && (timeout > 0));
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	2b00      	cmp	r3, #0
 8000332:	d102      	bne.n	800033a <SystemClock_Config+0xae>
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	2b00      	cmp	r3, #0
 8000338:	d1f0      	bne.n	800031c <SystemClock_Config+0x90>

	// Set AHB prescaler to /1
	RCC->CFGR &= ~RCC_CFGR_HPRE_Msk;
 800033a:	4b1c      	ldr	r3, [pc, #112]	@ (80003ac <SystemClock_Config+0x120>)
 800033c:	685a      	ldr	r2, [r3, #4]
 800033e:	4b1b      	ldr	r3, [pc, #108]	@ (80003ac <SystemClock_Config+0x120>)
 8000340:	21f0      	movs	r1, #240	@ 0xf0
 8000342:	438a      	bics	r2, r1
 8000344:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000346:	4a19      	ldr	r2, [pc, #100]	@ (80003ac <SystemClock_Config+0x120>)
 8000348:	4b18      	ldr	r3, [pc, #96]	@ (80003ac <SystemClock_Config+0x120>)
 800034a:	6852      	ldr	r2, [r2, #4]
 800034c:	605a      	str	r2, [r3, #4]

	//Set APB1 prescaler to /1
	RCC->CFGR &= ~RCC_CFGR_PPRE_Msk;
 800034e:	4b17      	ldr	r3, [pc, #92]	@ (80003ac <SystemClock_Config+0x120>)
 8000350:	685a      	ldr	r2, [r3, #4]
 8000352:	4b16      	ldr	r3, [pc, #88]	@ (80003ac <SystemClock_Config+0x120>)
 8000354:	4918      	ldr	r1, [pc, #96]	@ (80003b8 <SystemClock_Config+0x12c>)
 8000356:	400a      	ands	r2, r1
 8000358:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_PPRE_DIV1;
 800035a:	4a14      	ldr	r2, [pc, #80]	@ (80003ac <SystemClock_Config+0x120>)
 800035c:	4b13      	ldr	r3, [pc, #76]	@ (80003ac <SystemClock_Config+0x120>)
 800035e:	6852      	ldr	r2, [r2, #4]
 8000360:	605a      	str	r2, [r3, #4]

	// Enable FLASH Prefetch Buffer and set Flash Latency
	FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 8000362:	4b16      	ldr	r3, [pc, #88]	@ (80003bc <SystemClock_Config+0x130>)
 8000364:	2211      	movs	r2, #17
 8000366:	601a      	str	r2, [r3, #0]

	// Select the main PLL as system clock source
	RCC->CFGR &= ~RCC_CFGR_SW;
 8000368:	4b10      	ldr	r3, [pc, #64]	@ (80003ac <SystemClock_Config+0x120>)
 800036a:	685a      	ldr	r2, [r3, #4]
 800036c:	4b0f      	ldr	r3, [pc, #60]	@ (80003ac <SystemClock_Config+0x120>)
 800036e:	2103      	movs	r1, #3
 8000370:	438a      	bics	r2, r1
 8000372:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000374:	4b0d      	ldr	r3, [pc, #52]	@ (80003ac <SystemClock_Config+0x120>)
 8000376:	685a      	ldr	r2, [r3, #4]
 8000378:	4b0c      	ldr	r3, [pc, #48]	@ (80003ac <SystemClock_Config+0x120>)
 800037a:	2102      	movs	r1, #2
 800037c:	430a      	orrs	r2, r1
 800037e:	605a      	str	r2, [r3, #4]

	// Wait until PLL becomes main switch input
	do
	{
		SW_Status = (RCC->CFGR & RCC_CFGR_SWS_Msk);
 8000380:	4b0a      	ldr	r3, [pc, #40]	@ (80003ac <SystemClock_Config+0x120>)
 8000382:	685b      	ldr	r3, [r3, #4]
 8000384:	220c      	movs	r2, #12
 8000386:	4013      	ands	r3, r2
 8000388:	603b      	str	r3, [r7, #0]
		timeout--;
 800038a:	68fb      	ldr	r3, [r7, #12]
 800038c:	3b01      	subs	r3, #1
 800038e:	60fb      	str	r3, [r7, #12]
	} while ((SW_Status != RCC_CFGR_SWS_PLL) && (timeout > 0));
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	2b08      	cmp	r3, #8
 8000394:	d002      	beq.n	800039c <SystemClock_Config+0x110>
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	2b00      	cmp	r3, #0
 800039a:	d1f1      	bne.n	8000380 <SystemClock_Config+0xf4>

	// Update SystemCoreClock global variable
	SystemCoreClockUpdate();
 800039c:	f000 fb42 	bl	8000a24 <SystemCoreClockUpdate>
}
 80003a0:	46c0      	nop			@ (mov r8, r8)
 80003a2:	46bd      	mov	sp, r7
 80003a4:	b004      	add	sp, #16
 80003a6:	bd80      	pop	{r7, pc}
 80003a8:	000f4240 	.word	0x000f4240
 80003ac:	40021000 	.word	0x40021000
 80003b0:	fffe7fff 	.word	0xfffe7fff
 80003b4:	ffc3ffff 	.word	0xffc3ffff
 80003b8:	fffff8ff 	.word	0xfffff8ff
 80003bc:	40022000 	.word	0x40022000

080003c0 <printchar>:

#include <stdarg.h>
#include "stm32f0xx.h"

static void printchar(char **str, int c)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	6039      	str	r1, [r7, #0]
	if (str) {
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d00a      	beq.n	80003e6 <printchar+0x26>
		**str = c;
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	683a      	ldr	r2, [r7, #0]
 80003d6:	b2d2      	uxtb	r2, r2
 80003d8:	701a      	strb	r2, [r3, #0]
		++(*str);
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	1c5a      	adds	r2, r3, #1
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	601a      	str	r2, [r3, #0]
	else
	{
		while ( (USART2->ISR & USART_ISR_TC) != USART_ISR_TC);
		USART2->TDR = c;
	}
}
 80003e4:	e00a      	b.n	80003fc <printchar+0x3c>
		while ( (USART2->ISR & USART_ISR_TC) != USART_ISR_TC);
 80003e6:	46c0      	nop			@ (mov r8, r8)
 80003e8:	4b06      	ldr	r3, [pc, #24]	@ (8000404 <printchar+0x44>)
 80003ea:	69db      	ldr	r3, [r3, #28]
 80003ec:	2240      	movs	r2, #64	@ 0x40
 80003ee:	4013      	ands	r3, r2
 80003f0:	2b40      	cmp	r3, #64	@ 0x40
 80003f2:	d1f9      	bne.n	80003e8 <printchar+0x28>
		USART2->TDR = c;
 80003f4:	4b03      	ldr	r3, [pc, #12]	@ (8000404 <printchar+0x44>)
 80003f6:	683a      	ldr	r2, [r7, #0]
 80003f8:	b292      	uxth	r2, r2
 80003fa:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 80003fc:	46c0      	nop			@ (mov r8, r8)
 80003fe:	46bd      	mov	sp, r7
 8000400:	b002      	add	sp, #8
 8000402:	bd80      	pop	{r7, pc}
 8000404:	40004400 	.word	0x40004400

08000408 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	46c6      	mov	lr, r8
 800040c:	b500      	push	{lr}
 800040e:	b084      	sub	sp, #16
 8000410:	af00      	add	r7, sp, #0
 8000412:	60f8      	str	r0, [r7, #12]
 8000414:	60b9      	str	r1, [r7, #8]
 8000416:	607a      	str	r2, [r7, #4]
 8000418:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
 800041a:	2400      	movs	r4, #0
 800041c:	2320      	movs	r3, #32
 800041e:	4698      	mov	r8, r3

	if (width > 0) {
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	2b00      	cmp	r3, #0
 8000424:	dd16      	ble.n	8000454 <prints+0x4c>
		register int len = 0;
 8000426:	2500      	movs	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 8000428:	68be      	ldr	r6, [r7, #8]
 800042a:	e001      	b.n	8000430 <prints+0x28>
 800042c:	3501      	adds	r5, #1
 800042e:	3601      	adds	r6, #1
 8000430:	7833      	ldrb	r3, [r6, #0]
 8000432:	2b00      	cmp	r3, #0
 8000434:	d1fa      	bne.n	800042c <prints+0x24>
		if (len >= width) width = 0;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	429d      	cmp	r5, r3
 800043a:	db02      	blt.n	8000442 <prints+0x3a>
 800043c:	2300      	movs	r3, #0
 800043e:	607b      	str	r3, [r7, #4]
 8000440:	e002      	b.n	8000448 <prints+0x40>
		else width -= len;
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	1b5b      	subs	r3, r3, r5
 8000446:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
 8000448:	683b      	ldr	r3, [r7, #0]
 800044a:	2202      	movs	r2, #2
 800044c:	4013      	ands	r3, r2
 800044e:	d001      	beq.n	8000454 <prints+0x4c>
 8000450:	2330      	movs	r3, #48	@ 0x30
 8000452:	4698      	mov	r8, r3
	}
	if (!(pad & PAD_RIGHT)) {
 8000454:	683b      	ldr	r3, [r7, #0]
 8000456:	2201      	movs	r2, #1
 8000458:	4013      	ands	r3, r2
 800045a:	d119      	bne.n	8000490 <prints+0x88>
		for ( ; width > 0; --width) {
 800045c:	e008      	b.n	8000470 <prints+0x68>
			printchar (out, padchar);
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	4641      	mov	r1, r8
 8000462:	0018      	movs	r0, r3
 8000464:	f7ff ffac 	bl	80003c0 <printchar>
			++pc;
 8000468:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	3b01      	subs	r3, #1
 800046e:	607b      	str	r3, [r7, #4]
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	2b00      	cmp	r3, #0
 8000474:	dcf3      	bgt.n	800045e <prints+0x56>
		}
	}
	for ( ; *string ; ++string) {
 8000476:	e00b      	b.n	8000490 <prints+0x88>
		printchar (out, *string);
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	001a      	movs	r2, r3
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	0011      	movs	r1, r2
 8000482:	0018      	movs	r0, r3
 8000484:	f7ff ff9c 	bl	80003c0 <printchar>
		++pc;
 8000488:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
 800048a:	68bb      	ldr	r3, [r7, #8]
 800048c:	3301      	adds	r3, #1
 800048e:	60bb      	str	r3, [r7, #8]
 8000490:	68bb      	ldr	r3, [r7, #8]
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	2b00      	cmp	r3, #0
 8000496:	d1ef      	bne.n	8000478 <prints+0x70>
	}
	for ( ; width > 0; --width) {
 8000498:	e008      	b.n	80004ac <prints+0xa4>
		printchar (out, padchar);
 800049a:	68fb      	ldr	r3, [r7, #12]
 800049c:	4641      	mov	r1, r8
 800049e:	0018      	movs	r0, r3
 80004a0:	f7ff ff8e 	bl	80003c0 <printchar>
		++pc;
 80004a4:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	3b01      	subs	r3, #1
 80004aa:	607b      	str	r3, [r7, #4]
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	dcf3      	bgt.n	800049a <prints+0x92>
	}

	return pc;
 80004b2:	0023      	movs	r3, r4
}
 80004b4:	0018      	movs	r0, r3
 80004b6:	46bd      	mov	sp, r7
 80004b8:	b004      	add	sp, #16
 80004ba:	bc80      	pop	{r7}
 80004bc:	46b8      	mov	r8, r7
 80004be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080004c0 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 80004c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004c2:	46ce      	mov	lr, r9
 80004c4:	4647      	mov	r7, r8
 80004c6:	b580      	push	{r7, lr}
 80004c8:	b089      	sub	sp, #36	@ 0x24
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	60f8      	str	r0, [r7, #12]
 80004ce:	60b9      	str	r1, [r7, #8]
 80004d0:	607a      	str	r2, [r7, #4]
 80004d2:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80004d4:	2300      	movs	r3, #0
 80004d6:	4699      	mov	r9, r3
 80004d8:	2600      	movs	r6, #0
	register unsigned int u = i;
 80004da:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
 80004dc:	68bb      	ldr	r3, [r7, #8]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d10e      	bne.n	8000500 <printi+0x40>
		print_buf[0] = '0';
 80004e2:	2114      	movs	r1, #20
 80004e4:	187b      	adds	r3, r7, r1
 80004e6:	2230      	movs	r2, #48	@ 0x30
 80004e8:	701a      	strb	r2, [r3, #0]
		print_buf[1] = '\0';
 80004ea:	187b      	adds	r3, r7, r1
 80004ec:	2200      	movs	r2, #0
 80004ee:	705a      	strb	r2, [r3, #1]
		return prints (out, print_buf, width, pad);
 80004f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80004f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	68f8      	ldr	r0, [r7, #12]
 80004f8:	f7ff ff86 	bl	8000408 <prints>
 80004fc:	0003      	movs	r3, r0
 80004fe:	e04e      	b.n	800059e <printi+0xde>
	}

	if (sg && b == 10 && i < 0) {
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	2b00      	cmp	r3, #0
 8000504:	d00a      	beq.n	800051c <printi+0x5c>
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	2b0a      	cmp	r3, #10
 800050a:	d107      	bne.n	800051c <printi+0x5c>
 800050c:	68bb      	ldr	r3, [r7, #8]
 800050e:	2b00      	cmp	r3, #0
 8000510:	da04      	bge.n	800051c <printi+0x5c>
		neg = 1;
 8000512:	2301      	movs	r3, #1
 8000514:	4699      	mov	r9, r3
		u = -i;
 8000516:	68bb      	ldr	r3, [r7, #8]
 8000518:	425b      	negs	r3, r3
 800051a:	001d      	movs	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
 800051c:	2314      	movs	r3, #20
 800051e:	18fc      	adds	r4, r7, r3
 8000520:	340b      	adds	r4, #11
	*s = '\0';
 8000522:	2300      	movs	r3, #0
 8000524:	7023      	strb	r3, [r4, #0]

	while (u) {
 8000526:	e019      	b.n	800055c <printi+0x9c>
		t = u % b;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	0019      	movs	r1, r3
 800052c:	0028      	movs	r0, r5
 800052e:	f7ff fe71 	bl	8000214 <__aeabi_uidivmod>
 8000532:	000b      	movs	r3, r1
 8000534:	4698      	mov	r8, r3
		if( t >= 10 )
 8000536:	4643      	mov	r3, r8
 8000538:	2b09      	cmp	r3, #9
 800053a:	dd02      	ble.n	8000542 <printi+0x82>
			t += letbase - '0' - 10;
 800053c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800053e:	3b3a      	subs	r3, #58	@ 0x3a
 8000540:	4498      	add	r8, r3
		*--s = t + '0';
 8000542:	4643      	mov	r3, r8
 8000544:	b2db      	uxtb	r3, r3
 8000546:	3c01      	subs	r4, #1
 8000548:	3330      	adds	r3, #48	@ 0x30
 800054a:	b2db      	uxtb	r3, r3
 800054c:	7023      	strb	r3, [r4, #0]
		u /= b;
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	0019      	movs	r1, r3
 8000552:	0028      	movs	r0, r5
 8000554:	f7ff fdd8 	bl	8000108 <__udivsi3>
 8000558:	0003      	movs	r3, r0
 800055a:	001d      	movs	r5, r3
	while (u) {
 800055c:	2d00      	cmp	r5, #0
 800055e:	d1e3      	bne.n	8000528 <printi+0x68>
	}

	if (neg) {
 8000560:	464b      	mov	r3, r9
 8000562:	2b00      	cmp	r3, #0
 8000564:	d013      	beq.n	800058e <printi+0xce>
		if( width && (pad & PAD_ZERO) ) {
 8000566:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000568:	2b00      	cmp	r3, #0
 800056a:	d00d      	beq.n	8000588 <printi+0xc8>
 800056c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800056e:	2202      	movs	r2, #2
 8000570:	4013      	ands	r3, r2
 8000572:	d009      	beq.n	8000588 <printi+0xc8>
			printchar (out, '-');
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	212d      	movs	r1, #45	@ 0x2d
 8000578:	0018      	movs	r0, r3
 800057a:	f7ff ff21 	bl	80003c0 <printchar>
			++pc;
 800057e:	3601      	adds	r6, #1
			--width;
 8000580:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000582:	3b01      	subs	r3, #1
 8000584:	643b      	str	r3, [r7, #64]	@ 0x40
 8000586:	e002      	b.n	800058e <printi+0xce>
		}
		else {
			*--s = '-';
 8000588:	3c01      	subs	r4, #1
 800058a:	232d      	movs	r3, #45	@ 0x2d
 800058c:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
 800058e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000590:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000592:	68f8      	ldr	r0, [r7, #12]
 8000594:	0021      	movs	r1, r4
 8000596:	f7ff ff37 	bl	8000408 <prints>
 800059a:	0003      	movs	r3, r0
 800059c:	18f3      	adds	r3, r6, r3
}
 800059e:	0018      	movs	r0, r3
 80005a0:	46bd      	mov	sp, r7
 80005a2:	b009      	add	sp, #36	@ 0x24
 80005a4:	bcc0      	pop	{r6, r7}
 80005a6:	46b9      	mov	r9, r7
 80005a8:	46b0      	mov	r8, r6
 80005aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080005ac <print>:

static int print(char **out, const char *format, va_list args )
{
 80005ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ae:	b08b      	sub	sp, #44	@ 0x2c
 80005b0:	af04      	add	r7, sp, #16
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
 80005b8:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 80005ba:	e0c6      	b.n	800074a <print+0x19e>
		if (*format == '%') {
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b25      	cmp	r3, #37	@ 0x25
 80005c2:	d000      	beq.n	80005c6 <print+0x1a>
 80005c4:	e0b2      	b.n	800072c <print+0x180>
			++format;
 80005c6:	68bb      	ldr	r3, [r7, #8]
 80005c8:	3301      	adds	r3, #1
 80005ca:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
 80005cc:	2600      	movs	r6, #0
 80005ce:	0035      	movs	r5, r6
			if (*format == '\0') break;
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d100      	bne.n	80005da <print+0x2e>
 80005d8:	e0bd      	b.n	8000756 <print+0x1aa>
			if (*format == '%') goto out;
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	2b25      	cmp	r3, #37	@ 0x25
 80005e0:	d100      	bne.n	80005e4 <print+0x38>
 80005e2:	e0a5      	b.n	8000730 <print+0x184>
			if (*format == '-') {
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	2b2d      	cmp	r3, #45	@ 0x2d
 80005ea:	d10a      	bne.n	8000602 <print+0x56>
				++format;
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	3301      	adds	r3, #1
 80005f0:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
 80005f2:	2601      	movs	r6, #1
			}
			while (*format == '0') {
 80005f4:	e005      	b.n	8000602 <print+0x56>
				++format;
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	3301      	adds	r3, #1
 80005fa:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
 80005fc:	2302      	movs	r3, #2
 80005fe:	4333      	orrs	r3, r6
 8000600:	001e      	movs	r6, r3
			while (*format == '0') {
 8000602:	68bb      	ldr	r3, [r7, #8]
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	2b30      	cmp	r3, #48	@ 0x30
 8000608:	d0f5      	beq.n	80005f6 <print+0x4a>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 800060a:	e00b      	b.n	8000624 <print+0x78>
				width *= 10;
 800060c:	002b      	movs	r3, r5
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	195b      	adds	r3, r3, r5
 8000612:	005b      	lsls	r3, r3, #1
 8000614:	001d      	movs	r5, r3
				width += *format - '0';
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	3b30      	subs	r3, #48	@ 0x30
 800061c:	18ed      	adds	r5, r5, r3
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	3301      	adds	r3, #1
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2b2f      	cmp	r3, #47	@ 0x2f
 800062a:	d903      	bls.n	8000634 <print+0x88>
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	2b39      	cmp	r3, #57	@ 0x39
 8000632:	d9eb      	bls.n	800060c <print+0x60>
			}
			if( *format == 's' ) {
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2b73      	cmp	r3, #115	@ 0x73
 800063a:	d10f      	bne.n	800065c <print+0xb0>
				register char *s = (char *)va_arg( args, int );
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	1d1a      	adds	r2, r3, #4
 8000640:	607a      	str	r2, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	1e19      	subs	r1, r3, #0
				pc += prints (out, s?s:"(null)", width, pad);
 8000646:	d000      	beq.n	800064a <print+0x9e>
 8000648:	e000      	b.n	800064c <print+0xa0>
 800064a:	4949      	ldr	r1, [pc, #292]	@ (8000770 <print+0x1c4>)
 800064c:	68f8      	ldr	r0, [r7, #12]
 800064e:	0033      	movs	r3, r6
 8000650:	002a      	movs	r2, r5
 8000652:	f7ff fed9 	bl	8000408 <prints>
 8000656:	0003      	movs	r3, r0
 8000658:	18e4      	adds	r4, r4, r3
				continue;
 800065a:	e073      	b.n	8000744 <print+0x198>
			}
			if( *format == 'd' ) {
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b64      	cmp	r3, #100	@ 0x64
 8000662:	d10f      	bne.n	8000684 <print+0xd8>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	1d1a      	adds	r2, r3, #4
 8000668:	607a      	str	r2, [r7, #4]
 800066a:	6819      	ldr	r1, [r3, #0]
 800066c:	68f8      	ldr	r0, [r7, #12]
 800066e:	2361      	movs	r3, #97	@ 0x61
 8000670:	9302      	str	r3, [sp, #8]
 8000672:	9601      	str	r6, [sp, #4]
 8000674:	9500      	str	r5, [sp, #0]
 8000676:	2301      	movs	r3, #1
 8000678:	220a      	movs	r2, #10
 800067a:	f7ff ff21 	bl	80004c0 <printi>
 800067e:	0003      	movs	r3, r0
 8000680:	18e4      	adds	r4, r4, r3
				continue;
 8000682:	e05f      	b.n	8000744 <print+0x198>
			}
			if( *format == 'x' ) {
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b78      	cmp	r3, #120	@ 0x78
 800068a:	d10f      	bne.n	80006ac <print+0x100>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	1d1a      	adds	r2, r3, #4
 8000690:	607a      	str	r2, [r7, #4]
 8000692:	6819      	ldr	r1, [r3, #0]
 8000694:	68f8      	ldr	r0, [r7, #12]
 8000696:	2361      	movs	r3, #97	@ 0x61
 8000698:	9302      	str	r3, [sp, #8]
 800069a:	9601      	str	r6, [sp, #4]
 800069c:	9500      	str	r5, [sp, #0]
 800069e:	2300      	movs	r3, #0
 80006a0:	2210      	movs	r2, #16
 80006a2:	f7ff ff0d 	bl	80004c0 <printi>
 80006a6:	0003      	movs	r3, r0
 80006a8:	18e4      	adds	r4, r4, r3
				continue;
 80006aa:	e04b      	b.n	8000744 <print+0x198>
			}
			if( *format == 'X' ) {
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b58      	cmp	r3, #88	@ 0x58
 80006b2:	d10f      	bne.n	80006d4 <print+0x128>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	1d1a      	adds	r2, r3, #4
 80006b8:	607a      	str	r2, [r7, #4]
 80006ba:	6819      	ldr	r1, [r3, #0]
 80006bc:	68f8      	ldr	r0, [r7, #12]
 80006be:	2341      	movs	r3, #65	@ 0x41
 80006c0:	9302      	str	r3, [sp, #8]
 80006c2:	9601      	str	r6, [sp, #4]
 80006c4:	9500      	str	r5, [sp, #0]
 80006c6:	2300      	movs	r3, #0
 80006c8:	2210      	movs	r2, #16
 80006ca:	f7ff fef9 	bl	80004c0 <printi>
 80006ce:	0003      	movs	r3, r0
 80006d0:	18e4      	adds	r4, r4, r3
				continue;
 80006d2:	e037      	b.n	8000744 <print+0x198>
			}
			if( *format == 'u' ) {
 80006d4:	68bb      	ldr	r3, [r7, #8]
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b75      	cmp	r3, #117	@ 0x75
 80006da:	d10f      	bne.n	80006fc <print+0x150>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	1d1a      	adds	r2, r3, #4
 80006e0:	607a      	str	r2, [r7, #4]
 80006e2:	6819      	ldr	r1, [r3, #0]
 80006e4:	68f8      	ldr	r0, [r7, #12]
 80006e6:	2361      	movs	r3, #97	@ 0x61
 80006e8:	9302      	str	r3, [sp, #8]
 80006ea:	9601      	str	r6, [sp, #4]
 80006ec:	9500      	str	r5, [sp, #0]
 80006ee:	2300      	movs	r3, #0
 80006f0:	220a      	movs	r2, #10
 80006f2:	f7ff fee5 	bl	80004c0 <printi>
 80006f6:	0003      	movs	r3, r0
 80006f8:	18e4      	adds	r4, r4, r3
				continue;
 80006fa:	e023      	b.n	8000744 <print+0x198>
			}
			if( *format == 'c' ) {
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	2b63      	cmp	r3, #99	@ 0x63
 8000702:	d11f      	bne.n	8000744 <print+0x198>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	1d1a      	adds	r2, r3, #4
 8000708:	607a      	str	r2, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	b2da      	uxtb	r2, r3
 800070e:	2114      	movs	r1, #20
 8000710:	187b      	adds	r3, r7, r1
 8000712:	701a      	strb	r2, [r3, #0]
				scr[1] = '\0';
 8000714:	187b      	adds	r3, r7, r1
 8000716:	2200      	movs	r2, #0
 8000718:	705a      	strb	r2, [r3, #1]
				pc += prints (out, scr, width, pad);
 800071a:	1879      	adds	r1, r7, r1
 800071c:	68f8      	ldr	r0, [r7, #12]
 800071e:	0033      	movs	r3, r6
 8000720:	002a      	movs	r2, r5
 8000722:	f7ff fe71 	bl	8000408 <prints>
 8000726:	0003      	movs	r3, r0
 8000728:	18e4      	adds	r4, r4, r3
				continue;
 800072a:	e00b      	b.n	8000744 <print+0x198>
			}
		}
		else {
		out:
 800072c:	46c0      	nop			@ (mov r8, r8)
 800072e:	e000      	b.n	8000732 <print+0x186>
			if (*format == '%') goto out;
 8000730:	46c0      	nop			@ (mov r8, r8)
			printchar (out, *format);
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	001a      	movs	r2, r3
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	0011      	movs	r1, r2
 800073c:	0018      	movs	r0, r3
 800073e:	f7ff fe3f 	bl	80003c0 <printchar>
			++pc;
 8000742:	3401      	adds	r4, #1
	for (; *format != 0; ++format) {
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	3301      	adds	r3, #1
 8000748:	60bb      	str	r3, [r7, #8]
 800074a:	68bb      	ldr	r3, [r7, #8]
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d000      	beq.n	8000754 <print+0x1a8>
 8000752:	e733      	b.n	80005bc <print+0x10>
 8000754:	e000      	b.n	8000758 <print+0x1ac>
			if (*format == '\0') break;
 8000756:	46c0      	nop			@ (mov r8, r8)
		}
	}
	if (out) **out = '\0';
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d003      	beq.n	8000766 <print+0x1ba>
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2200      	movs	r2, #0
 8000764:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
 8000766:	0023      	movs	r3, r4
}
 8000768:	0018      	movs	r0, r3
 800076a:	46bd      	mov	sp, r7
 800076c:	b007      	add	sp, #28
 800076e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000770:	08000bb8 	.word	0x08000bb8

08000774 <my_printf>:

int my_printf(const char *format, ...)
{
 8000774:	b40f      	push	{r0, r1, r2, r3}
 8000776:	b580      	push	{r7, lr}
 8000778:	b082      	sub	sp, #8
 800077a:	af00      	add	r7, sp, #0
        va_list args;
        va_start( args, format );
 800077c:	2314      	movs	r3, #20
 800077e:	18fb      	adds	r3, r7, r3
 8000780:	607b      	str	r3, [r7, #4]
        return print( 0, format, args );
 8000782:	687a      	ldr	r2, [r7, #4]
 8000784:	693b      	ldr	r3, [r7, #16]
 8000786:	0019      	movs	r1, r3
 8000788:	2000      	movs	r0, #0
 800078a:	f7ff ff0f 	bl	80005ac <print>
 800078e:	0003      	movs	r3, r0
}
 8000790:	0018      	movs	r0, r3
 8000792:	46bd      	mov	sp, r7
 8000794:	b002      	add	sp, #8
 8000796:	bc80      	pop	{r7}
 8000798:	bc08      	pop	{r3}
 800079a:	b004      	add	sp, #16
 800079c:	4718      	bx	r3

0800079e <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	af00      	add	r7, sp, #0
}
 80007a2:	46c0      	nop			@ (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80007ac:	46c0      	nop			@ (mov r8, r8)
 80007ae:	e7fd      	b.n	80007ac <HardFault_Handler+0x4>

080007b0 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
}
 80007b4:	46c0      	nop			@ (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	af00      	add	r7, sp, #0
}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  //HAL_IncTick();
}
 80007c8:	46c0      	nop			@ (mov r8, r8)
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
	...

080007d0 <BSP_LED_Init>:
 * Initialize LED pin (PA5) as a High-Speed Push-Pull output
 * Set LED initial state to OFF
 */

void BSP_LED_Init()
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80007d4:	4b22      	ldr	r3, [pc, #136]	@ (8000860 <BSP_LED_Init+0x90>)
 80007d6:	695a      	ldr	r2, [r3, #20]
 80007d8:	4b21      	ldr	r3, [pc, #132]	@ (8000860 <BSP_LED_Init+0x90>)
 80007da:	2180      	movs	r1, #128	@ 0x80
 80007dc:	0289      	lsls	r1, r1, #10
 80007de:	430a      	orrs	r2, r1
 80007e0:	615a      	str	r2, [r3, #20]

	// Configure PA5 as output
	GPIOA->MODER &= ~GPIO_MODER_MODER5_Msk;
 80007e2:	2390      	movs	r3, #144	@ 0x90
 80007e4:	05db      	lsls	r3, r3, #23
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	2390      	movs	r3, #144	@ 0x90
 80007ea:	05db      	lsls	r3, r3, #23
 80007ec:	491d      	ldr	r1, [pc, #116]	@ (8000864 <BSP_LED_Init+0x94>)
 80007ee:	400a      	ands	r2, r1
 80007f0:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (0x01 <<GPIO_MODER_MODER5_Pos);
 80007f2:	2390      	movs	r3, #144	@ 0x90
 80007f4:	05db      	lsls	r3, r3, #23
 80007f6:	681a      	ldr	r2, [r3, #0]
 80007f8:	2390      	movs	r3, #144	@ 0x90
 80007fa:	05db      	lsls	r3, r3, #23
 80007fc:	2180      	movs	r1, #128	@ 0x80
 80007fe:	00c9      	lsls	r1, r1, #3
 8000800:	430a      	orrs	r2, r1
 8000802:	601a      	str	r2, [r3, #0]

	// Configure PA5 as Push-Pull output
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT_5;
 8000804:	2390      	movs	r3, #144	@ 0x90
 8000806:	05db      	lsls	r3, r3, #23
 8000808:	685a      	ldr	r2, [r3, #4]
 800080a:	2390      	movs	r3, #144	@ 0x90
 800080c:	05db      	lsls	r3, r3, #23
 800080e:	2120      	movs	r1, #32
 8000810:	438a      	bics	r2, r1
 8000812:	605a      	str	r2, [r3, #4]

	// Configure PA5 as High-Speed Output
	GPIOA->OSPEEDR &= ~GPIO_OSPEEDR_OSPEEDR5_Msk;
 8000814:	2390      	movs	r3, #144	@ 0x90
 8000816:	05db      	lsls	r3, r3, #23
 8000818:	689a      	ldr	r2, [r3, #8]
 800081a:	2390      	movs	r3, #144	@ 0x90
 800081c:	05db      	lsls	r3, r3, #23
 800081e:	4911      	ldr	r1, [pc, #68]	@ (8000864 <BSP_LED_Init+0x94>)
 8000820:	400a      	ands	r2, r1
 8000822:	609a      	str	r2, [r3, #8]
	GPIOA->OSPEEDR |= (0x03 <<GPIO_OSPEEDR_OSPEEDR5_Pos);
 8000824:	2390      	movs	r3, #144	@ 0x90
 8000826:	05db      	lsls	r3, r3, #23
 8000828:	689a      	ldr	r2, [r3, #8]
 800082a:	2390      	movs	r3, #144	@ 0x90
 800082c:	05db      	lsls	r3, r3, #23
 800082e:	21c0      	movs	r1, #192	@ 0xc0
 8000830:	0109      	lsls	r1, r1, #4
 8000832:	430a      	orrs	r2, r1
 8000834:	609a      	str	r2, [r3, #8]

	// Disable PA5 Pull-up/Pull-down
	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPDR5_Msk;
 8000836:	2390      	movs	r3, #144	@ 0x90
 8000838:	05db      	lsls	r3, r3, #23
 800083a:	68da      	ldr	r2, [r3, #12]
 800083c:	2390      	movs	r3, #144	@ 0x90
 800083e:	05db      	lsls	r3, r3, #23
 8000840:	4908      	ldr	r1, [pc, #32]	@ (8000864 <BSP_LED_Init+0x94>)
 8000842:	400a      	ands	r2, r1
 8000844:	60da      	str	r2, [r3, #12]

	// Set Initial State OFF
	GPIOA->BSRR |= GPIO_BSRR_BR_5;
 8000846:	2390      	movs	r3, #144	@ 0x90
 8000848:	05db      	lsls	r3, r3, #23
 800084a:	699a      	ldr	r2, [r3, #24]
 800084c:	2390      	movs	r3, #144	@ 0x90
 800084e:	05db      	lsls	r3, r3, #23
 8000850:	2180      	movs	r1, #128	@ 0x80
 8000852:	0389      	lsls	r1, r1, #14
 8000854:	430a      	orrs	r2, r1
 8000856:	619a      	str	r2, [r3, #24]
}
 8000858:	46c0      	nop			@ (mov r8, r8)
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	46c0      	nop			@ (mov r8, r8)
 8000860:	40021000 	.word	0x40021000
 8000864:	fffff3ff 	.word	0xfffff3ff

08000868 <BSP_LED_Toggle>:
 * BSP_LED_Toggle()
 * Toggle LED on PA5
 */

void BSP_LED_Toggle()
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
	GPIOA->ODR ^= GPIO_ODR_5;
 800086c:	2390      	movs	r3, #144	@ 0x90
 800086e:	05db      	lsls	r3, r3, #23
 8000870:	695a      	ldr	r2, [r3, #20]
 8000872:	2390      	movs	r3, #144	@ 0x90
 8000874:	05db      	lsls	r3, r3, #23
 8000876:	2120      	movs	r1, #32
 8000878:	404a      	eors	r2, r1
 800087a:	615a      	str	r2, [r3, #20]
}
 800087c:	46c0      	nop			@ (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
	...

08000884 <BSP_PB_Init>:

void BSP_PB_Init()
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
	// Enable GPIOC clock
	RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 8000888:	4b0c      	ldr	r3, [pc, #48]	@ (80008bc <BSP_PB_Init+0x38>)
 800088a:	695a      	ldr	r2, [r3, #20]
 800088c:	4b0b      	ldr	r3, [pc, #44]	@ (80008bc <BSP_PB_Init+0x38>)
 800088e:	2180      	movs	r1, #128	@ 0x80
 8000890:	0309      	lsls	r1, r1, #12
 8000892:	430a      	orrs	r2, r1
 8000894:	615a      	str	r2, [r3, #20]

	// Configure PC13 as input
	GPIOC->MODER &= ~GPIO_MODER_MODER13_Msk;
 8000896:	4b0a      	ldr	r3, [pc, #40]	@ (80008c0 <BSP_PB_Init+0x3c>)
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <BSP_PB_Init+0x3c>)
 800089c:	4909      	ldr	r1, [pc, #36]	@ (80008c4 <BSP_PB_Init+0x40>)
 800089e:	400a      	ands	r2, r1
 80008a0:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= (0x00 <<GPIO_MODER_MODER13_Pos);
 80008a2:	4a07      	ldr	r2, [pc, #28]	@ (80008c0 <BSP_PB_Init+0x3c>)
 80008a4:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <BSP_PB_Init+0x3c>)
 80008a6:	6812      	ldr	r2, [r2, #0]
 80008a8:	601a      	str	r2, [r3, #0]

	// Disable PC13 Pull-up/Pull-down
	GPIOC->PUPDR &= ~GPIO_PUPDR_PUPDR13_Msk;
 80008aa:	4b05      	ldr	r3, [pc, #20]	@ (80008c0 <BSP_PB_Init+0x3c>)
 80008ac:	68da      	ldr	r2, [r3, #12]
 80008ae:	4b04      	ldr	r3, [pc, #16]	@ (80008c0 <BSP_PB_Init+0x3c>)
 80008b0:	4904      	ldr	r1, [pc, #16]	@ (80008c4 <BSP_PB_Init+0x40>)
 80008b2:	400a      	ands	r2, r1
 80008b4:	60da      	str	r2, [r3, #12]
}
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40021000 	.word	0x40021000
 80008c0:	48000800 	.word	0x48000800
 80008c4:	f3ffffff 	.word	0xf3ffffff

080008c8 <BSP_PB_GetState>:
 * BSP_PB_GetState()
 * Returns the state of the button (0=released, 1=pressed)
 */

uint8_t BSP_PB_GetState()
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
	uint8_t state;
	if ((GPIOC->IDR & GPIO_IDR_13) == GPIO_IDR_13)
 80008ce:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <BSP_PB_GetState+0x34>)
 80008d0:	691a      	ldr	r2, [r3, #16]
 80008d2:	2380      	movs	r3, #128	@ 0x80
 80008d4:	019b      	lsls	r3, r3, #6
 80008d6:	401a      	ands	r2, r3
 80008d8:	2380      	movs	r3, #128	@ 0x80
 80008da:	019b      	lsls	r3, r3, #6
 80008dc:	429a      	cmp	r2, r3
 80008de:	d103      	bne.n	80008e8 <BSP_PB_GetState+0x20>
	{
		state = 0;
 80008e0:	1dfb      	adds	r3, r7, #7
 80008e2:	2200      	movs	r2, #0
 80008e4:	701a      	strb	r2, [r3, #0]
 80008e6:	e002      	b.n	80008ee <BSP_PB_GetState+0x26>
	}
	else
	{
		state = 1;
 80008e8:	1dfb      	adds	r3, r7, #7
 80008ea:	2201      	movs	r2, #1
 80008ec:	701a      	strb	r2, [r3, #0]
	}
	return state;
 80008ee:	1dfb      	adds	r3, r7, #7
 80008f0:	781b      	ldrb	r3, [r3, #0]
}
 80008f2:	0018      	movs	r0, r3
 80008f4:	46bd      	mov	sp, r7
 80008f6:	b002      	add	sp, #8
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	46c0      	nop			@ (mov r8, r8)
 80008fc:	48000800 	.word	0x48000800

08000900 <BSP_Console_Init>:

void BSP_Console_Init()
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000904:	4b2b      	ldr	r3, [pc, #172]	@ (80009b4 <BSP_Console_Init+0xb4>)
 8000906:	695a      	ldr	r2, [r3, #20]
 8000908:	4b2a      	ldr	r3, [pc, #168]	@ (80009b4 <BSP_Console_Init+0xb4>)
 800090a:	2180      	movs	r1, #128	@ 0x80
 800090c:	0289      	lsls	r1, r1, #10
 800090e:	430a      	orrs	r2, r1
 8000910:	615a      	str	r2, [r3, #20]

	// Configure PA2 and PA3 as Alternate function
	GPIOA->MODER &= ~(GPIO_MODER_MODER2_Msk | GPIO_MODER_MODER3_Msk);
 8000912:	2390      	movs	r3, #144	@ 0x90
 8000914:	05db      	lsls	r3, r3, #23
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	2390      	movs	r3, #144	@ 0x90
 800091a:	05db      	lsls	r3, r3, #23
 800091c:	21f0      	movs	r1, #240	@ 0xf0
 800091e:	438a      	bics	r2, r1
 8000920:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (0x02 <<GPIO_MODER_MODER2_Pos) | (0x02 <<GPIO_MODER_MODER3_Pos);
 8000922:	2390      	movs	r3, #144	@ 0x90
 8000924:	05db      	lsls	r3, r3, #23
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	2390      	movs	r3, #144	@ 0x90
 800092a:	05db      	lsls	r3, r3, #23
 800092c:	21a0      	movs	r1, #160	@ 0xa0
 800092e:	430a      	orrs	r2, r1
 8000930:	601a      	str	r2, [r3, #0]

	// Set PA2 and PA3 to AF1 (USART2)
	GPIOA->AFR[0] &= ~(0x0000FF00);
 8000932:	2390      	movs	r3, #144	@ 0x90
 8000934:	05db      	lsls	r3, r3, #23
 8000936:	6a1a      	ldr	r2, [r3, #32]
 8000938:	2390      	movs	r3, #144	@ 0x90
 800093a:	05db      	lsls	r3, r3, #23
 800093c:	491e      	ldr	r1, [pc, #120]	@ (80009b8 <BSP_Console_Init+0xb8>)
 800093e:	400a      	ands	r2, r1
 8000940:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0] |=  (0x00001100);
 8000942:	2390      	movs	r3, #144	@ 0x90
 8000944:	05db      	lsls	r3, r3, #23
 8000946:	6a1a      	ldr	r2, [r3, #32]
 8000948:	2390      	movs	r3, #144	@ 0x90
 800094a:	05db      	lsls	r3, r3, #23
 800094c:	2188      	movs	r1, #136	@ 0x88
 800094e:	0149      	lsls	r1, r1, #5
 8000950:	430a      	orrs	r2, r1
 8000952:	621a      	str	r2, [r3, #32]

	// Enable USART2 clock
	RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 8000954:	4b17      	ldr	r3, [pc, #92]	@ (80009b4 <BSP_Console_Init+0xb4>)
 8000956:	69da      	ldr	r2, [r3, #28]
 8000958:	4b16      	ldr	r3, [pc, #88]	@ (80009b4 <BSP_Console_Init+0xb4>)
 800095a:	2180      	movs	r1, #128	@ 0x80
 800095c:	0289      	lsls	r1, r1, #10
 800095e:	430a      	orrs	r2, r1
 8000960:	61da      	str	r2, [r3, #28]

	// Clear USART2 configuration (reset state)
	// 8-bit, 1 start, 1 stop, CTS/RTS disabled
	USART2->CR1 = 0x00000000;
 8000962:	4b16      	ldr	r3, [pc, #88]	@ (80009bc <BSP_Console_Init+0xbc>)
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
	USART2->CR2 = 0x00000000;
 8000968:	4b14      	ldr	r3, [pc, #80]	@ (80009bc <BSP_Console_Init+0xbc>)
 800096a:	2200      	movs	r2, #0
 800096c:	605a      	str	r2, [r3, #4]
	USART2->CR3 = 0x00000000;
 800096e:	4b13      	ldr	r3, [pc, #76]	@ (80009bc <BSP_Console_Init+0xbc>)
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]

	// Select PCLK (APB1) as clock source
	// PCLK -> 48 MHz
	RCC->CFGR3 &= ~RCC_CFGR3_USART2SW_Msk;
 8000974:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <BSP_Console_Init+0xb4>)
 8000976:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000978:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <BSP_Console_Init+0xb4>)
 800097a:	4911      	ldr	r1, [pc, #68]	@ (80009c0 <BSP_Console_Init+0xc0>)
 800097c:	400a      	ands	r2, r1
 800097e:	631a      	str	r2, [r3, #48]	@ 0x30
	// With OVER8=0 and Fck=48MHz, USARTDIV =   48E6/115200 = 416.6666
	// BRR = 417 -> Baud Rate = 115107.9137 -> 0.08% error
	//
	// With OVER8=1 and Fck=48MHz, USARTDIV = 2*48E6/115200 = 833.3333
	// BRR = 833 -> Baud Rate = 115246.0984 -> 0.04% error (better)
	USART2->CR1 |= USART_CR1_OVER8;
 8000980:	4b0e      	ldr	r3, [pc, #56]	@ (80009bc <BSP_Console_Init+0xbc>)
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	4b0d      	ldr	r3, [pc, #52]	@ (80009bc <BSP_Console_Init+0xbc>)
 8000986:	2180      	movs	r1, #128	@ 0x80
 8000988:	0209      	lsls	r1, r1, #8
 800098a:	430a      	orrs	r2, r1
 800098c:	601a      	str	r2, [r3, #0]
	USART2->BRR = 833;
 800098e:	4b0b      	ldr	r3, [pc, #44]	@ (80009bc <BSP_Console_Init+0xbc>)
 8000990:	4a0c      	ldr	r2, [pc, #48]	@ (80009c4 <BSP_Console_Init+0xc4>)
 8000992:	60da      	str	r2, [r3, #12]

	// Enable both Transmitter and Receiver
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8000994:	4b09      	ldr	r3, [pc, #36]	@ (80009bc <BSP_Console_Init+0xbc>)
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	4b08      	ldr	r3, [pc, #32]	@ (80009bc <BSP_Console_Init+0xbc>)
 800099a:	210c      	movs	r1, #12
 800099c:	430a      	orrs	r2, r1
 800099e:	601a      	str	r2, [r3, #0]

	// Enable USART2
	USART2->CR1 |= USART_CR1_UE;
 80009a0:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <BSP_Console_Init+0xbc>)
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	4b05      	ldr	r3, [pc, #20]	@ (80009bc <BSP_Console_Init+0xbc>)
 80009a6:	2101      	movs	r1, #1
 80009a8:	430a      	orrs	r2, r1
 80009aa:	601a      	str	r2, [r3, #0]
}
 80009ac:	46c0      	nop			@ (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	46c0      	nop			@ (mov r8, r8)
 80009b4:	40021000 	.word	0x40021000
 80009b8:	ffff00ff 	.word	0xffff00ff
 80009bc:	40004400 	.word	0x40004400
 80009c0:	fffcffff 	.word	0xfffcffff
 80009c4:	00000341 	.word	0x00000341

080009c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009c8:	480d      	ldr	r0, [pc, #52]	@ (8000a00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009ca:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009cc:	f000 f825 	bl	8000a1a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009d0:	480c      	ldr	r0, [pc, #48]	@ (8000a04 <LoopForever+0x6>)
  ldr r1, =_edata
 80009d2:	490d      	ldr	r1, [pc, #52]	@ (8000a08 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009d4:	4a0d      	ldr	r2, [pc, #52]	@ (8000a0c <LoopForever+0xe>)
  movs r3, #0
 80009d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009d8:	e002      	b.n	80009e0 <LoopCopyDataInit>

080009da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009de:	3304      	adds	r3, #4

080009e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009e4:	d3f9      	bcc.n	80009da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000a10 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009e8:	4c0a      	ldr	r4, [pc, #40]	@ (8000a14 <LoopForever+0x16>)
  movs r3, #0
 80009ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009ec:	e001      	b.n	80009f2 <LoopFillZerobss>

080009ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f0:	3204      	adds	r2, #4

080009f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009f4:	d3fb      	bcc.n	80009ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009f6:	f000 f89b 	bl	8000b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009fa:	f7ff fc11 	bl	8000220 <main>

080009fe <LoopForever>:

LoopForever:
    b LoopForever
 80009fe:	e7fe      	b.n	80009fe <LoopForever>
  ldr   r0, =_estack
 8000a00:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000a04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a08:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000a0c:	08000bd8 	.word	0x08000bd8
  ldr r2, =_sbss
 8000a10:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000a14:	20000020 	.word	0x20000020

08000a18 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a18:	e7fe      	b.n	8000a18 <ADC1_COMP_IRQHandler>

08000a1a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a1e:	46c0      	nop			@ (mov r8, r8)
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	2300      	movs	r3, #0
 8000a30:	60bb      	str	r3, [r7, #8]
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	2300      	movs	r3, #0
 8000a38:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000a3a:	4b38      	ldr	r3, [pc, #224]	@ (8000b1c <SystemCoreClockUpdate+0xf8>)
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	220c      	movs	r2, #12
 8000a40:	4013      	ands	r3, r2
 8000a42:	60fb      	str	r3, [r7, #12]

  switch (tmp)
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	2b08      	cmp	r3, #8
 8000a48:	d011      	beq.n	8000a6e <SystemCoreClockUpdate+0x4a>
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	2b08      	cmp	r3, #8
 8000a4e:	d84f      	bhi.n	8000af0 <SystemCoreClockUpdate+0xcc>
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d003      	beq.n	8000a5e <SystemCoreClockUpdate+0x3a>
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	2b04      	cmp	r3, #4
 8000a5a:	d004      	beq.n	8000a66 <SystemCoreClockUpdate+0x42>
 8000a5c:	e048      	b.n	8000af0 <SystemCoreClockUpdate+0xcc>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8000a5e:	4b30      	ldr	r3, [pc, #192]	@ (8000b20 <SystemCoreClockUpdate+0xfc>)
 8000a60:	4a30      	ldr	r2, [pc, #192]	@ (8000b24 <SystemCoreClockUpdate+0x100>)
 8000a62:	601a      	str	r2, [r3, #0]
      break;
 8000a64:	e048      	b.n	8000af8 <SystemCoreClockUpdate+0xd4>
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000a66:	4b2e      	ldr	r3, [pc, #184]	@ (8000b20 <SystemCoreClockUpdate+0xfc>)
 8000a68:	4a2e      	ldr	r2, [pc, #184]	@ (8000b24 <SystemCoreClockUpdate+0x100>)
 8000a6a:	601a      	str	r2, [r3, #0]
      break;
 8000a6c:	e044      	b.n	8000af8 <SystemCoreClockUpdate+0xd4>
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 8000a6e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b1c <SystemCoreClockUpdate+0xf8>)
 8000a70:	685a      	ldr	r2, [r3, #4]
 8000a72:	23f0      	movs	r3, #240	@ 0xf0
 8000a74:	039b      	lsls	r3, r3, #14
 8000a76:	4013      	ands	r3, r2
 8000a78:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000a7a:	4b28      	ldr	r3, [pc, #160]	@ (8000b1c <SystemCoreClockUpdate+0xf8>)
 8000a7c:	685a      	ldr	r2, [r3, #4]
 8000a7e:	23c0      	movs	r3, #192	@ 0xc0
 8000a80:	025b      	lsls	r3, r3, #9
 8000a82:	4013      	ands	r3, r2
 8000a84:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 8000a86:	68bb      	ldr	r3, [r7, #8]
 8000a88:	0c9b      	lsrs	r3, r3, #18
 8000a8a:	3302      	adds	r3, #2
 8000a8c:	60bb      	str	r3, [r7, #8]
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 8000a8e:	4b23      	ldr	r3, [pc, #140]	@ (8000b1c <SystemCoreClockUpdate+0xf8>)
 8000a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a92:	220f      	movs	r2, #15
 8000a94:	4013      	ands	r3, r2
 8000a96:	3301      	adds	r3, #1
 8000a98:	603b      	str	r3, [r7, #0]

      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	2380      	movs	r3, #128	@ 0x80
 8000a9e:	025b      	lsls	r3, r3, #9
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d10a      	bne.n	8000aba <SystemCoreClockUpdate+0x96>
      {
        /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 8000aa4:	6839      	ldr	r1, [r7, #0]
 8000aa6:	481f      	ldr	r0, [pc, #124]	@ (8000b24 <SystemCoreClockUpdate+0x100>)
 8000aa8:	f7ff fb2e 	bl	8000108 <__udivsi3>
 8000aac:	0003      	movs	r3, r0
 8000aae:	001a      	movs	r2, r3
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	435a      	muls	r2, r3
 8000ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b20 <SystemCoreClockUpdate+0xfc>)
 8000ab6:	601a      	str	r2, [r3, #0]
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
	  }
      break;
 8000ab8:	e01e      	b.n	8000af8 <SystemCoreClockUpdate+0xd4>
      else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)
 8000aba:	687a      	ldr	r2, [r7, #4]
 8000abc:	23c0      	movs	r3, #192	@ 0xc0
 8000abe:	025b      	lsls	r3, r3, #9
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d10a      	bne.n	8000ada <SystemCoreClockUpdate+0xb6>
        SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull;
 8000ac4:	6839      	ldr	r1, [r7, #0]
 8000ac6:	4818      	ldr	r0, [pc, #96]	@ (8000b28 <SystemCoreClockUpdate+0x104>)
 8000ac8:	f7ff fb1e 	bl	8000108 <__udivsi3>
 8000acc:	0003      	movs	r3, r0
 8000ace:	001a      	movs	r2, r3
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	435a      	muls	r2, r3
 8000ad4:	4b12      	ldr	r3, [pc, #72]	@ (8000b20 <SystemCoreClockUpdate+0xfc>)
 8000ad6:	601a      	str	r2, [r3, #0]
      break;
 8000ad8:	e00e      	b.n	8000af8 <SystemCoreClockUpdate+0xd4>
        SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
 8000ada:	6839      	ldr	r1, [r7, #0]
 8000adc:	4811      	ldr	r0, [pc, #68]	@ (8000b24 <SystemCoreClockUpdate+0x100>)
 8000ade:	f7ff fb13 	bl	8000108 <__udivsi3>
 8000ae2:	0003      	movs	r3, r0
 8000ae4:	001a      	movs	r2, r3
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	435a      	muls	r2, r3
 8000aea:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <SystemCoreClockUpdate+0xfc>)
 8000aec:	601a      	str	r2, [r3, #0]
      break;
 8000aee:	e003      	b.n	8000af8 <SystemCoreClockUpdate+0xd4>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8000af0:	4b0b      	ldr	r3, [pc, #44]	@ (8000b20 <SystemCoreClockUpdate+0xfc>)
 8000af2:	4a0c      	ldr	r2, [pc, #48]	@ (8000b24 <SystemCoreClockUpdate+0x100>)
 8000af4:	601a      	str	r2, [r3, #0]
      break;
 8000af6:	46c0      	nop			@ (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000af8:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <SystemCoreClockUpdate+0xf8>)
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	091b      	lsrs	r3, r3, #4
 8000afe:	220f      	movs	r2, #15
 8000b00:	4013      	ands	r3, r2
 8000b02:	4a0a      	ldr	r2, [pc, #40]	@ (8000b2c <SystemCoreClockUpdate+0x108>)
 8000b04:	5cd3      	ldrb	r3, [r2, r3]
 8000b06:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000b08:	4b05      	ldr	r3, [pc, #20]	@ (8000b20 <SystemCoreClockUpdate+0xfc>)
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	40da      	lsrs	r2, r3
 8000b10:	4b03      	ldr	r3, [pc, #12]	@ (8000b20 <SystemCoreClockUpdate+0xfc>)
 8000b12:	601a      	str	r2, [r3, #0]
}
 8000b14:	46c0      	nop			@ (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b004      	add	sp, #16
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	20000000 	.word	0x20000000
 8000b24:	007a1200 	.word	0x007a1200
 8000b28:	02dc6c00 	.word	0x02dc6c00
 8000b2c:	08000bc0 	.word	0x08000bc0

08000b30 <__libc_init_array>:
 8000b30:	b570      	push	{r4, r5, r6, lr}
 8000b32:	2600      	movs	r6, #0
 8000b34:	4c0c      	ldr	r4, [pc, #48]	@ (8000b68 <__libc_init_array+0x38>)
 8000b36:	4d0d      	ldr	r5, [pc, #52]	@ (8000b6c <__libc_init_array+0x3c>)
 8000b38:	1b64      	subs	r4, r4, r5
 8000b3a:	10a4      	asrs	r4, r4, #2
 8000b3c:	42a6      	cmp	r6, r4
 8000b3e:	d109      	bne.n	8000b54 <__libc_init_array+0x24>
 8000b40:	2600      	movs	r6, #0
 8000b42:	f000 f819 	bl	8000b78 <_init>
 8000b46:	4c0a      	ldr	r4, [pc, #40]	@ (8000b70 <__libc_init_array+0x40>)
 8000b48:	4d0a      	ldr	r5, [pc, #40]	@ (8000b74 <__libc_init_array+0x44>)
 8000b4a:	1b64      	subs	r4, r4, r5
 8000b4c:	10a4      	asrs	r4, r4, #2
 8000b4e:	42a6      	cmp	r6, r4
 8000b50:	d105      	bne.n	8000b5e <__libc_init_array+0x2e>
 8000b52:	bd70      	pop	{r4, r5, r6, pc}
 8000b54:	00b3      	lsls	r3, r6, #2
 8000b56:	58eb      	ldr	r3, [r5, r3]
 8000b58:	4798      	blx	r3
 8000b5a:	3601      	adds	r6, #1
 8000b5c:	e7ee      	b.n	8000b3c <__libc_init_array+0xc>
 8000b5e:	00b3      	lsls	r3, r6, #2
 8000b60:	58eb      	ldr	r3, [r5, r3]
 8000b62:	4798      	blx	r3
 8000b64:	3601      	adds	r6, #1
 8000b66:	e7f2      	b.n	8000b4e <__libc_init_array+0x1e>
 8000b68:	08000bd0 	.word	0x08000bd0
 8000b6c:	08000bd0 	.word	0x08000bd0
 8000b70:	08000bd4 	.word	0x08000bd4
 8000b74:	08000bd0 	.word	0x08000bd0

08000b78 <_init>:
 8000b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b7a:	46c0      	nop			@ (mov r8, r8)
 8000b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b7e:	bc08      	pop	{r3}
 8000b80:	469e      	mov	lr, r3
 8000b82:	4770      	bx	lr

08000b84 <_fini>:
 8000b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b86:	46c0      	nop			@ (mov r8, r8)
 8000b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b8a:	bc08      	pop	{r3}
 8000b8c:	469e      	mov	lr, r3
 8000b8e:	4770      	bx	lr
