# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.067   */2.446         */0.392         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.068   */5.461         */0.392         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.067   */8.215         */0.392         U0_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.071   */10.760        */0.388         U0_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.091   */12.278        */0.366         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.093   */12.522        */0.365         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.093   */12.894        */0.365         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.068   */12.915        */0.391         U0_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.093   */13.235        */0.365         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.094   */13.584        */0.364         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.095   */13.763        */0.364         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.083   */14.085        */0.376         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.092   */14.093        */0.366         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.076   */14.157        */0.382         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.074   */14.646        */0.386         U0_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	20.072   */14.685        */0.388         U0_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.125        */0.379         U0_RegFile/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.132        */0.382         U0_RegFile/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.137        */0.379         U0_RegFile/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.139        */0.383         U0_RegFile/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.150        */0.380         U0_RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.167        */0.378         U0_RegFile/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.175        */0.378         U0_RegFile/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.176        */0.379         U0_RegFile/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.043   */15.677        */0.394         U0_RegFile/\regArr_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.040   */15.681        */0.393         U0_RegFile/\regArr_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.687        */0.393         U0_RegFile/\regArr_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.690        */0.391         U0_RegFile/\regArr_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.695        */0.390         U0_RegFile/\regArr_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.697        */0.391         U0_RegFile/\regArr_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.698        */0.391         U0_RegFile/\regArr_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.698        */0.392         U0_RegFile/\regArr_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.698        */0.390         U0_RegFile/\regArr_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.699        */0.389         U0_RegFile/\regArr_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.700        */0.393         U0_RegFile/\regArr_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.701        */0.389         U0_RegFile/\regArr_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.701        */0.392         U0_RegFile/\regArr_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.701        */0.389         U0_RegFile/\regArr_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.709        */0.389         U0_RegFile/\regArr_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.034   */15.709        */0.409         U0_RegFile/\regArr_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.711        */0.388         U0_RegFile/\regArr_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.713        */0.388         U0_RegFile/\regArr_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.713        */0.387         U0_RegFile/\regArr_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.714        */0.389         U0_RegFile/\regArr_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.714        */0.389         U0_RegFile/\regArr_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.715        */0.390         U0_RegFile/\regArr_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.716        */0.386         U0_RegFile/\regArr_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.716        */0.389         U0_RegFile/\regArr_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.716        */0.387         U0_RegFile/\regArr_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.719        */0.386         U0_RegFile/\regArr_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.719        */0.390         U0_RegFile/\regArr_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.720        */0.385         U0_RegFile/\regArr_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.721        */0.389         U0_RegFile/\regArr_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.721        */0.386         U0_RegFile/\regArr_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.723        */0.392         U0_RegFile/\regArr_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.723        */0.389         U0_RegFile/\regArr_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.724        */0.389         U0_RegFile/\regArr_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.724        */0.392         U0_RegFile/\regArr_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.724        */0.388         U0_RegFile/\regArr_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.035   */15.724        */0.407         U0_RegFile/\regArr_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.725        */0.388         U0_RegFile/\regArr_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.726        */0.386         U0_RegFile/\regArr_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.726        */0.392         U0_RegFile/\regArr_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.726        */0.389         U0_RegFile/\regArr_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.728        */0.390         U0_RegFile/\regArr_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.729        */0.388         U0_RegFile/\regArr_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.730        */0.392         U0_RegFile/\regArr_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.730        */0.392         U0_RegFile/\regArr_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.731        */0.392         U0_RegFile/\regArr_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.731        */0.388         U0_RegFile/\regArr_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.731        */0.386         U0_RegFile/\regArr_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.732        */0.388         U0_RegFile/\regArr_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.732        */0.389         U0_RegFile/\regArr_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.735        */0.390         U0_RegFile/\regArr_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.736        */0.388         U0_RegFile/\regArr_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.736        */0.385         U0_RegFile/\regArr_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.736        */0.390         U0_RegFile/\regArr_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.737        */0.388         U0_RegFile/\regArr_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.738        */0.389         U0_RegFile/\regArr_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.738        */0.386         U0_RegFile/\regArr_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.740        */0.387         U0_RegFile/\regArr_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.042   */15.741        */0.396         U0_RegFile/\regArr_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.743        */0.388         U0_RegFile/\regArr_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.743        */0.389         U0_RegFile/\regArr_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.744        */0.390         U0_RegFile/\regArr_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.745        */0.394         U0_RegFile/\regArr_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.748        */0.389         U0_RegFile/\regArr_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.044   */15.748        */0.394         U0_RegFile/\regArr_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.751        */0.387         U0_RegFile/\regArr_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.755        */0.388         U0_RegFile/\regArr_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.043   */15.757        */0.393         U0_RegFile/\regArr_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.758        */0.390         U0_RegFile/\regArr_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.760        */0.386         U0_RegFile/\regArr_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.762        */0.390         U0_RegFile/\regArr_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.762        */0.390         U0_RegFile/\regArr_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.763        */0.392         U0_RegFile/\regArr_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.044   */15.763        */0.393         U0_RegFile/\regArr_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.764        */0.389         U0_RegFile/\regArr_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.767        */0.392         U0_RegFile/\regArr_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.769        */0.390         U0_RegFile/\regArr_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.779        */0.386         U0_RegFile/\regArr_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.041   */15.779        */0.395         U0_RegFile/\regArr_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.779        */0.389         U0_RegFile/\regArr_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.781        */0.387         U0_RegFile/\regArr_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.040   */15.782        */0.392         U0_RegFile/\regArr_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.044   */15.785        */0.392         U0_RegFile/\regArr_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.787        */0.393         U0_RegFile/\regArr_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.789        */0.391         U0_RegFile/\regArr_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.790        */0.387         U0_RegFile/\regArr_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.790        */0.392         U0_RegFile/\regArr_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.796        */0.390         U0_RegFile/\regArr_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.797        */0.392         U0_RegFile/\regArr_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.797        */0.390         U0_RegFile/\regArr_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.043   */15.799        */0.387         U0_RegFile/\regArr_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.799        */0.390         U0_RegFile/\regArr_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.803        */0.389         U0_RegFile/\regArr_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.804        */0.389         U0_RegFile/\regArr_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.811        */0.386         U0_RegFile/\regArr_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.811        */0.388         U0_RegFile/\regArr_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.814        */0.386         U0_RegFile/\regArr_reg[11][0] /D    1
@(R)->ALU_CLK(R)	19.470   15.963/*        0.335/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	19.470   15.963/*        0.335/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.042   */15.997        */0.398         U0_RegFile/\regArr_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.006        */0.390         U0_RegFile/\regArr_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */16.010        */0.390         U0_RegFile/\regArr_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.012        */0.388         U0_RegFile/\regArr_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.013        */0.387         U0_RegFile/\regArr_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */16.017        */0.388         U0_RegFile/\regArr_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.017        */0.388         U0_RegFile/\regArr_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.018        */0.392         U0_RegFile/\regArr_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */16.020        */0.385         U0_RegFile/\regArr_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.022        */0.392         U0_RegFile/\regArr_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.023        */0.391         U0_RegFile/\regArr_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.038   */16.024        */0.407         U0_RegFile/\regArr_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */16.025        */0.386         U0_RegFile/\regArr_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.026        */0.389         U0_RegFile/\regArr_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */16.032        */0.389         U0_RegFile/\regArr_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.036        */0.388         U0_RegFile/\regArr_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */16.036        */0.388         U0_RegFile/\regArr_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.041        */0.388         U0_RegFile/\regArr_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */16.041        */0.388         U0_RegFile/\regArr_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */16.042        */0.386         U0_RegFile/\regArr_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */16.043        */0.387         U0_RegFile/\regArr_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */16.044        */0.388         U0_RegFile/\regArr_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */16.044        */0.388         U0_RegFile/\regArr_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */16.047        */0.386         U0_RegFile/\regArr_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.056        */0.392         U0_RegFile/\regArr_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.059        */0.389         U0_RegFile/\regArr_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.060        */0.389         U0_RegFile/\regArr_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.065        */0.389         U0_RegFile/\regArr_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */16.066        */0.387         U0_RegFile/\regArr_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */16.069        */0.389         U0_RegFile/\regArr_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */16.071        */0.387         U0_RegFile/\regArr_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */16.074        */0.386         U0_RegFile/\regArr_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.093   16.241/*        0.345/*         U0_RegFile/\regArr_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   16.242/*        0.345/*         U0_RegFile/\regArr_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   16.242/*        0.345/*         U0_RegFile/\regArr_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   16.242/*        0.345/*         U0_RegFile/\regArr_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.243/*        0.345/*         U0_RegFile/\regArr_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.244/*        0.345/*         U0_RegFile/\regArr_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   16.244/*        0.345/*         U0_RegFile/\regArr_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.246/*        0.344/*         U0_RegFile/\regArr_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.246/*        0.344/*         U0_RegFile/\regArr_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.246/*        0.344/*         U0_RegFile/\regArr_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.246/*        0.344/*         U0_RegFile/\regArr_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.247/*        0.344/*         U0_RegFile/\regArr_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.247/*        0.345/*         U0_RegFile/\regArr_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.247/*        0.345/*         U0_RegFile/\regArr_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   16.247/*        0.355/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.247/*        0.344/*         U0_RegFile/\regArr_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.247/*        0.344/*         U0_RegFile/\regArr_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.248/*        0.344/*         U0_RegFile/\regArr_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.248/*        0.345/*         U0_RegFile/\regArr_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.248/*        0.344/*         U0_RegFile/\regArr_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   16.248/*        0.345/*         U0_RegFile/\regArr_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   16.248/*        0.345/*         U0_RegFile/\regArr_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.249/*        0.344/*         U0_RegFile/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.249/*        0.344/*         U0_RegFile/\regArr_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.249/*        0.345/*         U0_RegFile/\regArr_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.249/*        0.345/*         U0_RegFile/\regArr_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   16.249/*        0.345/*         U0_RegFile/\regArr_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.250/*        0.345/*         U0_RegFile/\regArr_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.250/*        0.344/*         U0_RegFile/\regArr_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   16.251/*        0.345/*         U0_RegFile/\regArr_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.251/*        0.343/*         U0_RegFile/\regArr_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.251/*        0.343/*         U0_RegFile/\regArr_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.251/*        0.343/*         U0_RegFile/\regArr_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.251/*        0.343/*         U0_RegFile/\regArr_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.252/*        0.343/*         U0_RegFile/\regArr_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   16.252/*        0.345/*         U0_RegFile/\regArr_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.252/*        0.343/*         U0_RegFile/\regArr_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   16.253/*        0.355/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   16.253/*        0.355/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.254/*        0.343/*         U0_RegFile/\regArr_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.254/*        0.343/*         U0_RegFile/\regArr_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.254/*        0.343/*         U0_RegFile/\regArr_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.255/*        0.343/*         U0_RegFile/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.255/*        0.343/*         U0_RegFile/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.257/*        0.343/*         U0_RegFile/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   16.257/*        0.345/*         U0_RegFile/\regArr_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.258/*        0.343/*         U0_RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.258/*        0.343/*         U0_RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.258/*        0.342/*         U0_RegFile/\regArr_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.258/*        0.344/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   16.260/*        0.345/*         U0_RegFile/\regArr_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.260/*        0.343/*         U0_RegFile/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.260/*        0.343/*         U0_RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.261/*        0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.261/*        0.343/*         U0_RegFile/\regArr_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.264/*        0.343/*         U0_RegFile/\regArr_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.264/*        0.343/*         U0_RegFile/\regArr_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.264/*        0.343/*         U0_RegFile/\regArr_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.264/*        0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.265/*        0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.265/*        0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.266/*        0.345/*         U0_RegFile/\regArr_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.266/*        0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.268/*        0.345/*         U0_RegFile/\regArr_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.269/*        0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.501        */0.391         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */16.507        */0.390         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.514        */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.521        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */16.523        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.524        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.524        */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.525        */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.527        */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.531        */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.536        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */16.537        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */16.539        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */16.542        */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */16.544        */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.545        */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */16.545        */0.381         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.546        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.547        */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */16.548        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.548        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */16.549        */0.380         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.551        */0.380         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.553        */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */16.553        */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.562        */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.564        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.566        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.566        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.568        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */16.569        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */16.569        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.438   16.594/*        0.008/*         U0_RegFile/\regArr_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	20.434   16.598/*        0.009/*         U0_RegFile/\regArr_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	20.433   16.599/*        0.009/*         U0_RegFile/\regArr_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.050   */16.606        */0.395         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */16.621        */0.391         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.638        */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.643        */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.647        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.647        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.650        */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.652        */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */16.660        */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */16.661        */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */16.666        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */16.669        */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */16.670        */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.674        */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.679        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.682        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.688        */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.690        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.692        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.701        */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.702        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.703        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.705        */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.707        */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.712        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.713        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.714        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */16.715        */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */16.721        */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.723        */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.731        */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.731        */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
@(R)->ALU_CLK(R)	19.470   16.735/*        0.335/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.470   16.735/*        0.335/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.470   16.735/*        0.335/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.470   16.735/*        0.335/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.469   16.735/*        0.335/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.470   16.736/*        0.335/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.469   16.736/*        0.335/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.469   16.736/*        0.335/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.469   16.736/*        0.335/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.469   16.737/*        0.335/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.469   16.737/*        0.335/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.468   16.737/*        0.335/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.468   16.738/*        0.335/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.006/*        0.343/*         U0_RegFile/\regArr_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.007/*        0.343/*         U0_RegFile/\regArr_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.007/*        0.343/*         U0_RegFile/\regArr_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.007/*        0.343/*         U0_RegFile/\regArr_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.007/*        0.343/*         U0_RegFile/\regArr_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.007/*        0.343/*         U0_RegFile/\regArr_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.007/*        0.343/*         U0_RegFile/\regArr_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.007/*        0.343/*         U0_RegFile/\regArr_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.008/*        0.343/*         U0_RegFile/\regArr_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.009/*        0.343/*         U0_RegFile/\regArr_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.009/*        0.343/*         U0_RegFile/\regArr_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.010/*        0.343/*         U0_RegFile/\regArr_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.010/*        0.343/*         U0_RegFile/\regArr_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.010/*        0.343/*         U0_RegFile/\regArr_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.010/*        0.343/*         U0_RegFile/\regArr_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.011/*        0.343/*         U0_RegFile/\regArr_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.011/*        0.343/*         U0_RegFile/\regArr_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.011/*        0.341/*         U0_RegFile/\regArr_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.011/*        0.341/*         U0_RegFile/\regArr_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.011/*        0.341/*         U0_RegFile/\regArr_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.011/*        0.341/*         U0_RegFile/\regArr_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.012/*        0.341/*         U0_RegFile/\regArr_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.012/*        0.341/*         U0_RegFile/\regArr_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.012/*        0.341/*         U0_RegFile/\regArr_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.012/*        0.341/*         U0_RegFile/\regArr_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.012/*        0.341/*         U0_RegFile/\regArr_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   17.012/*        0.341/*         U0_RegFile/\regArr_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   17.012/*        0.341/*         U0_RegFile/\regArr_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.013/*        0.341/*         U0_RegFile/\regArr_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.013/*        0.341/*         U0_RegFile/\regArr_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.013/*        0.341/*         U0_RegFile/\regArr_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.013/*        0.341/*         U0_RegFile/\regArr_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.013/*        0.341/*         U0_RegFile/\regArr_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.013/*        0.341/*         U0_RegFile/\regArr_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   17.015/*        0.341/*         U0_RegFile/\regArr_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.017/*        0.341/*         U0_RegFile/\regArr_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   17.018/*        0.343/*         U0_RegFile/\regArr_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.018/*        0.341/*         U0_RegFile/\regArr_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.018/*        0.341/*         U0_RegFile/\regArr_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.019/*        0.342/*         U0_RegFile/\regArr_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.021/*        0.342/*         U0_RegFile/\regArr_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.021/*        0.342/*         U0_RegFile/\regArr_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.022/*        0.341/*         U0_RegFile/\regArr_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.022/*        0.341/*         U0_RegFile/\regArr_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.022/*        0.341/*         U0_RegFile/\regArr_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.022/*        0.341/*         U0_RegFile/\regArr_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.022/*        0.341/*         U0_RegFile/\regArr_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.023/*        0.341/*         U0_RegFile/\regArr_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.023/*        0.341/*         U0_RegFile/\regArr_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.023/*        0.341/*         U0_RegFile/\regArr_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.023/*        0.341/*         U0_RegFile/\regArr_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.023/*        0.342/*         U0_RegFile/\regArr_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.023/*        0.341/*         U0_RegFile/\regArr_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   17.024/*        0.355/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.083   17.025/*        0.355/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.025/*        0.341/*         U0_RegFile/\regArr_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.025/*        0.342/*         U0_RegFile/\regArr_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.025/*        0.341/*         U0_RegFile/\regArr_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.025/*        0.341/*         U0_RegFile/\regArr_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.025/*        0.342/*         U0_RegFile/\regArr_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.025/*        0.341/*         U0_RegFile/\regArr_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.025/*        0.341/*         U0_RegFile/\regArr_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.083   17.026/*        0.355/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.026/*        0.341/*         U0_RegFile/\regArr_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.026/*        0.342/*         U0_RegFile/\regArr_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   17.026/*        0.341/*         U0_RegFile/\regArr_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.027/*        0.342/*         U0_RegFile/\regArr_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.029/*        0.341/*         U0_RegFile/\regArr_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.029/*        0.342/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.029/*        0.342/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.029/*        0.342/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.029/*        0.341/*         U0_RegFile/\regArr_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.029/*        0.342/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.029/*        0.342/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.029/*        0.342/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.029/*        0.341/*         U0_RegFile/\regArr_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.030/*        0.342/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.031/*        0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.032/*        0.341/*         U0_RegFile/\regArr_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.032/*        0.342/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.034/*        0.341/*         U0_RegFile/\regArr_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   17.037/*        0.341/*         U0_RegFile/\regArr_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.038/*        0.341/*         U0_RegFile/\regArr_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.039/*        0.341/*         U0_RegFile/\regArr_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   17.043/*        0.341/*         U0_RegFile/\regArr_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   17.044/*        0.341/*         U0_RegFile/\regArr_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   17.046/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   17.046/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.046/*        0.341/*         U0_RegFile/\regArr_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.046/*        0.341/*         U0_RegFile/\regArr_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.046/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   17.047/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   17.047/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   17.047/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   17.047/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   17.047/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   17.047/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.047/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.048/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   17.048/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   17.048/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   17.048/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.048/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.049/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   17.049/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.049/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   17.050/*        0.341/*         U0_RegFile/\regArr_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.050/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   17.051/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   17.051/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   17.051/*        0.338/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.052/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.055/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.055/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.055/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.055/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.055/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.055/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.056/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.057/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.058/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.058/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.059/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.060/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.062/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.064/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.064/*        0.340/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.064/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.064/*        0.340/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.064/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.064/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.065/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.065/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.066/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.066/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.066/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.067/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.067/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.067/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.068/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.055   */17.081        */0.377         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */17.215        */0.380         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */17.264        */0.378         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */17.304        */0.374         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */17.304        */0.374         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */17.306        */0.374         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */17.314        */0.373         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */17.314        */0.373         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */17.315        */0.373         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */17.317        */0.372         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */17.317        */0.372         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */17.363        */0.374         U0_RegFile/RdData_VLD_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.014   */17.477        */0.422         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	20.019   */17.488        */0.420         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
REF_CLK(R)->REF_CLK(R)	20.019   */17.491        */0.420         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	20.019   */17.491        */0.420         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
REF_CLK(R)->REF_CLK(R)	20.020   */17.493        */0.419         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
REF_CLK(R)->REF_CLK(R)	20.021   */17.498        */0.419         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
REF_CLK(R)->REF_CLK(R)	20.019   */17.498        */0.419         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
REF_CLK(R)->REF_CLK(R)	20.020   */17.500        */0.419         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   17.516/*        0.269/*         U0_SYS_CTRL/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.180   17.550/*        0.252/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.167   17.555/*        0.266/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */17.562        */0.380         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.175   17.656/*        0.258/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
@(R)->ALU_CLK(R)	19.470   17.857/*        0.332/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	19.471   17.858/*        0.332/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	20.028   */17.867        */0.411         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.028   */17.868        */0.410         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.029   */17.872        */0.409         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.032   */17.886        */0.406         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.097   17.935/*        0.056/*         U0_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	20.165   18.023/*        0.292/*         U0_ALU/OUT_VALID_reg/D    1
@(R)->REF_CLK(R)	20.134   18.090/*        0.297/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	20.140   18.096/*        0.291/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.051   */18.136        */0.383         U0_ref_sync/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   18.145/*        0.352/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   18.145/*        0.352/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   18.146/*        0.352/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   18.146/*        0.352/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   18.146/*        0.352/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   18.147/*        0.352/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   18.148/*        0.347/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.053   */18.149        */0.381         U0_ref_sync/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.092   18.149/*        0.341/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   18.149/*        0.341/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   18.150/*        0.341/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   18.150/*        0.341/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   18.151/*        0.341/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   18.151/*        0.341/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   18.151/*        0.341/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   18.151/*        0.341/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   18.153/*        0.341/*         U0_ref_sync/enable_pulse_d_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.093   18.153/*        0.341/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   18.153/*        0.341/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   18.153/*        0.341/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   18.154/*        0.341/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   18.154/*        0.341/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   18.154/*        0.341/*         U0_ref_sync/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.091   18.154/*        0.341/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   18.155/*        0.341/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.053   */18.155        */0.380         U0_ref_sync/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.092   18.155/*        0.341/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   18.156/*        0.341/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   18.156/*        0.341/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   18.156/*        0.341/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   18.157/*        0.341/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   18.158/*        0.341/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.158/*        0.341/*         U0_RegFile/RdData_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.099   18.158/*        0.340/*         U0_RegFile/\regArr_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   18.159/*        0.341/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.055   */18.159        */0.379         U0_ref_sync/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.091   18.160/*        0.341/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.055   */18.160        */0.379         U0_ref_sync/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */18.161        */0.379         U0_ref_sync/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */18.161        */0.379         U0_ref_sync/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */18.161        */0.379         U0_ref_sync/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.091   18.163/*        0.341/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   18.163/*        0.341/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   18.164/*        0.341/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   18.164/*        0.341/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   18.167/*        0.340/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.168/*        0.340/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.169/*        0.340/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   18.170/*        0.341/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   18.174/*        0.341/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   18.182/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   18.183/*        0.339/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.056   */18.434        */0.376         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */18.513        */0.386         U0_ref_sync/enable_pulse_d_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.043   */18.556        */0.386         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */18.619        */0.374         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	19.323   */18.803        */0.480         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.325   */18.806        */0.480         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.325   */18.810        */0.479         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.324   */18.812        */0.479         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.813        */0.479         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.813        */0.479         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.325   */18.814        */0.478         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.816        */0.478         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.816        */0.478         U0_ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.818        */0.478         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.324   */18.818        */0.478         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.820        */0.477         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.823        */0.477         U0_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.825        */0.477         U0_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.329   */18.831        */0.476         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.329   */18.834        */0.475         U0_ALU/\ALU_OUT_reg[7] /SI    1
REF_CLK(R)->REF_CLK(R)	20.043   */18.875        */0.390         U0_ref_sync/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.049   */18.900        */0.382         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */18.951        */0.374         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */18.952        */0.373         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */18.954        */0.373         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */18.955        */0.373         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */18.958        */0.372         U0_ref_sync/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */18.958        */0.372         U1_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   */76.851        */20.000        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.128/*        20.000/*        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.302/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.312/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	100.677  */80.590        */0.531         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */80.680        */0.484         U0_RegFile/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */80.729        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.843   */94.327        */0.349         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */94.973        */0.413         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */94.984        */0.411         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */94.998        */0.409         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.848   */95.008        */0.345         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */95.020        */0.406         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */95.021        */0.406         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */95.022        */0.405         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */95.022        */0.405         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */95.264        */0.409         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.803  */95.370        */0.433         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */95.650        */0.407         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */95.661        */0.407         U0_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */95.661        */0.407         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */95.666        */0.407         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */95.667        */0.406         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */95.670        */0.406         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */95.671        */0.406         U0_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */95.671        */0.406         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */95.991        */0.406         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */96.008        */0.433         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */96.088        */0.414         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */96.220        */0.404         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */96.225        */0.402         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.949  96.226/*        0.320/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */96.228        */0.402         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */96.233        */0.401         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */96.235        */0.401         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */96.235        */0.402         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */96.239        */0.400         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.970  96.293/*        0.298/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  */96.308        */0.399         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */96.378        */0.409         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  96.425/*        0.302/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */96.479        */0.396         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */96.480        */0.397         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */96.480        */0.396         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */96.481        */0.396         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */96.482        */0.395         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */96.486        */0.395         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.528        */0.432         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.980  96.552/*        0.285/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.887   96.640/*        0.305/*         U1_ClkDiv/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.813  */96.935        */0.399         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */97.089        */0.391         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */97.091        */0.390         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */97.095        */0.390         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */97.096        */0.389         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */97.097        */0.389         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */97.116        */0.390         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */97.120        */0.389         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */97.167        */0.392         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.817  */97.169        */0.393         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  */97.193        */0.392         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */97.199        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  */97.201        */0.392         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  */97.208        */0.393         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */97.213        */0.392         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  */97.215        */0.392         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
@(R)->SCAN_CLK(R)	99.877   97.309/*        0.317/*         U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	100.853  97.590/*        0.354/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.853  97.590/*        0.354/*         U0_PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.854  97.591/*        0.354/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	100.855  97.592/*        0.354/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.855  97.593/*        0.354/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.856  97.593/*        0.354/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.857  97.594/*        0.354/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.597/*        0.354/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.858  97.598/*        0.354/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.858  97.598/*        0.354/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.598/*        0.354/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	100.859  97.598/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.858  97.598/*        0.354/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.599/*        0.354/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.858  97.599/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.599/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.858  97.599/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.599/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.600/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.858  97.600/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.601/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.602/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.605/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.606/*        0.354/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.608/*        0.354/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.613/*        0.354/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.614/*        0.354/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.614/*        0.354/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.615/*        0.354/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.617/*        0.354/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.619/*        0.354/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.621/*        0.354/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.621/*        0.354/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	100.874  97.624/*        0.363/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.624/*        0.354/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	100.874  97.624/*        0.363/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.874  97.625/*        0.363/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.874  97.625/*        0.363/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.874  97.625/*        0.363/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.874  97.626/*        0.363/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.852  97.632/*        0.354/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.874  97.635/*        0.363/*         U1_ClkDiv/\count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  97.640/*        0.322/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.900  97.644/*        0.368/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.908  97.652/*        0.358/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.908  97.652/*        0.358/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.652/*        0.358/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.908  97.652/*        0.358/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.910  97.652/*        0.358/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.652/*        0.358/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.653/*        0.358/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.653/*        0.358/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.653/*        0.358/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.653/*        0.358/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.654/*        0.358/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.654/*        0.358/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.909  97.654/*        0.358/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.909  97.654/*        0.358/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.909  97.654/*        0.358/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.655/*        0.358/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.909  97.655/*        0.358/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.655/*        0.358/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.909  97.656/*        0.358/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.909  97.656/*        0.358/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.908  97.658/*        0.358/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.908  97.658/*        0.358/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.907  97.659/*        0.358/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.907  97.662/*        0.358/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	100.907  97.664/*        0.358/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.908  97.666/*        0.358/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.908  97.670/*        0.358/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.800  */97.782        */0.410         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.979  97.789/*        0.285/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.810  */97.790        */0.395         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.726   */97.793        */0.467         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.726   */97.794        */0.466         U1_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.926  97.815/*        0.282/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  */97.874        */0.395         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.805  */97.884        */0.404         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.934  97.893/*        0.279/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */97.912        */0.395         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  97.928/*        0.269/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
@(R)->SCAN_CLK(R)	101.192  97.947/*        0.045/*         U1_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */97.950        */0.402         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */98.026        */0.390         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.808  */98.105        */0.398         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  */98.122        */0.395         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.793  */98.169        */0.411         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  */98.222        */0.395         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.840  98.273/*        0.367/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.840  98.274/*        0.367/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.840  98.274/*        0.367/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.840  98.275/*        0.367/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.842  98.276/*        0.367/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.839  98.276/*        0.367/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.840  98.277/*        0.367/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.843  98.277/*        0.367/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	100.859  98.289/*        0.376/*         U0_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.289/*        0.376/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.289/*        0.376/*         U0_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.289/*        0.376/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.289/*        0.376/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.290/*        0.376/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.290/*        0.376/*         U0_ClkDiv/\count_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.816  */98.318        */0.391         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */98.359        */0.408         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */98.393        */0.394         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.685  */98.396        */0.521         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  98.432/*        0.394/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  98.439/*        0.393/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */98.497        */0.550         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.804  */98.502        */0.402         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.667  */98.529        */0.547         U0_RegFile/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.550        */0.393         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  */98.552        */0.553         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.675  */98.554        */0.537         U0_RegFile/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.562        */0.539         U0_RegFile/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.673  */98.568        */0.538         U0_RegFile/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.673  */98.569        */0.538         U0_RegFile/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.667  */98.573        */0.548         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */98.583        */0.534         U0_RegFile/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.586        */0.534         U0_RegFile/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.589        */0.534         U0_RegFile/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.592        */0.531         U0_RegFile/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.592        */0.531         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */98.599        */0.531         U0_RegFile/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.673  */98.599        */0.542         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.604        */0.529         U0_RegFile/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.605        */0.491         U0_SYS_CTRL/\current_state_reg[2] /SI    1
@(R)->SCAN_CLK(R)	101.176  98.607/*        0.058/*         U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */98.610        */0.526         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */98.610        */0.527         U0_RegFile/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */98.620        */0.525         U0_RegFile/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.629        */0.523         U0_RegFile/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.632        */0.526         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.641        */0.516         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.642        */0.520         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.642        */0.489         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.646        */0.519         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.646        */0.490         U0_SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.661        */0.516         U0_RegFile/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.669        */0.535         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.669        */0.514         U0_RegFile/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.671        */0.515         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.672        */0.513         U0_RegFile/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.673        */0.537         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.687        */0.534         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.697        */0.532         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.761  */98.697        */0.507         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.700        */0.531         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.704        */0.502         U0_RegFile/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.706        */0.530         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.707        */0.506         U0_RegFile/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.710        */0.516         U0_RegFile/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.713        */0.504         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.714        */0.524         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.715        */0.504         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.716        */0.542         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */98.717        */0.506         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.718        */0.503         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.723        */0.503         U0_RegFile/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.726        */0.502         U0_RegFile/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.734        */0.544         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.735        */0.500         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.740        */0.513         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.744        */0.499         U0_RegFile/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.748        */0.528         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.749        */0.542         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.750        */0.517         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.753        */0.497         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.758        */0.497         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.758        */0.496         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.761        */0.496         U0_SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.762        */0.508         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.763        */0.498         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.764        */0.495         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.765        */0.503         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.763  */98.767        */0.505         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.768        */0.518         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */98.768        */0.525         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.769        */0.523         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.769        */0.523         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.770        */0.513         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.770        */0.494         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.771        */0.494         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.771        */0.522         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.772        */0.522         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.772        */0.494         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.773        */0.524         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.775        */0.522         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.776        */0.522         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.776        */0.521         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.776        */0.493         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.777        */0.521         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.778        */0.521         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.779        */0.493         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.779        */0.521         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.780        */0.500         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.752  */98.780        */0.515         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.780        */0.493         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.781        */0.503         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.782        */0.502         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.782        */0.521         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.782        */0.491         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.784        */0.489         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.785        */0.490         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.787        */0.520         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.788        */0.502         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.789        */0.510         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.790        */0.489         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.791        */0.494         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.793        */0.490         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.793        */0.502         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.794        */0.488         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.794        */0.509         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.795        */0.488         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.796        */0.512         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.796        */0.488         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.797        */0.490         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.797        */0.489         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.798        */0.489         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.798        */0.489         U0_RegFile/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.798        */0.489         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.799        */0.489         U0_RegFile/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.799        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.799        */0.489         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.800        */0.489         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.800        */0.489         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.800        */0.488         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.800        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.800        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.800        */0.487         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.800        */0.489         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.801        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.801        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.801        */0.488         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.801        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.801        */0.489         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.801        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.801        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */98.801        */0.520         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.801        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.802        */0.488         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.802        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.802        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.802        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.754  */98.802        */0.511         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.802        */0.487         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.802        */0.504         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.803        */0.488         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.803        */0.488         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.803        */0.488         U0_RegFile/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.803        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.803        */0.488         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */98.803        */0.520         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.803        */0.488         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.803        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.804        */0.488         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.804        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.804        */0.488         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.804        */0.488         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.804        */0.488         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.804        */0.487         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.804        */0.488         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.804        */0.488         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */98.804        */0.519         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.805        */0.488         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.805        */0.507         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.805        */0.487         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.805        */0.488         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.805        */0.488         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */98.805        */0.520         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.805        */0.488         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.806        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.806        */0.507         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.806        */0.487         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.806        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.806        */0.487         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.806        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.806        */0.507         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.807        */0.488         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.807        */0.488         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.807        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.807        */0.487         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.807        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.807        */0.507         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.808        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.808        */0.519         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.808        */0.487         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.808        */0.489         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.808        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.756  */98.808        */0.511         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.808        */0.488         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.808        */0.487         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.808        */0.487         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.809        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.809        */0.487         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.809        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.809        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.809        */0.487         U0_RegFile/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.809        */0.488         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */98.809        */0.519         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.809        */0.487         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.809        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.809        */0.487         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.809        */0.487         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.810        */0.487         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.810        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.810        */0.487         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */98.810        */0.519         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.810        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.810        */0.487         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.810        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.810        */0.487         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.810        */0.487         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.810        */0.487         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.810        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.811        */0.487         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.811        */0.486         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.811        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.811        */0.518         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.811        */0.518         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.811        */0.487         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.812        */0.487         U0_RegFile/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.812        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.812        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.812        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.812        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.812        */0.485         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.812        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.812        */0.487         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.812        */0.487         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.812        */0.487         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.812        */0.486         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.813        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.813        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.756  */98.813        */0.510         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.813        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.813        */0.486         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.813        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.813        */0.487         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.814        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.814        */0.486         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.814        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.814        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.814        */0.486         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.814        */0.486         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.814        */0.486         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.814        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.814        */0.483         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.814        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.814        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.814        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.815        */0.487         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.815        */0.486         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.815        */0.486         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.815        */0.486         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.815        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.815        */0.486         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.815        */0.506         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.815        */0.486         U0_RegFile/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.816        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.816        */0.486         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.816        */0.486         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.816        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.816        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.816        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.816        */0.486         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.816        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.816        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.816        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.816        */0.486         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.816        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.816        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.816        */0.486         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.817        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.817        */0.505         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.817        */0.486         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.817        */0.486         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.818        */0.517         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.818        */0.486         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.818        */0.486         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.818        */0.486         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.819        */0.486         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.819        */0.486         U0_RegFile/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.819        */0.485         U0_RegFile/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.819        */0.486         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.819        */0.485         U0_RegFile/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.819        */0.485         U0_RegFile/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.819        */0.485         U0_RegFile/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.819        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.819        */0.485         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.819        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.819        */0.505         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.820        */0.485         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.820        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.820        */0.485         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.820        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.820        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.820        */0.485         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.820        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.820        */0.486         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.820        */0.485         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.821        */0.485         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.821        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.821        */0.485         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.821        */0.485         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.821        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
@(R)->SCAN_CLK(R)	100.919  98.821/*        0.317/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.822        */0.485         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.822        */0.485         U0_RegFile/\regArr_reg[8][2] /SI    1
@(R)->SCAN_CLK(R)	100.919  98.822/*        0.317/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.822        */0.505         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.822        */0.485         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.822        */0.485         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.823        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.823        */0.485         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.824        */0.485         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.826        */0.498         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.826        */0.485         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.826        */0.504         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.828        */0.504         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.829        */0.503         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.830        */0.497         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.831        */0.484         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.760  */98.831        */0.507         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.831        */0.503         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.832        */0.503         U0_PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.832        */0.484         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.832        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.833        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.837        */0.502         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.837        */0.502         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.837        */0.502         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.838        */0.502         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.839        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.842        */0.483         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.842        */0.482         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.843        */0.482         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.844        */0.482         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.844        */0.485         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.845        */0.482         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.846        */0.482         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.853        */0.478         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.853        */0.500         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.853        */0.500         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.853        */0.509         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.853        */0.478         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.854        */0.500         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.855        */0.511         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.856        */0.499         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.803  */98.888        */0.404         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.809  */98.896        */0.398         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.809  */98.902        */0.398         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.810  */98.902        */0.397         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  */98.905        */0.397         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.809  */98.909        */0.398         U0_PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.914        */0.384         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */98.917        */0.383         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.928        */0.381         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.929        */0.381         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.814  */98.943        */0.394         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.817  */98.962        */0.391         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.816  */98.962        */0.391         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */98.962        */0.400         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.816  */98.963        */0.391         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.817  */98.965        */0.390         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.967        */0.515         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
UART_RX_CLK(R)->UART_CLK(R)	216.814  214.299/*       54.253/*        framing_error    1
UART_RX_CLK(R)->UART_CLK(R)	216.814  214.302/*       54.253/*        parity_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	8627.115 8623.864/*      54.254/*        UART_TX_O    1
