// Seed: 2846032519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6 = id_4;
  wire id_7;
  assign id_5 = 1;
  wire id_8;
  id_9(
      .id_0(1 + id_1), .id_1(1)
  );
  wire id_10;
  wire id_11 = id_10;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  reg  id_3;
  wire id_4;
  module_0(
      id_4, id_1, id_4, id_4, id_4
  );
  always @(id_2 or posedge id_2) begin
    id_3 <= id_2;
  end
endmodule
