

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:57:28 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        trVecAccum
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+--------+-----------+-----------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |            |        |           |           |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+--------+-----------+-----------+-----+
    |+ main                            |  Timing|  -1.44|  1441295|  7.338e+06|         -|  1441296|      -|        no|  384 (137%)|  4 (1%)|  1376 (1%)|  1713 (3%)|    -|
    | + main_Pipeline_VITIS_LOOP_24_1  |  Timing|  -0.04|    65538|  3.277e+05|         -|    65538|      -|        no|           -|       -|   54 (~0%)|   92 (~0%)|    -|
    |  o VITIS_LOOP_24_1               |       -|   3.65|    65536|  3.277e+05|         2|        1|  65536|       yes|           -|       -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_46_2  |  Timing|  -1.19|    65544|  3.277e+05|         -|    65544|      -|        no|           -|       -|  473 (~0%)|  392 (~0%)|    -|
    |  o VITIS_LOOP_46_2               |       -|   3.65|    65542|  3.277e+05|         8|        1|  65536|       yes|           -|       -|          -|          -|    -|
    | o loop_0                         |       -|   3.65|   655104|  3.335e+06|      2559|        -|    256|        no|           -|       -|          -|          -|    -|
    |  + main_Pipeline_loop_1          |  Timing|  -1.44|     2554|  1.300e+04|         -|     2554|      -|        no|           -|       -|  118 (~0%)|  163 (~0%)|    -|
    |   o loop_1                       |      II|   3.65|     2552|  1.299e+04|        13|       10|    255|       yes|           -|       -|          -|          -|    -|
    | o loop_0                         |       -|   3.65|   655104|  3.335e+06|      2559|        -|    256|        no|           -|       -|          -|          -|    -|
    |  + main_Pipeline_loop_11         |  Timing|  -1.44|     2554|  1.300e+04|         -|     2554|      -|        no|           -|       -|  118 (~0%)|  163 (~0%)|    -|
    |   o loop_1                       |      II|   3.65|     2552|  1.299e+04|        13|       10|    255|       yes|           -|       -|          -|          -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+-----+-----------+---------+
| Name                                | DSP | Pragma | Variable | Op  | Impl      | Latency |
+-------------------------------------+-----+--------+----------+-----+-----------+---------+
| + main                              | 4   |        |          |     |           |         |
|   add_ln33_fu_187_p2                |     |        | add_ln33 | add | fabric    | 0       |
|   mac_muladd_9ns_9ns_3ns_16_4_1_U21 | 1   |        | mul_ln38 | mul | dsp_slice | 3       |
|   mac_muladd_9ns_9ns_3ns_16_4_1_U21 | 1   |        | add_ln38 | add | dsp_slice | 3       |
|   add_ln39_fu_202_p2                |     |        | add_ln39 | add | fabric    | 0       |
|   add_ln12_fu_255_p2                |     |        | add_ln12 | add | fabric    | 0       |
|   mac_muladd_9ns_9ns_3ns_16_4_1_U22 | 1   |        | mul_ln17 | mul | dsp_slice | 3       |
|   mac_muladd_9ns_9ns_3ns_16_4_1_U22 | 1   |        | add_ln17 | add | dsp_slice | 3       |
|   add_ln18_fu_270_p2                |     |        | add_ln18 | add | fabric    | 0       |
|  + main_Pipeline_VITIS_LOOP_24_1    | 0   |        |          |     |           |         |
|    add_ln24_fu_94_p2                |     |        | add_ln24 | add | fabric    | 0       |
|  + main_Pipeline_loop_1             | 0   |        |          |     |           |         |
|    add_ln36_fu_121_p2               |     |        | add_ln36 | add | fabric    | 0       |
|  + main_Pipeline_VITIS_LOOP_46_2    | 0   |        |          |     |           |         |
|    add_ln46_fu_108_p2               |     |        | add_ln46 | add | fabric    | 0       |
|    check_1_fu_208_p2                |     |        | check_1  | add | fabric    | 0       |
|  + main_Pipeline_loop_11            | 0   |        |          |     |           |         |
|    add_ln15_fu_121_p2               |     |        | add_ln15 | add | fabric    | 0       |
+-------------------------------------+-----+--------+----------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
+------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name       | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|            |              |      |      |      |        |          |      |         | Banks            |
+------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + main     |              |      | 384  | 0    |        |          |      |         |                  |
|   array_U  | ram_1p array |      | 128  |      |        | array    | auto | 1       | 32, 65536, 1     |
|   result_U | ram_1p array |      | 128  |      |        | result   | auto | 1       | 32, 65536, 1     |
|   gold_U   | ram_1p array |      | 128  |      |        | gold     | auto | 1       | 32, 65536, 1     |
+------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

