{
	"class" : {
		"deviceId" : "LC 8/23/2008 17:11",
		"initialize" : "LC 8/24/2008 15:41",
		"initializeSDCommands" : "LC 8/24/2008 20:03",
		"installOn:" : "gera 8/25/2008 08:23",
		"onPCIEntry:" : "LC 8/24/2008 12:49",
		"vendorId" : "LC 8/23/2008 17:11" },
	"instance" : {
		"blockSizeRegister" : "gera 8/30/2008 15:49",
		"canIssueCommand" : "LC 8/24/2008 15:54",
		"canIssueDATCommand" : "LC 8/23/2008 17:43",
		"canWriteData" : "LC 8/23/2008 17:36",
		"capabilitiesRegister" : "LC 8/24/2008 14:40",
		"cardDetectPinLevel" : "LC 8/23/2008 17:31",
		"checkCardPresent" : "LC 8/24/2008 14:57",
		"clearCardInsertionInterrupt" : "LC 8/24/2008 13:54",
		"clearCardRemovalInterrupt" : "LC 8/24/2008 13:55",
		"clearCommandCompleteInterrupt" : "LC 8/24/2008 16:04",
		"clockControlRegister" : "gera 8/30/2008 16:12",
		"enableBlockGapInterrupt" : "LC 8/24/2008 13:43",
		"enableBufferReadyInterrupt" : "LC 8/24/2008 13:43",
		"enableBufferWriteReadyInterrupt" : "LC 8/24/2008 13:43",
		"enableCardInsertionInterrupt" : "LC 8/24/2008 14:01",
		"enableCardInsertionInterruptStatus" : "LC 8/24/2008 13:57",
		"enableCardInterrupt" : "LC 8/24/2008 14:14",
		"enableCardInterruptStatus" : "LC 8/24/2008 14:14",
		"enableCardRemovalInterrupt" : "LC 8/24/2008 14:02",
		"enableCardRemovalInterruptStatus" : "LC 8/24/2008 14:01",
		"enableCommandCompleteInterrupt" : "LC 8/24/2008 16:01",
		"enableCommandCompleteInterruptStatus" : "LC 8/24/2008 16:02",
		"enableDMAInterrupt" : "LC 8/24/2008 13:44",
		"enableErrorInterrupt" : "LC 8/24/2008 17:37",
		"enableInterrupts" : "LC 8/24/2008 17:33",
		"enableTransferCompleteInterrupt" : "LC 8/24/2008 13:44",
		"errorInterruptEnableRegister" : "gera 8/30/2008 15:49",
		"errorInterruptStatus" : "gera 8/30/2008 15:49",
		"errorInterruptStatusEnableRegister" : "gera 8/30/2008 15:46",
		"getCardID" : "gera 11/21/2009 11:40",
		"getRelativeAddress" : "gera 11/21/2009 11:41",
		"handleIRQ" : "LC 8/24/2008 16:04",
		"hasBlockGapInterrupt" : "LC 8/24/2008 12:28",
		"hasBufferReadReadyInterrupt" : "LC 8/24/2008 12:27",
		"hasBufferWriteReadyInterrupt" : "LC 8/24/2008 12:27",
		"hasCardInsertionInterrupt" : "LC 8/24/2008 12:26",
		"hasCardRemovalInterrupt" : "LC 8/24/2008 12:25",
		"hasCommandCompleteInterrupt" : "LC 8/24/2008 12:28",
		"hasDMAInterrupt" : "LC 8/24/2008 12:27",
		"hasErrorInterrupt" : "LC 8/24/2008 17:25",
		"hasReadableData" : "LC 8/23/2008 17:34",
		"hasTransferCompleteInterrupt" : "LC 8/24/2008 12:28",
		"interruptEnableRegister" : "gera 8/30/2008 15:50",
		"interruptStatus" : "gera 8/30/2008 15:46",
		"interruptStatusEnableRegister" : "gera 8/30/2008 15:50",
		"isCardInserted" : "LC 8/23/2008 17:26",
		"isCardPresent" : "LC 8/23/2008 17:21",
		"isDATLineActive" : "LC 8/23/2008 17:39",
		"isReadingData" : "LC 8/23/2008 17:38",
		"isStateStable" : "LC 8/23/2008 17:24",
		"isWriteProtected" : "LC 8/23/2008 17:19",
		"isWritingData" : "LC 8/23/2008 17:38",
		"lineSignalLevel" : "LC 8/23/2008 17:18",
		"presentState" : "LC 8/23/2008 18:05",
		"readResponse" : "LC 8/24/2008 16:31",
		"reportStatus" : "LC 8/24/2008 14:36",
		"responseRegister" : "LC 8/24/2008 16:06",
		"sendCommand:" : "LC 8/24/2008 21:20",
		"sendCommand:with:" : "gera 8/30/2008 15:52",
		"setClockControlRegisterBit:" : "gera 8/30/2008 16:13",
		"setErrorInterruptEnableBit:" : "LC 8/24/2008 17:31",
		"setErrorInterruptStatusEnableBit:" : "LC 8/24/2008 17:29",
		"setInterruptEnableBit:" : "LC 8/24/2008 13:42",
		"setInterruptStatusBit:" : "LC 8/24/2008 13:52",
		"setInterruptStatusEnableBit:" : "LC 8/24/2008 12:42",
		"supportsHighSpeed" : "LC 8/24/2008 14:41",
		"testCapabilitiesBit:" : "LC 8/24/2008 14:41",
		"testErrorInterruptStatusBit:" : "LC 8/24/2008 17:40",
		"testInterruptStatusBit:" : "LC 8/24/2008 14:28",
		"testPresentStateBit:" : "LC 8/23/2008 17:17",
		"waitFor:" : "LC 8/24/2008 16:00",
		"waitForCommandComplete" : "LC 8/24/2008 15:59",
		"waitForCommandSendAllowed" : "LC 8/24/2008 15:59",
		"waitForDATCommandAllowed" : "LC 8/24/2008 15:59" } }
