
*** Running vivado
    with args -log pfm_dynamic_k_kem_dec_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_k_kem_dec_1_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_k_kem_dec_1_0.tcl -notrace
INFO: Dispatch client connection id - 40157
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2691.012 ; gain = 2.992 ; free physical = 57007 ; free virtual = 193782
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/int/xo/ip_repo/xilinx_com_hls_k_kem_dec_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_k_kem_dec_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1807840
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3466.137 ; gain = 304.766 ; free physical = 63108 ; free virtual = 199890
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_k_kem_dec_1_0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_kem_dec_1_0/synth/pfm_dynamic_k_kem_dec_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec.v:12]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_control_s_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_control_s_axi.v:233]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_control_s_axi.v:303]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_control_s_axi' (1#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_fifo' (2#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_decoder' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:712]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_decoder' (3#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:712]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_reg_slice' (4#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_fifo__parameterized0' (4#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_buffer' (5#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_fifo__parameterized1' (5#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_fifo__parameterized2' (5#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_write' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_buffer__parameterized0' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_reg_slice__parameterized0' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_read' (7#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_reg_slice__parameterized1' (7#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_fifo__parameterized3' (7#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemss_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_fifo__parameterized4' (7#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi_throttle' (8#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemss_m_axi' (9#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemss_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_fifo' (10#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_decoder' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:712]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_decoder' (11#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:712]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_reg_slice' (12#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_fifo__parameterized0' (12#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_buffer' (13#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_fifo__parameterized1' (13#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_fifo__parameterized2' (13#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_write' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_buffer__parameterized0' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_reg_slice__parameterized0' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_read' (15#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_reg_slice__parameterized1' (15#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_fifo__parameterized3' (15#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemct_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_fifo__parameterized4' (15#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi_throttle' (16#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemct_m_axi' (17#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemct_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo' (18#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_decoder' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:712]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_decoder' (19#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:712]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_reg_slice' (20#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo__parameterized0' (20#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_buffer' (21#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo__parameterized1' (21#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo__parameterized2' (21#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_write' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_buffer__parameterized0' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_reg_slice__parameterized0' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_read' (23#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_reg_slice__parameterized1' (23#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo__parameterized3' (23#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_fifo__parameterized4' (23#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi_throttle' (24#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_gmemsk_m_axi' (25#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_gmemsk_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_entry_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_entry_proc' (26#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_Block_split12_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_Block_split12_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mul_32s_12ns_32_2_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32s_12ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mul_32s_12ns_32_2_1' (27#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32s_12ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_Block_split12_proc' (28#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_Block_split12_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_readmem_unsigned_char_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_readmem_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_readmem_unsigned_char_Pipeline_readmem' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_readmem_unsigned_char_Pipeline_readmem.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_flow_control_loop_pipe_sequential_init' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_flow_control_loop_pipe_sequential_init' (29#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_readmem_unsigned_char_Pipeline_readmem' (30#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_readmem_unsigned_char_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_readmem_unsigned_char_s' (31#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_readmem_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_Block_split1214_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_Block_split1214_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mul_32s_13ns_32_2_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32s_13ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mul_32s_13ns_32_2_1' (32#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32s_13ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_Block_split1214_proc' (33#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_Block_split1214_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_readmem_unsigned_char_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_readmem_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_readmem_unsigned_char_1_Pipeline_readmem' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_readmem_unsigned_char_1_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_readmem_unsigned_char_1_Pipeline_readmem' (34#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_readmem_unsigned_char_1_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_readmem_unsigned_char_1' (35#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_readmem_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_sk_split' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_sk_split_Pipeline_VITIS_LOOP_268_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_268_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_sk_split_Pipeline_VITIS_LOOP_268_2' (36#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_268_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_sk_split_Pipeline_VITIS_LOOP_272_3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_272_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_sk_split_Pipeline_VITIS_LOOP_272_3' (37#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_272_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_sk_split_Pipeline_VITIS_LOOP_276_4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_276_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_sk_split_Pipeline_VITIS_LOOP_276_4' (38#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_276_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_sk_split_Pipeline_VITIS_LOOP_280_5' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_280_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_sk_split_Pipeline_VITIS_LOOP_280_5' (39#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_280_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_sk_split' (40#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_triple_unsigned_char_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_triple_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_triple_unsigned_char_Pipeline_duplicate' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_triple_unsigned_char_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_triple_unsigned_char_Pipeline_duplicate' (41#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_triple_unsigned_char_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_triple_unsigned_char_s' (42#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_triple_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_decompress' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_decompress.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0' (43#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1' (44#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3' (45#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_decompress_Pipeline_VITIS_LOOP_379_5' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_decompress_Pipeline_VITIS_LOOP_379_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1' (46#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1' (47#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_decompress_Pipeline_VITIS_LOOP_379_5' (48#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_decompress_Pipeline_VITIS_LOOP_379_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_decompress' (49#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_decompress.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_frombytes' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_frombytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_frombytes_Pipeline_VITIS_LOOP_409_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_frombytes_Pipeline_VITIS_LOOP_409_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_frombytes_Pipeline_VITIS_LOOP_409_1' (50#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_frombytes_Pipeline_VITIS_LOOP_409_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_frombytes' (51#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_frombytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_Block_split1220_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_Block_split1220_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_Block_split1220_proc' (52#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_Block_split1220_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_split_short_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_split_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_split_short_Pipeline_stream_split' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_split_short_Pipeline_stream_split.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_split_short_Pipeline_stream_split' (53#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_split_short_Pipeline_stream_split.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_split_short_s' (54#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_split_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_ntt_layer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_ntt_layer_Pipeline_ntt_layer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_Pipeline_ntt_layer.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mul_mul_16s_11s_27_4_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_11s_27_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_11s_27_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2' (55#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_11s_27_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mul_mul_16s_11s_27_4_1' (56#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_11s_27_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mul_mul_16s_13s_16_4_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_13s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_13s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3' (57#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_13s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mul_mul_16s_13s_16_4_1' (58#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_13s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mac_muladd_16s_13s_27s_28_4_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4' (59#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mac_muladd_16s_13s_27s_28_4_1' (60#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_Pipeline_ntt_layer' (61#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_Pipeline_ntt_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer' (62#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_ntt_layer_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_ntt_layer_1_Pipeline_ntt_layer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_1_Pipeline_ntt_layer.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_ntt_layer_1_Pipeline_ntt_layer_zetas46_ROM_AUTO_1R' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_1_Pipeline_ntt_layer_zetas46_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './k_kem_dec_ntt_layer_1_Pipeline_ntt_layer_zetas46_ROM_AUTO_1R.dat' is read successfully [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_1_Pipeline_ntt_layer_zetas46_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_1_Pipeline_ntt_layer_zetas46_ROM_AUTO_1R' (63#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_1_Pipeline_ntt_layer_zetas46_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mul_mul_16s_12s_28_4_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_12s_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_12s_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5' (64#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_12s_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mul_mul_16s_12s_28_4_1' (65#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_12s_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mac_muladd_16s_13s_28s_29_4_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6' (66#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_mac_muladd_16s_13s_28s_29_4_1' (67#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_1_Pipeline_ntt_layer' (68#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_1_Pipeline_ntt_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_1' (69#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_ntt_layer_2' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_ntt_layer_2_Pipeline_ntt_layer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_2_Pipeline_ntt_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_2_Pipeline_ntt_layer' (70#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_2_Pipeline_ntt_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_2' (71#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_ntt_layer_3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_ntt_layer_3_Pipeline_ntt_layer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_3_Pipeline_ntt_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_3_Pipeline_ntt_layer' (72#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_3_Pipeline_ntt_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_3' (73#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_dec_ntt_layer_4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_4.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_4_Pipeline_ntt_layer' (74#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_4_Pipeline_ntt_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_4' (75#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_dec_ntt_layer_5_Pipeline_ntt_layer' (76#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_ntt_layer_5_Pipeline_ntt_layer.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-3876] $readmem data file './k_kem_dec_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.dat' is read successfully [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v:22]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-7129] Port m_axi_gmemss_AWREADY in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_ARREADY in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RVALID in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[7] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[6] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[5] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[4] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[3] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[2] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[1] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[0] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RLAST in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RID[0] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[10] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[9] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[8] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[7] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[6] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[5] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[4] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[3] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[2] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[1] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[0] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RUSER[0] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RRESP[1] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RRESP[0] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_BVALID in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_BRESP[1] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_BRESP[0] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_BID[0] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_BUSER[0] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[63] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[62] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[61] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[60] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[59] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[58] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[57] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[56] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[55] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[54] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[53] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[52] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[51] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[50] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[49] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[48] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[47] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[46] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[45] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[44] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[43] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[42] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[41] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[40] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[39] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[38] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[37] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[36] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[35] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[34] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[33] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[32] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[31] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[30] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[29] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[28] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[27] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[26] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[25] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[24] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[23] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[22] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[21] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[20] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[19] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[18] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[17] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[16] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[15] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[14] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[13] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[12] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[11] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[10] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[9] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[8] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[7] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[6] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[5] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[4] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[3] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[2] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[1] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[0] in module k_kem_dec_writemem_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_ARREADY in module k_kem_dec_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RVALID in module k_kem_dec_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[7] in module k_kem_dec_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[6] in module k_kem_dec_writemem is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 3953.199 ; gain = 791.828 ; free physical = 63425 ; free virtual = 200215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 3965.074 ; gain = 803.703 ; free physical = 70719 ; free virtual = 207506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 3965.074 ; gain = 803.703 ; free physical = 70719 ; free virtual = 207506
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3983.738 ; gain = 0.000 ; free physical = 71637 ; free virtual = 208431
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_kem_dec_1_0/constraints/k_kem_dec_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_kem_dec_1_0/constraints/k_kem_dec_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_kem_dec_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_kem_dec_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4388.004 ; gain = 0.000 ; free physical = 81117 ; free virtual = 218058
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4446.879 ; gain = 58.875 ; free physical = 83412 ; free virtual = 220381
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:51 . Memory (MB): peak = 4446.879 ; gain = 1285.508 ; free physical = 82886 ; free virtual = 220014
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'k_kem_dec_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'k_kem_dec_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_dec_gmemss_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_dec_gmemss_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_dec_gmemss_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_dec_gmemct_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_dec_gmemct_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_dec_gmemct_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_dec_gmemsk_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_dec_gmemsk_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_dec_gmemsk_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_1_reg_110_reg' and it is trimmed from '11' to '10' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_repeat_Pipeline_VITIS_LOOP_979_2.v:151]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Common 17-14] Message 'Synth 8-4490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'k_kem_dec_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'k_kem_dec_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_dec_gmemss_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_kem_dec_gmemss_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_dec_gmemss_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_dec_gmemss_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_dec_gmemct_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_kem_dec_gmemct_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_dec_gmemct_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_dec_gmemct_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_dec_gmemsk_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_kem_dec_gmemsk_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_dec_gmemsk_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_dec_gmemsk_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_dec_basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3_tmbkb:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_dec_repeat_r_tmp_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6904] The RAM "k_kem_dec_fifo_w64_d100_A_ram:/mem_reg" of size (depth=99 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_kem_dec_fifo_w32_d100_A_ram:/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "k_kem_dec_fifo_w8_d6144_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_kem_dec_fifo_w8_d200_A_ram:/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "k_kem_dec_fifo_w8_d6272_A_ram:/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "k_kem_dec_fifo_w8_d18816_A_ram:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 8 for RAM "k_kem_dec_fifo_w8_d18816_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_dec_fifo_w16_d1000_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_dec_fifo_w16_d2000_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_dec_fifo_w16_d2048_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_kem_dec_fifo_w16_d128_A_ram:/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_dec_fifo_w16_d512_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_kem_dec_fifo_w16_d200_A_ram:/mem_reg" of size (depth=199 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_kem_dec_fifo_w264_d4_A_ram:/mem_reg" of size (depth=3 x width=264) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "k_kem_dec_fifo_w8_d768_A_ram:/mem_reg"
INFO: [Synth 8-6793] RAM ("k_kem_dec_fifo_w16_d7680_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("k_kem_dec_fifo_w16_d7680_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "k_kem_dec_fifo_w16_d7680_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "k_kem_dec_fifo_w16_d7680_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "k_kem_dec_fifo_w16_d7680_A_ram:/mem_reg"
INFO: [Synth 8-6793] RAM ("k_kem_dec_fifo_w16_d10240_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("k_kem_dec_fifo_w16_d10240_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "k_kem_dec_fifo_w16_d10240_A_ram:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "k_kem_dec_fifo_w16_d10240_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "k_kem_dec_fifo_w16_d10240_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "k_kem_dec_fifo_w16_d10240_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "k_kem_dec_fifo_w16_d10240_A_ram:/mem_reg"
INFO: [Synth 8-6793] RAM ("k_kem_dec_fifo_w16_d6144_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("k_kem_dec_fifo_w16_d6144_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "k_kem_dec_fifo_w16_d6144_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "k_kem_dec_fifo_w16_d6144_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "k_kem_dec_fifo_w16_d6144_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_kem_dec_fifo_w25_d100_A_ram:/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_kem_dec_fifo_w16_d256_A_ram:/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_dec_fifo_w16_d1568_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_kem_dec_fifo_w32_d200_A_ram:/mem_reg" of size (depth=199 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:02:12 . Memory (MB): peak = 4458.801 ; gain = 1297.430 ; free physical = 78970 ; free virtual = 216117
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/mul_mul_16s_16s_32_4_1_U226' (k_kem_dec_mul_mul_16s_16s_32_4_1) to 'inst/basemul_montgomery_U0/mul_mul_16s_16s_32_4_1_U227'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/mul_mul_16s_16s_32_4_1_U226' (k_kem_dec_mul_mul_16s_16s_32_4_1) to 'inst/basemul_montgomery_U0/mul_mul_16s_16s_32_4_1_U230'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/mul_mul_16s_16s_32_4_1_U226' (k_kem_dec_mul_mul_16s_16s_32_4_1) to 'inst/basemul_montgomery_U0/mul_mul_16s_16s_32_4_1_U232'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/mul_mul_16s_13s_16_4_1_U231' (k_kem_dec_mul_mul_16s_13s_16_4_1) to 'inst/basemul_montgomery_U0/mul_mul_16s_13s_16_4_1_U235'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/mul_mul_16s_13s_16_4_1_U231' (k_kem_dec_mul_mul_16s_13s_16_4_1) to 'inst/basemul_montgomery_U0/mul_mul_16s_13s_16_4_1_U238'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/mul_mul_16s_13s_16_4_1_U231' (k_kem_dec_mul_mul_16s_13s_16_4_1) to 'inst/basemul_montgomery_U0/mul_mul_16s_13s_16_4_1_U240'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_1_U0/mul_mul_16s_16s_32_4_1_U1233' (k_kem_dec_mul_mul_16s_16s_32_4_1) to 'inst/basemul_montgomery_1_U0/mul_mul_16s_16s_32_4_1_U1234'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_1_U0/mul_mul_16s_16s_32_4_1_U1233' (k_kem_dec_mul_mul_16s_16s_32_4_1) to 'inst/basemul_montgomery_1_U0/mul_mul_16s_16s_32_4_1_U1237'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_1_U0/mul_mul_16s_16s_32_4_1_U1233' (k_kem_dec_mul_mul_16s_16s_32_4_1) to 'inst/basemul_montgomery_1_U0/mul_mul_16s_16s_32_4_1_U1239'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_1_U0/mul_mul_16s_13s_16_4_1_U1238' (k_kem_dec_mul_mul_16s_13s_16_4_1) to 'inst/basemul_montgomery_1_U0/mul_mul_16s_13s_16_4_1_U1242'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_1_U0/mul_mul_16s_13s_16_4_1_U1238' (k_kem_dec_mul_mul_16s_13s_16_4_1) to 'inst/basemul_montgomery_1_U0/mul_mul_16s_13s_16_4_1_U1245'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_1_U0/mul_mul_16s_13s_16_4_1_U1238' (k_kem_dec_mul_mul_16s_13s_16_4_1) to 'inst/basemul_montgomery_1_U0/mul_mul_16s_13s_16_4_1_U1247'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 13    
	   2 Input   52 Bit       Adders := 6     
	   2 Input   50 Bit       Adders := 8     
	   2 Input   42 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 87    
	   2 Input   31 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 3     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   22 Bit       Adders := 10    
	   2 Input   20 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 10    
	   2 Input   16 Bit       Adders := 47    
	   3 Input   16 Bit       Adders := 30    
	   2 Input   15 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 13    
	   2 Input   13 Bit       Adders := 15    
	   2 Input   12 Bit       Adders := 13    
	   2 Input   11 Bit       Adders := 18    
	   3 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 14    
	   2 Input    9 Bit       Adders := 45    
	   2 Input    8 Bit       Adders := 189   
	   2 Input    7 Bit       Adders := 288   
	   2 Input    6 Bit       Adders := 21    
	   2 Input    5 Bit       Adders := 13    
	   2 Input    4 Bit       Adders := 17    
	   2 Input    3 Bit       Adders := 17    
	   3 Input    3 Bit       Adders := 14    
	   4 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 58    
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 330   
	   5 Input     64 Bit         XORs := 20    
	   2 Input      9 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 43    
+---Registers : 
	              264 Bit    Registers := 1     
	              256 Bit    Registers := 3     
	               96 Bit    Registers := 18    
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 10    
	               64 Bit    Registers := 572   
	               63 Bit    Registers := 4     
	               62 Bit    Registers := 8     
	               61 Bit    Registers := 8     
	               58 Bit    Registers := 4     
	               56 Bit    Registers := 8     
	               55 Bit    Registers := 4     
	               54 Bit    Registers := 4     
	               52 Bit    Registers := 6     
	               50 Bit    Registers := 4     
	               49 Bit    Registers := 12    
	               48 Bit    Registers := 32    
	               46 Bit    Registers := 4     
	               45 Bit    Registers := 4     
	               44 Bit    Registers := 8     
	               43 Bit    Registers := 10    
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 4     
	               39 Bit    Registers := 8     
	               37 Bit    Registers := 7     
	               36 Bit    Registers := 8     
	               35 Bit    Registers := 9     
	               32 Bit    Registers := 241   
	               31 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 3     
	               28 Bit    Registers := 104   
	               27 Bit    Registers := 11    
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 35    
	               24 Bit    Registers := 8     
	               23 Bit    Registers := 19    
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 114   
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 402   
	               15 Bit    Registers := 9     
	               14 Bit    Registers := 15    
	               13 Bit    Registers := 71    
	               12 Bit    Registers := 83    
	               11 Bit    Registers := 22    
	               10 Bit    Registers := 37    
	                9 Bit    Registers := 62    
	                8 Bit    Registers := 560   
	                7 Bit    Registers := 307   
	                6 Bit    Registers := 38    
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 105   
	                2 Bit    Registers := 156   
	                1 Bit    Registers := 2410  
+---Multipliers : 
	              32x34  Multipliers := 8     
	              12x32  Multipliers := 1     
	              13x32  Multipliers := 1     
	              14x32  Multipliers := 1     
+---RAMs : 
	             159K Bit	(10239 X 16 bit)          RAMs := 2     
	             146K Bit	(18815 X 8 bit)          RAMs := 1     
	             119K Bit	(7679 X 16 bit)          RAMs := 1     
	              95K Bit	(6143 X 16 bit)          RAMs := 1     
	              48K Bit	(6271 X 8 bit)          RAMs := 3     
	              47K Bit	(6143 X 8 bit)          RAMs := 2     
	              31K Bit	(1999 X 16 bit)          RAMs := 1     
	              31K Bit	(2047 X 16 bit)          RAMs := 1     
	              24K Bit	(1567 X 16 bit)          RAMs := 1     
	              16K Bit	(1024 X 16 bit)          RAMs := 1     
	              15K Bit	(999 X 16 bit)          RAMs := 2     
	               8K Bit	(256 X 35 bit)          RAMs := 3     
	               7K Bit	(511 X 16 bit)          RAMs := 6     
	               6K Bit	(199 X 32 bit)          RAMs := 1     
	               6K Bit	(99 X 64 bit)          RAMs := 1     
	               5K Bit	(767 X 8 bit)          RAMs := 1     
	               4K Bit	(256 X 16 bit)          RAMs := 2     
	               3K Bit	(99 X 32 bit)          RAMs := 54    
	               3K Bit	(255 X 16 bit)          RAMs := 1     
	               3K Bit	(199 X 16 bit)          RAMs := 1     
	               2K Bit	(99 X 25 bit)          RAMs := 6     
	               2K Bit	(256 X 9 bit)          RAMs := 3     
	               1K Bit	(127 X 16 bit)          RAMs := 70    
	               1K Bit	(199 X 8 bit)          RAMs := 9     
	              792 Bit	(3 X 264 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 28    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 6     
	   2 Input   73 Bit        Muxes := 4     
	  74 Input   73 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 5     
	  73 Input   72 Bit        Muxes := 1     
	  25 Input   64 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 872   
	   2 Input   52 Bit        Muxes := 6     
	   2 Input   35 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 36    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 5     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 66    
	   2 Input   15 Bit        Muxes := 8     
	   2 Input   14 Bit        Muxes := 10    
	   2 Input   13 Bit        Muxes := 30    
	   2 Input   12 Bit        Muxes := 9     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 25    
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 29    
	   2 Input    9 Bit        Muxes := 48    
	   2 Input    8 Bit        Muxes := 1306  
	  32 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 280   
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 25    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 17    
	   3 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 63    
	   3 Input    4 Bit        Muxes := 4     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 58    
	   2 Input    3 Bit        Muxes := 40    
	   3 Input    3 Bit        Muxes := 7     
	   4 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 513   
	   4 Input    2 Bit        Muxes := 29    
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 14    
	   3 Input    2 Bit        Muxes := 102   
	   2 Input    1 Bit        Muxes := 2141  
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1269_45_reg_631_reg' and it is trimmed from '32' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_basemul_montgomery.v:1075]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1269_52_reg_655_reg' and it is trimmed from '32' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_basemul_montgomery.v:1082]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1269_44_reg_625_reg' and it is trimmed from '32' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_basemul_montgomery.v:1074]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1269_51_reg_649_reg' and it is trimmed from '32' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_basemul_montgomery.v:1081]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_reg_683_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U243/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register z_reg_778_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_12s_28_4_1_U250/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U252/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U252/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U252/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U252/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U252/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U252/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U252/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U252/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U252/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U252/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register pr_10_reg_844_pp0_iter4_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U254/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_11_reg_661_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register sext_ln1269_45_reg_631_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U237/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U237/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U237/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U237/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U237/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U237/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U237/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U237/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U237/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U237/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_13_reg_703_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U245/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register sext_ln1269_44_reg_625_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U236/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U236/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U236/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U236/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U236/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U236/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U236/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U236/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U236/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U236/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_12_reg_693_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U244/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_14_reg_728_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U247/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_12s_28_4_1_U251/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U253/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U253/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U253/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U253/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U253/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U253/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U253/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U253/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U253/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U253/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register pr_15_reg_854_pp0_iter5_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U255/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_16_reg_713_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register sext_ln1269_52_reg_655_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U242/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U242/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U242/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U242/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U242/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U242/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U242/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U242/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U242/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U242/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_18_reg_748_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U249/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register sext_ln1269_51_reg_649_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U241/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U241/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U241/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U231/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U241/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U241/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U241/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U241/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U241/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U241/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U241/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_17_reg_738_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U239/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U248/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'packn_read_reg_69_reg' and it is trimmed from '32' to '24' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sub_reduce.v:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg' and it is trimmed from '38' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_18s_19ns_38_4_1.v:23]
DSP Report: Generating DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg, operation Mode is: ((A:0x4ebee)'*B2)'.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/a_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp0 is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U421/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: Generating DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg, operation Mode is: ((A:0x4ebee)'*B2)'.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/a_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp0 is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U422/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: Generating DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg, operation Mode is: ((A:0x4ebee)'*B2)'.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/a_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp0 is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U423/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: Generating DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg, operation Mode is: ((A:0x4ebee)'*B2)'.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/a_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp0 is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U424/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: Generating DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg, operation Mode is: ((A:0x4ebee)'*B2)'.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/a_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp0 is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U425/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: Generating DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg, operation Mode is: ((A:0x4ebee)'*B2)'.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/a_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp0 is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U426/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: Generating DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg, operation Mode is: ((A:0x4ebee)'*B2)'.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/a_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp0 is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U427/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: Generating DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg, operation Mode is: ((A:0x4ebee)'*B2)'.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/a_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: register grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp_reg is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
DSP Report: operator grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_tmp0 is absorbed into DSP grp_tomsg_Pipeline_VITIS_LOOP_433_1_fu_62/mul_mul_18s_19ns_38_4_1_U428/k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "inst/i_121_3/packn_c176_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_121_3/packn_c193_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_121_3/packn_c_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_121_3/s_fail_U/U_k_kem_dec_fifo_w32_d200_A_ram/mem_reg" of size (depth=199 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_121_3/s_d_basemul_out_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/packn_c176_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/packn_c193_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/packn_c_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_fail_U/U_k_kem_dec_fifo_w32_d200_A_ram/mem_reg" of size (depth=199 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_d_basemul_out_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/s_d_ntt_red_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/s_d_ntt_red_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg"
WARNING: [Synth 8-3936] Found unconnected internal register 'i_24_reg_296_reg' and it is trimmed from '6' to '5' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_rkprf_Pipeline_VITIS_LOOP_673_3.v:222]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A2*(B:0x3fd0a)')'.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U626/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U627/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/pr_reg_207_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/m is absorbed into DSP grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U628/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U640/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U641/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U642/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U654/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U655/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U656/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U668/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U669/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U670/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U682/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U683/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U684/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U696/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U697/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U698/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U710/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U711/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U712/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U733/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/tmp_reg_137_pp0_iter5_reg_reg is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U734/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_repeat_Pipeline_VITIS_LOOP_983_3_VITIS_LOOP_984_4_fu_75/ap_CS_fsm_reg[0:0]' into 'grp_repeat_Pipeline_VITIS_LOOP_979_2_fu_66/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_repeat_Pipeline_VITIS_LOOP_983_3_VITIS_LOOP_984_4.v:102]
DSP Report: Generating DSP mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*(B:0x5a1)')'.
DSP Report: register mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_11ns_28_4_1_U1398/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U1399/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register pr_reg_170_pp0_iter8_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1400/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-7124] RAM ("s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
RAM ("s_ntt_red_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "s_ntt_red_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg"
RAM ("s_ntt_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "s_ntt_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg"
RAM ("s_inv_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "s_inv_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg"
RAM ("repeat_U0/tmp_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "repeat_U0/tmp_U/ram_reg"
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32ns_34ns_49_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32ns_34ns_49_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32ns_34ns_49_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32ns_34ns_49_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32ns_34ns_49_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32ns_34ns_49_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32ns_34ns_49_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_32ns_34ns_49_2_1.v:24]
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product, operation Mode is: (A:0x17681)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product, operation Mode is: A*(B:0x17681).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product, operation Mode is: (A:0x17681)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product, operation Mode is: A*(B:0x17681).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product, operation Mode is: (A:0x17681)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product, operation Mode is: A*(B:0x17681).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1442/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product, operation Mode is: (A:0x17681)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product, operation Mode is: A*(B:0x17681).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1443/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product, operation Mode is: (A:0x17681)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product, operation Mode is: A*(B:0x17681).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1441/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product, operation Mode is: (A:0x17681)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product, operation Mode is: A*(B:0x17681).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1439/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product, operation Mode is: (A:0x17681)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product, operation Mode is: A*(B:0x17681).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1440/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product, operation Mode is: (A:0x17681)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product, operation Mode is: A*(B:0x17681).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1438/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1434/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1433/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1432/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1431/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1430/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1429/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1428/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg.
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product.
DSP Report: Generating DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg.
DSP Report: operator grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/tmp_product is absorbed into DSP grp_compress_Pipeline_VITIS_LOOP_1422_2_VITIS_LOOP_1423_3_fu_60/mul_27ns_29ns_50_2_1_U1427/dout_reg.
INFO: [Synth 8-4471] merging register 'grp_add_reduce_Pipeline_add_reduce_2_fu_74/ap_CS_fsm_reg[0:0]' into 'grp_add_reduce_Pipeline_add_reduce_1_fu_64/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_add_reduce_Pipeline_add_reduce_2.v:192]
DSP Report: Generating DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B'')'.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1415/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/t_reg_164_pp0_iter6_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1416/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B'')'.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1410/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/t_reg_150_pp0_iter6_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1411/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg[15:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg[15:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' into 'mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' into 'mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' into 'mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' into 'mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' into 'mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' into 'mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg[15:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg[15:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/a_reg_reg[26:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/a_reg_reg[26:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/a_reg_reg[26:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/a_reg_reg[26:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/a_reg_reg[26:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/a_reg_reg[26:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg[44:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg[44:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg[44:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg[44:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:31]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg[44:0]' into 'mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg[44:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1.v:31]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_reg_683_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1250/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register z_reg_778_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_12s_28_4_1_U1257/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U1259/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register pr_1_reg_844_pp0_iter4_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1261/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_2_reg_661_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register sext_ln1269_32_reg_631_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U1236/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U1244/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_4_reg_703_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1252/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register sext_ln1269_31_reg_625_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U1235/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U1243/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_3_reg_693_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1251/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_5_reg_728_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1254/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_12s_28_4_1_U1258/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U1260/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register pr_6_reg_854_pp0_iter5_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_13s_28s_29_4_1_U1262/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_7_reg_713_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1253/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register sext_ln1269_39_reg_655_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U1241/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U1249/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_9_reg_748_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1256/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register sext_ln1269_38_reg_649_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1233/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U1240/k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1238/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_13s_16_4_1_U1248/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register pr_8_reg_738_pp0_iter2_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1246/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/m is absorbed into DSP mac_muladd_16s_13s_32s_32_4_1_U1255/k_kem_dec_mac_muladd_16s_13s_32s_32_4_1_DSP48_10_U/p_reg_reg.
INFO: [Synth 8-7124] RAM ("s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg"
RAM ("basemul_add_1_U0/tmp_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "basemul_add_1_U0/tmp_U/ram_reg"
INFO: [Synth 8-7124] RAM ("s_b_U/U_k_kem_dec_fifo_w16_d1568_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "s_b_U/U_k_kem_dec_fifo_w16_d1568_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_cmp_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "s_cmp_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg"
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[47]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[46]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[45]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[44]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[43]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[42]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[41]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[40]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[39]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[38]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[37]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[36]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[35]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[34]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[33]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[32]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[31]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[30]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[29]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[28]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[27]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[26]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[25]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[24]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[23]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[22]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[21]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[20]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[19]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[18]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[17]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[47]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[46]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[45]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[44]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[43]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[42]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[41]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[40]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[39]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[38]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[37]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[36]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[35]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[34]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[33]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[32]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[31]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[30]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[29]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[28]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[27]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[26]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[25]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[24]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[23]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[22]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[21]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[20]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[19]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[18]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[17]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[15]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[14]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[13]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[12]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[11]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[10]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[9]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[8]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[7]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[6]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[5]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[4]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[3]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[2]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[1]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1444/dout_reg[0]__0) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg[47]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg[46]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg[45]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg[44]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg[43]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg[42]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg[41]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg[40]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg[39]) is unused and will be removed from module k_kem_dec_compress.
WARNING: [Synth 8-3332] Sequential element (grp_compress_Pipeline_VITIS_LOOP_1504_5_fu_68/mul_32ns_34ns_49_2_1_U1445/dout_reg[38]) is unused and will be removed from module k_kem_dec_compress.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "shl_ln1849_loc_c230_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_0_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_0_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c204_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_1_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_1_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c205_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_2_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_2_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c206_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_3_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_3_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c207_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_4_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_4_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c208_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_5_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_d_nttl_5_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '17' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1.v:30]
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x400)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U62/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x400)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U61/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x400)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U60/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x400)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U59/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x400)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U58/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x400)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U57/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x400)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U56/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x400)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_311_2_VITIS_LOOP_312_3_fu_62/mac_muladd_11ns_12ns_11ns_23_4_1_U55/k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x10)+(A''*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U73/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x10)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U72/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x10)+(A''*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U71/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x10)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U70/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x10)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U69/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x10)+(A''*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U68/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x10)+(A2*(B:0xd01)')'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U67/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x10)+((A:0xd01)'*B2)'.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/m is absorbed into DSP grp_decompress_Pipeline_VITIS_LOOP_379_5_fu_70/mac_muladd_5ns_12ns_5ns_17_4_1_U66/k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1.v:38]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A2*(B:0x3fd0a)')'.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_11s_27_4_1_U99/k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mul_mul_16s_13s_16_4_1_U100/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/pr_reg_207_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/m is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_54/mac_muladd_16s_13s_27s_28_4_1_U101/k_kem_dec_mac_muladd_16s_13s_27s_28_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U116/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U117/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U118/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_16s_15ns_26ns_31_4_1_U212/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_48/tmp_reg_137_pp0_iter5_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_48/mac_muladd_5s_13s_16s_16_4_1_U213/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U189/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U190/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U191/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U175/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U176/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U177/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U161/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U162/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U163/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U147/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U148/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U149/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U133/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U134/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U135/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
RAM ("s_d_ntt_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "s_d_ntt_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg"
RAM ("s_sub_U/U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "s_sub_U/U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg"
INFO: [Synth 8-5784] Optimized 4 bits of RAM "U_k_kem_dec_fifo_w16_d2000_A_ram/mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-7124] RAM ("s_d_v_U/U_k_kem_dec_fifo_w16_d2000_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "s_d_v_U/U_k_kem_dec_fifo_w16_d2000_A_ram/mem_reg"
INFO: [Synth 8-5784] Optimized 4 bits of RAM "U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
RAM ("s_d_b_U/U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg") is too shallow (depth = 999) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "s_d_b_U/U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg"
RAM ("basemul_add_U0/grp_basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3_fu_52/tmp_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "basemul_add_U0/grp_basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3_fu_52/tmp_U/ram_reg"
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1849_loc_c231_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module extram__97 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1849_loc_c231_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__97 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1849_loc_c231_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module extram__97 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1849_loc_c230_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg_0_63_0_6 from module extram__38 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1849_loc_c230_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__38 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance shl_ln1849_loc_c230_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg_64_127_0_6 from module extram__38 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance s_d_nttl_7_1_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg_0_63_14_15 from module extram__93 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance s_d_nttl_7_1_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg_64_127_14_15 from module extram__93 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance s_d_nttl_7_0_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg_0_63_14_15 from module extram__95 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance s_d_nttl_7_0_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg_64_127_14_15 from module extram__95 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance s_d_nttl_7_1_U/i_116_0/i_116_0/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg_0_63_14_15 from module extram__93 due to constant propagation
DSP Report: Generating DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg, operation Mode is: (A2*(B:0x5a1)')'.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/a_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_tmp_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg.
DSP Report: operator grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_tmp0 is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U401/k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11_U/p_reg_reg.
DSP Report: Generating DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U402/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/pr_reg_158_pp0_iter8_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U403/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U378/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U380/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/pr_reg_381_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U381/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U377/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/sum_reg_356_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U379/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U362/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U364/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U365/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U361/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U363/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U346/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U348/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U349/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U345/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U347/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U330/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U332/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/pr_reg_381_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U333/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U329/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/sum_reg_356_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U331/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U314/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U316/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/pr_reg_381_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U317/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U313/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/sum_reg_356_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U315/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U298/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U300/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U301/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U297/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U299/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U282/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U284/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U285/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U281/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U283/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
RAM ("s_d_inv_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "s_d_inv_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "s_ss_U/U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_7_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_7_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_6_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_6_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_5_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_5_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c216_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_4_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_4_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c217_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_3_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_3_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c218_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_2_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_2_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c219_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_1_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_1_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c220_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_0_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_0_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1923_loc_c_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c187_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_buf_sha_U/U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c192_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_kr_ver_U/U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c212_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c214_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1.v:31]
DSP Report: Generating DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_12s_28_4_1_U1376/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mul_mul_16s_13s_16_4_1_U1378/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/pr_reg_381_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_13s_28s_29_4_1_U1379/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_16s_15ns_26ns_31_4_1_U1375/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/sum_reg_356_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/mac_muladd_5s_13s_16s_16_4_1_U1377/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1.v:31]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1360/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1362/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1363/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1359/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1361/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1344/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1346/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1347/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1343/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1345/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1328/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1330/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/pr_reg_381_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1331/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1327/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/sum_reg_356_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1329/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1312/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1314/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/pr_reg_381_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1315/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1311/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/sum_reg_356_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1313/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1296/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1298/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1299/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1295/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1297/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1.v:30]
DSP Report: Generating DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U1280/k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U1282/k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U1283/k_kem_dec_mac_muladd_16s_13s_28s_29_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/m is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_16s_15ns_26ns_31_4_1_U1279/k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/mac_muladd_5s_13s_16s_16_4_1_U1281/k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_sk_split_Pipeline_VITIS_LOOP_272_3_fu_98/ap_CS_fsm_reg[0:0]' into 'grp_sk_split_Pipeline_VITIS_LOOP_268_2_fu_90/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_272_3.v:97]
INFO: [Synth 8-4471] merging register 'grp_sk_split_Pipeline_VITIS_LOOP_276_4_fu_106/ap_CS_fsm_reg[0:0]' into 'grp_sk_split_Pipeline_VITIS_LOOP_268_2_fu_90/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_276_4.v:97]
INFO: [Synth 8-4471] merging register 'grp_sk_split_Pipeline_VITIS_LOOP_280_5_fu_114/ap_CS_fsm_reg[0:0]' into 'grp_sk_split_Pipeline_VITIS_LOOP_268_2_fu_90/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/2404/hdl/verilog/k_kem_dec_sk_split_Pipeline_VITIS_LOOP_280_5.v:97]
INFO: [Synth 8-6904] The RAM "s_ss_U/U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_7_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_7_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_6_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_6_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_5_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_5_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c216_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_4_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_4_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c217_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_3_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_3_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c218_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_2_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_2_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c219_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_1_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_1_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1902_cast6_loc_c220_U/U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg" of size (depth=99 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_0_1_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_0_0_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "add_ln1923_loc_c_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
RAM ("s_shake_ep_U/U_k_kem_dec_fifo_w8_d768_A_ram/mem_reg") is too shallow (depth = 767) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "s_shake_ep_U/U_k_kem_dec_fifo_w8_d768_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "packn_c187_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_buf_sha_U/U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c192_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5784] Optimized 4 bits of RAM "U_k_kem_dec_fifo_w16_d2048_A_ram/mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-7124] RAM ("s_skpv_U/U_k_kem_dec_fifo_w16_d2048_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "s_skpv_U/U_k_kem_dec_fifo_w16_d2048_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "s_kr_ver_U/U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("s_d_sk_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "s_d_sk_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "packn_c212_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c214_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "gmemss_m_axi_U/bus_write/buff_wdata/mem_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'gmemss_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'gmemss_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'gmemss_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmemss_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'invntt_layer_8_U0/mul_i_i_reg_86_reg[6]' (FD) to 'invntt_layer_8_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_8_U0/mul_i_i_reg_86_reg[3]' (FD) to 'invntt_layer_8_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_8_U0/mul_i_i_reg_86_reg[4]' (FD) to 'invntt_layer_8_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_8_U0/mul_i_i_reg_86_reg[5]' (FD) to 'invntt_layer_8_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_8_U0/mul_i_i_reg_86_reg[0]' (FD) to 'invntt_layer_8_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_8_U0/mul_i_i_reg_86_reg[1]' (FD) to 'invntt_layer_8_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_9_U0/mul_i_i_reg_86_reg[6]' (FD) to 'invntt_layer_9_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_9_U0/mul_i_i_reg_86_reg[3]' (FD) to 'invntt_layer_9_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_9_U0/mul_i_i_reg_86_reg[4]' (FD) to 'invntt_layer_9_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_9_U0/mul_i_i_reg_86_reg[5]' (FD) to 'invntt_layer_9_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_9_U0/mul_i_i_reg_86_reg[0]' (FD) to 'invntt_layer_9_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_9_U0/mul_i_i_reg_86_reg[1]' (FD) to 'invntt_layer_9_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_10_U0/mul_i_i_reg_86_reg[6]' (FD) to 'invntt_layer_10_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_10_U0/mul_i_i_reg_86_reg[3]' (FD) to 'invntt_layer_10_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_10_U0/mul_i_i_reg_86_reg[4]' (FD) to 'invntt_layer_10_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_10_U0/mul_i_i_reg_86_reg[5]' (FD) to 'invntt_layer_10_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_10_U0/mul_i_i_reg_86_reg[0]' (FD) to 'invntt_layer_10_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_10_U0/mul_i_i_reg_86_reg[1]' (FD) to 'invntt_layer_10_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_11_U0/mul_i_i_reg_86_reg[6]' (FD) to 'invntt_layer_11_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_11_U0/mul_i_i_reg_86_reg[3]' (FD) to 'invntt_layer_11_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_11_U0/mul_i_i_reg_86_reg[4]' (FD) to 'invntt_layer_11_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_11_U0/mul_i_i_reg_86_reg[5]' (FD) to 'invntt_layer_11_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_11_U0/mul_i_i_reg_86_reg[0]' (FD) to 'invntt_layer_11_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_11_U0/mul_i_i_reg_86_reg[1]' (FD) to 'invntt_layer_11_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_12_U0/mul_i_i_reg_86_reg[6]' (FD) to 'invntt_layer_12_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_12_U0/mul_i_i_reg_86_reg[3]' (FD) to 'invntt_layer_12_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_12_U0/mul_i_i_reg_86_reg[4]' (FD) to 'invntt_layer_12_U0/mul_i_i_reg_86_reg[5]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_12_U0/mul_i_i_reg_86_reg[5]' (FD) to 'invntt_layer_12_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_12_U0/mul_i_i_reg_86_reg[0]' (FD) to 'invntt_layer_12_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_12_U0/mul_i_i_reg_86_reg[1]' (FD) to 'invntt_layer_12_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_13_U0/mul_i_i_reg_74_reg[6]' (FD) to 'invntt_layer_13_U0/mul_i_i_reg_74_reg[0]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_13_U0/mul_i_i_reg_74_reg[3]' (FD) to 'invntt_layer_13_U0/mul_i_i_reg_74_reg[0]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_13_U0/mul_i_i_reg_74_reg[4]' (FD) to 'invntt_layer_13_U0/mul_i_i_reg_74_reg[0]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_13_U0/mul_i_i_reg_74_reg[5]' (FD) to 'invntt_layer_13_U0/mul_i_i_reg_74_reg[0]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_13_U0/mul_i_i_reg_74_reg[0]' (FD) to 'invntt_layer_13_U0/mul_i_i_reg_74_reg[1]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_13_U0/mul_i_i_reg_74_reg[1]' (FD) to 'invntt_layer_13_U0/mul_i_i_reg_74_reg[2]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_7_U0/mul_i_i_reg_86_reg[6]' (FD) to 'invntt_layer_7_U0/mul_i_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_7_U0/mul_i_i_reg_86_reg[3]' (FD) to 'invntt_layer_7_U0/mul_i_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_7_U0/mul_i_i_reg_86_reg[4]' (FD) to 'invntt_layer_7_U0/mul_i_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_7_U0/mul_i_i_reg_86_reg[5]' (FD) to 'invntt_layer_7_U0/mul_i_i_reg_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_7_U0/mul_i_i_reg_86_reg[0]' (FD) to 'invntt_layer_7_U0/mul_i_i_reg_86_reg[1]'
INFO: [Synth 8-3886] merging instance 'invntt_layer_7_U0/mul_i_i_reg_86_reg[1]' (FD) to 'invntt_layer_7_U0/mul_i_i_reg_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[0]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[1]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[1]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[2]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[2]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[3]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[3]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[4]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[4]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[5]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[5]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[6]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[6]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[7]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[7]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[8]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[8]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[9]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[9]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[10]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[10]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[11]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[11]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[12]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[12]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[13]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[13]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[14]'
INFO: [Synth 8-3886] merging instance 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[14]' (FDE) to 'merge_short_3_U0/grp_merge_short_3_Pipeline_merge_fu_38/ap_phi_reg_pp0_iter2_t_23_reg_81_reg[15]'
INFO: [Synth 8-3886] merging instance 'Block_split1214_proc_U0/mul_32s_13ns_32_2_1_U16/dout_reg[0]' (FDE) to 'Block_split1214_proc_U0/mul_32s_13ns_32_2_1_U16/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'Block_split1214_proc_U0/mul_32s_13ns_32_2_1_U16/dout_reg[1]' (FDE) to 'Block_split1214_proc_U0/mul_32s_13ns_32_2_1_U16/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'Block_split1214_proc_U0/mul_32s_13ns_32_2_1_U16/dout_reg[2]' (FDE) to 'Block_split1214_proc_U0/mul_32s_13ns_32_2_1_U16/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'Block_split1214_proc_U0/mul_32s_13ns_32_2_1_U16/dout_reg[3]' (FDE) to 'Block_split1214_proc_U0/mul_32s_13ns_32_2_1_U16/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'frombytes_U0/empty_reg_58_reg[6]' (FD) to 'frombytes_U0/empty_reg_58_reg[0]'
INFO: [Synth 8-3886] merging instance 'frombytes_U0/empty_reg_58_reg[7]' (FD) to 'frombytes_U0/empty_reg_58_reg[0]'
INFO: [Synth 8-3886] merging instance 'frombytes_U0/empty_reg_58_reg[8]' (FD) to 'frombytes_U0/empty_reg_58_reg[0]'
INFO: [Synth 8-3886] merging instance 'frombytes_U0/empty_reg_58_reg[3]' (FD) to 'frombytes_U0/empty_reg_58_reg[0]'
INFO: [Synth 8-3886] merging instance 'frombytes_U0/empty_reg_58_reg[4]' (FD) to 'frombytes_U0/empty_reg_58_reg[0]'
INFO: [Synth 8-3886] merging instance 'frombytes_U0/empty_reg_58_reg[5]' (FD) to 'frombytes_U0/empty_reg_58_reg[0]'
INFO: [Synth 8-3886] merging instance 'frombytes_U0/empty_reg_58_reg[0]' (FD) to 'frombytes_U0/empty_reg_58_reg[1]'
INFO: [Synth 8-3886] merging instance 'frombytes_U0/empty_reg_58_reg[1]' (FD) to 'frombytes_U0/empty_reg_58_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'gmemss_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'gmemss_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'gmemss_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[0]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[1]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[2]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[3]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[4]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[5]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[6]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[8]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[8]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[9]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[9]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[13]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[13]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[14]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[14]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[16]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[16]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[17]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[17]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[18]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[18]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[19]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[19]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[20]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[20]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[21]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[21]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[22]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[22]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[23]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[23]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[24]'
INFO: [Synth 8-3886] merging instance 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[24]' (FDE) to 'gmemss_m_axi_U/bus_read/rs_rreq/data_p1_reg[25]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module k_kem_dec_gmemss_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module k_kem_dec_gmemss_m_axi.
INFO: [Synth 8-6904] The RAM "s_ss_mov_U/U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c178_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c189_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-7124] RAM ("s_pkpv_U/U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_pkpv_U/U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "s_pkpv_U/U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg"
WARNING: [Synth 8-7257] Removed RAM (bus_write/buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-7124] RAM ("s_ct_2_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "s_ct_2_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 8 for RAM "s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_ct_0_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "s_ct_0_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_sk_orig_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "s_sk_orig_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg"
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module k_kem_dec_gmemct_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module k_kem_dec_gmemct_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module k_kem_dec_gmemct_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module k_kem_dec_gmemct_m_axi.
WARNING: [Synth 8-7257] Removed RAM (bus_write/buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module k_kem_dec_gmemsk_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module k_kem_dec_gmemsk_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module k_kem_dec_gmemsk_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module k_kem_dec_gmemsk_m_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module k_kem_dec_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module k_kem_dec_control_s_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:19 ; elapsed = 00:05:07 . Memory (MB): peak = 4474.812 ; gain = 1313.441 ; free physical = 74885 ; free virtual = 212467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------+----------------+---------------+----------------+
|Module Name                  | RTL Object     | Depth x Width | Implemented As | 
+-----------------------------+----------------+---------------+----------------+
|k_kem_dec_basemul_montgomery | zetas_U/q0_reg | 128x12        | Block RAM      | 
|k_kem_dec                    | zetas_U/q0_reg | 128x12        | Block RAM      | 
+-----------------------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|s_sp_U           | U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg                                                          | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_ntt_red_U      | U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_ntt_out_U      | U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_inv_out_U      | U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|repeat_U0        | tmp_U/ram_reg                                                                                      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|s_ep_U           | U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg                                                           | 7 K x 16(READ_FIRST)   | W |   | 7 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|basemul_add_1_U0 | tmp_U/ram_reg                                                                                      | 256 x 16(WRITE_FIRST)  |   | R | 256 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_b_U            | U_k_kem_dec_fifo_w16_d1568_A_ram/mem_reg                                                           | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|s_cmp_U          | U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg                                                            | 6 K x 8(READ_FIRST)    | W |   | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|s_d_ntt_out_U    | U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_sub_U          | U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg                                                           | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|s_d_v_U          | U_k_kem_dec_fifo_w16_d2000_A_ram/mem_reg                                                           | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|s_d_b_U          | U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg                                                           | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|basemul_add_U0   | grp_basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3_fu_52/tmp_U/ram_reg | 256 x 16(WRITE_FIRST)  |   | R | 256 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|inst             | s_d_ntt_red_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                              | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_d_inv_out_U    | U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_at_U           | U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg                                                          | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|s_shake_ep_U     | U_k_kem_dec_fifo_w8_d768_A_ram/mem_reg                                                             | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_skpv_U         | U_k_kem_dec_fifo_w16_d2048_A_ram/mem_reg                                                           | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|s_d_sk_U         | U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg                                                            | 5 K x 8(READ_FIRST)    | W |   | 5 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|gmemss_m_axi_U   | bus_write/buff_wdata/mem_reg                                                                       | 256 x 9(WRITE_FIRST)   |   | R | 256 x 9(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|s_pkpv_U         | U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg                                                           | 5 K x 16(READ_FIRST)   | W |   | 5 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
|gmemct_m_axi_U   | bus_read/buff_rdata/mem_reg                                                                        | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|s_ct_2_U         | U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg                                                            | 6 K x 8(READ_FIRST)    | W |   | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|s_ct_1_U         | U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg                                                           | 18 K x 8(READ_FIRST)   | W |   | 18 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 5      | 5               | 
|s_ct_0_U         | U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg                                                            | 6 K x 8(READ_FIRST)    | W |   | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|s_sk_orig_U      | U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg                                                            | 5 K x 8(READ_FIRST)    | W |   | 5 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|gmemsk_m_axi_U   | bus_read/buff_rdata/mem_reg                                                                        | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------+-----------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                 | RTL Object                                                | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------+-----------------------------------------------------------+-----------+----------------------+----------------+
|shl_ln1849_loc_c228_U       | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|shl_ln1849_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_0_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_0_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c180_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_1_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_1_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c181_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_2_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_2_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c182_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_3_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_3_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c183_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_4_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_4_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c184_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_5_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_5_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c185_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_6_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_6_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c186_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_7_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_7_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|shl_ln1849_loc_c227_U       | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_ntt_init_U                | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c203_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c172_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_k_U                       | U_k_kem_dec_fifo_w16_d256_A_ram/mem_reg                   | Implied   | 256 x 16             | RAM64M8 x 12   | 
|packn_c174_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c173_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c175_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_basemul_out_U             | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c177_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c188_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|shl_ln1849_loc_c230_U       | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_0_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_0_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c204_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_1_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_1_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c205_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_2_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_2_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c206_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_3_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_3_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c207_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_4_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_4_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c208_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_5_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_5_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c209_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_buf_l_U                   | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|s_d_nttl_6_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_buf_l_0_U                 | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|s_buf_l_1_U                 | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|shl_ln1879_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_6_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c210_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_7_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_7_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|shl_ln1849_loc_c231_U       | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c211_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_buf_h_U                   | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|packn_c213_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|inst                        | packn_c176_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg      | Implied   | 128 x 32             | RAM64M8 x 10   | 
|inst                        | packn_c193_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg      | Implied   | 128 x 32             | RAM64M8 x 10   | 
|inst                        | packn_c_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg         | Implied   | 128 x 32             | RAM64M8 x 10   | 
|inst                        | s_fail_U/U_k_kem_dec_fifo_w32_d200_A_ram/mem_reg          | Implied   | 256 x 32             | RAM64M8 x 20   | 
|inst                        | s_d_basemul_out_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_basemul_add_U             | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c194_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_inv_merge_U             | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_7_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_7_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_inv_merge_U               | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c195_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_6_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_6_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c196_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_5_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_5_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c197_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_4_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_4_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c198_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_3_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_3_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c199_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_2_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_2_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c200_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_1_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_1_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c201_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_0_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_0_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|shl_ln1864_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_mp_U                      | U_k_kem_dec_fifo_w16_d200_A_ram/mem_reg                   | Implied   | 256 x 16             | RAM64M8 x 12   | 
|packn_c202_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_ss_U                      | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|sinvl_7_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_7_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_6_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_6_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c_U    | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_5_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_5_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c216_U | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_4_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_4_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c217_U | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_3_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_3_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c218_U | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_2_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_2_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c219_U | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_1_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_1_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c220_U | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_0_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_0_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1923_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c187_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_buf_sha_U                 | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|packn_c192_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_kr_ver_U                  | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|packn_c212_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c214_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_ss_mov_U                  | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|packn_c178_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c189_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c190_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c191_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|shl_ln1877_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_pk_U                      | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|packn_c179_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|mul_ln1841_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|ss_c_U                      | U_k_kem_dec_fifo_w64_d100_A_ram/mem_reg                   | Implied   | 128 x 64             | RAM64M8 x 20   | 
|s_key_U                     | U_k_kem_dec_fifo_w264_d4_A_ram/mem_reg                    | Implied   | 4 x 264              | RAM32M16 x 19  | 
+----------------------------+-----------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                        | DSP Mapping                      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9           | (A2*B2)'                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (A2*B'')'                        | 16     | 12     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9           | (A''*B2)'                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (A2*B'')'                        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (A''*B2)'                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (A2*B'')'                        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery                       | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12         | ((A:0x4ebee)'*B2)'               | 20     | 18     | -      | -      | 38     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12         | ((A:0x4ebee)'*B2)'               | 20     | 18     | -      | -      | 38     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12         | ((A:0x4ebee)'*B2)'               | 20     | 18     | -      | -      | 38     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12         | ((A:0x4ebee)'*B2)'               | 20     | 18     | -      | -      | 38     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12         | ((A:0x4ebee)'*B2)'               | 20     | 18     | -      | -      | 38     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12         | ((A:0x4ebee)'*B2)'               | 20     | 18     | -      | -      | 38     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12         | ((A:0x4ebee)'*B2)'               | 20     | 18     | -      | -      | 38     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_18s_19ns_38_4_1_DSP48_12         | ((A:0x4ebee)'*B2)'               | 20     | 18     | -      | -      | 38     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2           | (A2*(B:0x3fd0a)')'               | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_7                              | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 27     | -      | 28     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_8                              | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_9                              | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_10                             | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_11                             | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_12                             | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_13                             | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7  | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11         | (A2*(B:0x5a1)')'                 | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_stream_reverse_fqmul_1                   | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_compress                                 | (A:0x17681)*B2                   | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B2                  | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | A*(B:0x17681)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x17681)*B2                   | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B2                  | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | A*(B:0x17681)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x17681)*B2                   | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B2                  | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | A*(B:0x17681)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x17681)*B2                   | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B2                  | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | A*(B:0x17681)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x17681)*B2                   | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B2                  | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | A*(B:0x17681)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x17681)*B2                   | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B2                  | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | A*(B:0x17681)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x17681)*B2                   | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B2                  | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | A*(B:0x17681)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x17681)*B2                   | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B2                  | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | A*(B:0x17681)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_compress                                 | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_compress                                 | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_dec_mul_27ns_29ns_50_2_1                     | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_dec_add_reduce                               | (C:0x2000000)+((A:0x4ebf)'*B'')' | 17     | 18     | 27     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_add_reduce                               | (C:0x2000000)+((A:0x4ebf)'*B'')' | 17     | 18     | 27     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9           | (A2*B2)'                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (A2*B'')'                        | 16     | 12     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_16s_32_4_1_DSP48_9           | (A''*B2)'                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (A2*B'')'                        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (A''*B2)'                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (A2*B'')'                        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_basemul_montgomery_1                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0 | (C:0x400)+(A2*(B:0xd01)')'       | 23     | 18     | 12     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0 | (C:0x400)+(A2*(B:0xd01)')'       | 23     | 18     | 12     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0 | (C:0x400)+(A2*(B:0xd01)')'       | 23     | 18     | 12     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0 | (C:0x400)+(A2*(B:0xd01)')'       | 23     | 18     | 12     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0 | (C:0x400)+(A2*(B:0xd01)')'       | 23     | 18     | 12     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0 | (C:0x400)+(A2*(B:0xd01)')'       | 23     | 18     | 12     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0 | (C:0x400)+(A2*(B:0xd01)')'       | 23     | 18     | 12     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_11ns_12ns_11ns_23_4_1_DSP48_0 | (C:0x400)+(A2*(B:0xd01)')'       | 23     | 18     | 12     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1   | (C:0x10)+(A''*(B:0xd01)')'       | 17     | 17     | 6      | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1   | (C:0x10)+(A2*(B:0xd01)')'        | 17     | 17     | 6      | -      | 17     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1   | (C:0x10)+(A''*(B:0xd01)')'       | 17     | 17     | 6      | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1   | (C:0x10)+(A2*(B:0xd01)')'        | 17     | 17     | 6      | -      | 17     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1   | (C:0x10)+(A2*(B:0xd01)')'        | 17     | 17     | 6      | -      | 17     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1   | (C:0x10)+(A''*(B:0xd01)')'       | 17     | 17     | 6      | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5ns_12ns_5ns_17_4_1_DSP48_1   | (C:0x10)+(A2*(B:0xd01)')'        | 17     | 17     | 6      | -      | 17     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_decompress                               | (C:0x10)+((A:0xd01)'*B2)'        | 6      | 17     | 6      | -      | 17     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_11s_27_4_1_DSP48_2           | (A2*(B:0x3fd0a)')'               | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer                                | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 27     | -      | 28     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_1                              | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_7  | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_6                              | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_5                              | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_4                              | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_3                              | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_ntt_layer_2                              | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_11ns_28_4_1_DSP48_11         | (A2*(B:0x5a1)')'                 | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_stream_reverse_fqmul                     | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_6                           | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_5                           | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_4                           | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_3                           | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_2                           | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_1                           | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer                             | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_13                          | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_12                          | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_11                          | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_10                          | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_9                           | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_8                           | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_12s_28_4_1_DSP48_5           | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mul_mul_16s_13s_16_4_1_DSP48_3           | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_dec_invntt_layer_7                           | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_dec_mac_muladd_5s_13s_16s_16_4_1_DSP48_8     | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+---------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:30 ; elapsed = 00:05:20 . Memory (MB): peak = 4474.812 ; gain = 1313.441 ; free physical = 73730 ; free virtual = 211384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5556] The block RAM "inst/i_121_5/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_121_5/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_121_5/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "inst/i_121_5/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/i_121_5/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "inst/i_121_5/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_121_5/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_121_5/s_inv_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("inst/i_121_5/s_inv_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/i_121_5/s_inv_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg"
INFO: [Synth 8-5582] The block RAM "inst/i_121_5/s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_121_5/s_cmp_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM "inst/i_121_5/s_d_sk_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_121_5/s_d_sk_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "inst/i_121_5/s_d_sk_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_121_5/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_121_5/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_121_5/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "inst/i_121_5/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/i_121_5/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "inst/i_121_5/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_121_5/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg"
INFO: [Synth 8-5784] Optimized 4 bits of RAM "U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5582] The block RAM "inst/i_121_11/s_pkpv_U/U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM "inst/i_121_11/s_ct_2_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_121_11/s_ct_2_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "inst/i_121_11/s_ct_2_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg"
INFO: [Synth 8-5582] The block RAM "inst/i_121_11/s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM "inst/i_121_11/s_ct_0_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_121_11/s_ct_0_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "inst/i_121_11/s_ct_0_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_121_11/s_sk_orig_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_121_11/s_sk_orig_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "inst/i_121_11/s_sk_orig_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:11 ; elapsed = 00:08:03 . Memory (MB): peak = 4840.703 ; gain = 1679.332 ; free physical = 74028 ; free virtual = 212038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                      | s_d_ntt_red_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                              | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_d_inv_out_U             | U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_sub_U                   | U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg                                                           | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|s_ntt_red_U               | U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_ntt_out_U               | U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_d_ntt_out_U             | U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_skpv_U                  | U_k_kem_dec_fifo_w16_d2048_A_ram/mem_reg                                                           | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/i_121_5/s_d_sk_U     | U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg                                                            | 5 K x 8(READ_FIRST)    | W |   | 5 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|gmemss_m_axi_U            | bus_write/buff_wdata/mem_reg                                                                       | 256 x 9(WRITE_FIRST)   |   | R | 256 x 9(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|inst/i_121_5/s_at_U       | U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg                                                          | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_121_11/s_ct_0_U    | U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg                                                            | 6 K x 8(READ_FIRST)    | W |   | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|inst/i_121_5/s_sp_U       | U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg                                                          | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|inst/i_121_5/s_inv_out_U  | U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|repeat_U0                 | tmp_U/ram_reg                                                                                      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst/i_121_5/s_ep_U       | U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg                                                           | 7 K x 16(READ_FIRST)   | W |   | 7 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|basemul_add_1_U0          | tmp_U/ram_reg                                                                                      | 256 x 16(WRITE_FIRST)  |   | R | 256 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_b_U                     | U_k_kem_dec_fifo_w16_d1568_A_ram/mem_reg                                                           | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/i_121_5/s_cmp_U      | U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg                                                            | 6 K x 8(READ_FIRST)    | W |   | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|s_d_v_U                   | U_k_kem_dec_fifo_w16_d2000_A_ram/mem_reg                                                           | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|s_d_b_U                   | U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg                                                           | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|basemul_add_U0            | grp_basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3_fu_52/tmp_U/ram_reg | 256 x 16(WRITE_FIRST)  |   | R | 256 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_shake_ep_U              | U_k_kem_dec_fifo_w8_d768_A_ram/mem_reg                                                             | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_121_11/s_pkpv_U    | U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg                                                           | 5 K x 16(READ_FIRST)   | W |   | 5 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      |                 | 
|inst/i_121_11/s_ct_2_U    | U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg                                                            | 6 K x 8(READ_FIRST)    | W |   | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|inst/i_121_11/s_ct_1_U    | U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg                                                           | 18 K x 8(READ_FIRST)   | W |   | 18 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      |                 | 
|inst/i_121_11/s_sk_orig_U | U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg                                                            | 5 K x 8(READ_FIRST)    | W |   | 5 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|gmemsk_m_axi_U            | bus_read/buff_rdata/mem_reg                                                                        | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|gmemct_m_axi_U            | bus_read/buff_rdata/mem_reg                                                                        | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+--------------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------------+-----------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                 | RTL Object                                                | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------+-----------------------------------------------------------+-----------+----------------------+----------------+
|inst                        | packn_c176_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg      | Implied   | 128 x 32             | RAM64M8 x 10   | 
|inst                        | packn_c193_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg      | Implied   | 128 x 32             | RAM64M8 x 10   | 
|inst                        | packn_c_U/U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg         | Implied   | 128 x 32             | RAM64M8 x 10   | 
|inst                        | s_fail_U/U_k_kem_dec_fifo_w32_d200_A_ram/mem_reg          | Implied   | 256 x 32             | RAM64M8 x 20   | 
|inst                        | s_d_basemul_out_U/U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_basemul_add_U             | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c194_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_inv_merge_U             | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_7_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_7_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_inv_merge_U               | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c195_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_6_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_6_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c196_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_5_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_5_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c197_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_4_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_4_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c198_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_3_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_3_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c199_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_2_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_2_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c200_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_1_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_1_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c201_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_invl_0_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_invl_0_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|shl_ln1864_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_mp_U                      | U_k_kem_dec_fifo_w16_d200_A_ram/mem_reg                   | Implied   | 256 x 16             | RAM64M8 x 12   | 
|packn_c202_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_7_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_7_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_6_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_6_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c_U    | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_5_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_5_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c216_U | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_4_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_4_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c217_U | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_3_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_3_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c218_U | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_2_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_2_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c219_U | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_1_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_1_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1902_cast6_loc_c220_U | U_k_kem_dec_fifo_w25_d100_A_ram/mem_reg                   | Implied   | 128 x 25             | RAM64M8 x 8    | 
|sinvl_0_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_0_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|add_ln1923_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_key_U                     | U_k_kem_dec_fifo_w264_d4_A_ram/mem_reg                    | Implied   | 4 x 264              | RAM32M16 x 19  | 
|packn_c192_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|shl_ln1849_loc_c228_U       | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|shl_ln1849_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_0_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_0_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c180_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_1_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_1_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c181_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_2_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_2_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c182_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_3_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_3_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c183_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_4_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_4_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c184_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_5_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_5_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c185_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_6_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_6_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c186_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_7_1_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_7_0_U                 | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|shl_ln1849_loc_c227_U       | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_ntt_init_U                | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|shl_ln1849_loc_c230_U       | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c187_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c172_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_buf_l_U                   | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|s_buf_l_1_U                 | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|s_buf_h_U                   | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|s_kr_ver_U                  | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|packn_c212_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c214_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c189_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c190_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c191_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c178_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c203_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_k_U                       | U_k_kem_dec_fifo_w16_d256_A_ram/mem_reg                   | Implied   | 256 x 16             | RAM64M8 x 12   | 
|packn_c174_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c173_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c175_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_basemul_out_U             | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c177_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c188_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_0_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_0_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c204_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_1_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_1_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c205_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_2_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_2_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c206_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_3_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_3_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c207_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_4_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_4_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c208_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_5_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_5_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c209_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_6_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_buf_l_0_U                 | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|shl_ln1879_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_6_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c210_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_d_nttl_7_1_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_d_nttl_7_0_U              | U_k_kem_dec_fifo_w16_d128_A_ram/mem_reg                   | Implied   | 128 x 16             | RAM64M8 x 6    | 
|shl_ln1849_loc_c231_U       | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c211_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c213_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_ss_U                      | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|s_buf_sha_U                 | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|s_ss_mov_U                  | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|shl_ln1877_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_pk_U                      | U_k_kem_dec_fifo_w8_d200_A_ram/mem_reg                    | Implied   | 256 x 8              | RAM64M8 x 8    | 
|packn_c179_U                | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|mul_ln1841_loc_c_U          | U_k_kem_dec_fifo_w32_d100_A_ram/mem_reg                   | Implied   | 128 x 32             | RAM64M8 x 10   | 
|ss_c_U                      | U_k_kem_dec_fifo_w64_d100_A_ram/mem_reg                   | Implied   | 128 x 64             | RAM64M8 x 20   | 
+----------------------------+-----------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_121_3/zetas_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_3/s_d_ntt_red_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_5/s_skpv_U/U_k_kem_dec_fifo_w16_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_5/s_d_sk_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_5/gmemss_m_axi_U/bus_write/buff_wdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_4/s_d_inv_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_4/invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/zetas42_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_4/invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/zetas42_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_4/invntt_layer_4_U0/grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/zetas40_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_4/invntt_layer_4_U0/grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/zetas40_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_4/invntt_layer_2_U0/grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/zetas38_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_4/invntt_layer_2_U0/grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/zetas38_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_4/invntt_layer_U0/grp_invntt_layer_Pipeline_invntt_layer_fu_56/zetas32_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_0/s_sub_U/U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_0/invntt_layer_13_U0/grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/zetas37_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_0/invntt_layer_13_U0/grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/zetas37_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_0/invntt_layer_11_U0/grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/zetas35_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_0/invntt_layer_11_U0/grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/zetas35_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_0/invntt_layer_9_U0/grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/zetas45_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_0/invntt_layer_9_U0/grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/zetas45_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_0/invntt_layer_7_U0/grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/zetas43_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_2/s_ntt_red_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_2/s_ntt_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_2/ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/zetas56_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_2/ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/zetas56_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_2/ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/zetas47_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_2/ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/zetas47_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_2/ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/zetas49_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_2/ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/zetas49_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_2/s_d_ntt_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_12/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_12/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_12/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_12/s_at_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-223] decloning instance 'inst/i_121_6/s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg_2' (RAMB36E2_6) to 'inst/i_121_6/s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg_1'
INFO: [Synth 8-223] decloning instance 'inst/i_121_6/s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg_3' (RAMB36E2_6) to 'inst/i_121_6/s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg_1'
INFO: [Synth 8-7067] Removed DRAM instance inst/i_121_6/s_k_U/U_k_kem_dec_fifo_w16_d256_A_ram/mem_reg_192_255_14_15 from module k_kem_dec_GT0__3_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_121_6/s_k_U/U_k_kem_dec_fifo_w16_d256_A_ram/mem_reg_128_191_14_15 from module k_kem_dec_GT0__3_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_121_6/s_k_U/U_k_kem_dec_fifo_w16_d256_A_ram/mem_reg_64_127_14_15 from module k_kem_dec_GT0__3_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_121_6/s_k_U/U_k_kem_dec_fifo_w16_d256_A_ram/mem_reg_0_63_14_15 from module k_kem_dec_GT0__3_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_121_6/s_k_U/U_k_kem_dec_fifo_w16_d256_A_ram/mem_reg_192_255_14_15 from module k_kem_dec_GT0__3_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_ct_0_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_sp_U/U_k_kem_dec_fifo_w16_d10240_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_inv_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/repeat_U0/tmp_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_ep_U/U_k_kem_dec_fifo_w16_d7680_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/basemul_montgomery_1_U0/zetas31_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/basemul_montgomery_1_U0/zetas31_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_b_U/U_k_kem_dec_fifo_w16_d1568_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_cmp_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_cmp_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_d_v_U/U_k_kem_dec_fifo_w16_d2000_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_d_b_U/U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/zetas55_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/zetas55_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/zetas53_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/zetas53_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/zetas51_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_6/s_shake_ep_U/U_k_kem_dec_fifo_w8_d768_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_pkpv_U/U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_pkpv_U/U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_pkpv_U/U_k_kem_dec_fifo_w16_d6144_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_ct_2_U/U_k_kem_dec_fifo_w8_d6272_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_ct_1_U/U_k_kem_dec_fifo_w8_d18816_A_ram/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/s_sk_orig_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/gmemsk_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_121_11/gmemct_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:18 ; elapsed = 00:09:32 . Memory (MB): peak = 4868.645 ; gain = 1707.273 ; free physical = 74453 ; free virtual = 213353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/kyber_shake_U0/icmp_ln615_reg_1034_reg[0] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/rkprf_U0/grp_rkprf_Pipeline_VITIS_LOOP_666_2_fu_2944/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/rkprf_U0/grp_rkprf_Pipeline_VITIS_LOOP_673_31_fu_3074/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/rkprf_U0/icmp_ln673_reg_3986_reg[0] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/gen_at_U0/absorb_1_reg_5199_reg[0] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/gen_at_U0/extupdate_reg_5205_reg[0] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-7052] The timing for the instance inst/zetas_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_d_ntt_red_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_d_inv_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/zetas42_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/zetas42_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_4_U0/grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/zetas40_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_4_U0/grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/zetas40_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_2_U0/grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/zetas38_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_2_U0/grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/zetas38_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_U0/grp_invntt_layer_Pipeline_invntt_layer_fu_56/zetas32_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_sub_U/U_k_kem_dec_fifo_w16_d1000_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_13_U0/grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/zetas37_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_13_U0/grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/zetas37_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_11_U0/grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/zetas35_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_11_U0/grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/zetas35_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_9_U0/grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/zetas45_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_9_U0/grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/zetas45_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_7_U0/grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/zetas43_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_ntt_red_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_ntt_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/zetas56_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/zetas56_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/zetas47_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/zetas47_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/zetas49_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/zetas49_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_d_ntt_out_U/U_k_kem_dec_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_skpv_U/U_k_kem_dec_fifo_w16_d2048_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_d_sk_U/U_k_kem_dec_fifo_w8_d6144_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:04 ; elapsed = 00:10:19 . Memory (MB): peak = 5039.121 ; gain = 1877.750 ; free physical = 78947 ; free virtual = 217461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:04 ; elapsed = 00:10:19 . Memory (MB): peak = 5039.121 ; gain = 1877.750 ; free physical = 78862 ; free virtual = 217381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:23 ; elapsed = 00:10:38 . Memory (MB): peak = 5039.121 ; gain = 1877.750 ; free physical = 76524 ; free virtual = 215323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:23 ; elapsed = 00:10:39 . Memory (MB): peak = 5039.121 ; gain = 1877.750 ; free physical = 76526 ; free virtual = 215362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:28 ; elapsed = 00:10:44 . Memory (MB): peak = 5039.121 ; gain = 1877.750 ; free physical = 76190 ; free virtual = 215304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:29 ; elapsed = 00:10:45 . Memory (MB): peak = 5039.121 ; gain = 1877.750 ; free physical = 76466 ; free virtual = 215580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|k_kem_dec   | basemul_montgomery_U0/icmp_ln1289_reg_616_pp0_iter4_reg_reg[0]                                                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | basemul_montgomery_U0/t_94_reg_789_pp0_iter4_reg_reg[15]                                                                  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | basemul_montgomery_U0/t_104_reg_824_pp0_iter5_reg_reg[15]                                                                 | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | stream_reverse_fqmul_U0/grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/pr_reg_158_pp0_iter7_reg_reg[27]     | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|k_kem_dec   | stream_reverse_fqmul_U0/grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/ap_loop_exit_ready_pp0_iter9_reg_reg | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/icmp_ln1350_reg_323_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_5_U0/grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/icmp_ln1350_reg_325_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_4_U0/grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/icmp_ln1350_reg_325_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_3_U0/grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/icmp_ln1350_reg_323_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_2_U0/grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/icmp_ln1350_reg_323_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_1_U0/grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/icmp_ln1350_reg_325_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_U0/grp_invntt_layer_Pipeline_invntt_layer_fu_56/icmp_ln1350_reg_325_pp0_iter4_reg_reg[0]                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_13_U0/grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/icmp_ln1350_reg_323_pp0_iter4_reg_reg[0]               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_12_U0/grp_invntt_layer_12_Pipeline_invntt_layer_fu_58/icmp_ln1350_reg_325_pp0_iter4_reg_reg[0]               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_11_U0/grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/icmp_ln1350_reg_325_pp0_iter4_reg_reg[0]               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_10_U0/grp_invntt_layer_10_Pipeline_invntt_layer_fu_58/icmp_ln1350_reg_323_pp0_iter4_reg_reg[0]               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_9_U0/grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/icmp_ln1350_reg_323_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_8_U0/grp_invntt_layer_8_Pipeline_invntt_layer_fu_58/icmp_ln1350_reg_325_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | invntt_layer_7_U0/grp_invntt_layer_7_Pipeline_invntt_layer_fu_58/icmp_ln1350_reg_325_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_7_U0/grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/tmp_80_reg_192_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_7_U0/grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/icmp_ln914_reg_188_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_7_U0/grp_ntt_layer_7_Pipeline_ntt_layer_fu_54/tmp_81_reg_196_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/tmp_74_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/tmp_75_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/tmp_68_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_9_U0/grp_ntt_layer_9_Pipeline_ntt_layer_fu_56/tmp_69_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/tmp_140_reg_237_pp0_iter5_reg_reg[0]                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/tmp_141_reg_241_pp0_iter4_reg_reg[15]                           | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/tmp_134_reg_237_pp0_iter5_reg_reg[0]                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_11_U0/grp_ntt_layer_11_Pipeline_ntt_layer_fu_56/tmp_135_reg_241_pp0_iter4_reg_reg[15]                           | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/tmp_128_reg_237_pp0_iter5_reg_reg[0]                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/tmp_129_reg_241_pp0_iter4_reg_reg[15]                           | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/tmp_122_reg_237_pp0_iter5_reg_reg[0]                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_13_U0/grp_ntt_layer_13_Pipeline_ntt_layer_fu_56/tmp_123_reg_241_pp0_iter4_reg_reg[15]                           | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | bar_reduce_1_U0/grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/tmp_reg_137_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | bar_reduce_1_U0/grp_bar_reduce_1_Pipeline_bar_reduce_fu_36/ap_loop_exit_ready_pp0_iter6_reg_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | bar_reduce_U0/grp_bar_reduce_Pipeline_bar_reduce_fu_48/tmp_reg_137_pp0_iter4_reg_reg[15]                                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | bar_reduce_U0/grp_bar_reduce_Pipeline_bar_reduce_fu_48/ap_loop_exit_ready_pp0_iter6_reg_reg                               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | stream_reverse_fqmul_1_U0/pr_reg_170_pp0_iter7_reg_reg[27]                                                                | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|k_kem_dec   | add_reduce_U0/grp_add_reduce_Pipeline_add_reduce_1_fu_64/ap_loop_exit_ready_pp0_iter7_reg_reg                             | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | add_reduce_U0/grp_add_reduce_Pipeline_add_reduce_2_fu_74/ap_loop_exit_ready_pp0_iter7_reg_reg                             | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | add_reduce_U0/grp_add_reduce_Pipeline_add_reduce_2_fu_74/t_reg_164_pp0_iter5_reg_reg[15]                                  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | add_reduce_U0/grp_add_reduce_Pipeline_add_reduce_1_fu_64/t_reg_150_pp0_iter5_reg_reg[15]                                  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | basemul_montgomery_1_U0/icmp_ln1289_reg_616_pp0_iter4_reg_reg[0]                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | basemul_montgomery_1_U0/t_75_reg_789_pp0_iter4_reg_reg[15]                                                                | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | basemul_montgomery_1_U0/t_85_reg_824_pp0_iter5_reg_reg[15]                                                                | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_U0/grp_ntt_layer_Pipeline_ntt_layer_fu_54/tmp_61_reg_192_pp0_iter5_reg_reg[0]                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_U0/grp_ntt_layer_Pipeline_ntt_layer_fu_54/icmp_ln914_reg_188_pp0_iter4_reg_reg[0]                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_U0/grp_ntt_layer_Pipeline_ntt_layer_fu_54/tmp_62_reg_196_pp0_iter4_reg_reg[11]                                  | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|k_kem_dec   | ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/tmp_116_reg_237_pp0_iter5_reg_reg[0]                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_56/tmp_117_reg_241_pp0_iter4_reg_reg[15]                             | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/tmp_86_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/tmp_87_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/tmp_92_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_ntt_layer_fu_56/tmp_93_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/tmp_98_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/tmp_99_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/tmp_104_reg_237_pp0_iter5_reg_reg[0]                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_56/tmp_105_reg_241_pp0_iter4_reg_reg[15]                             | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_dec   | ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/tmp_110_reg_237_pp0_iter5_reg_reg[0]                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/icmp_ln914_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_dec   | ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_ntt_layer_fu_56/tmp_111_reg_241_pp0_iter4_reg_reg[15]                             | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[68]      | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__1     | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__2     | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__4     | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[68]      | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__7     | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__8     | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__10    | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[68]      | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__13    | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__14    | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__16    | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__18    | SRL_SIG_reg[99]  | 8      | 8          | 0      | 32      | 16     | 8      | 0      | 
|dsrl__19    | SRL_SIG_reg[4]   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__20    | SRL_SIG_reg[35]  | 24     | 24         | 0      | 48      | 24     | 0      | 0      | 
|dsrl__21    | SRL_SIG_reg[14]  | 26     | 26         | 26     | 0       | 0      | 0      | 0      | 
|dsrl__22    | SRL_SIG_reg[48]  | 32     | 32         | 0      | 64      | 32     | 0      | 0      | 
|dsrl__23    | SRL_SIG_reg[15]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__24    | SRL_SIG_reg[28]  | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[29]  | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__26    | SRL_SIG_reg[127] | 8      | 8          | 0      | 32      | 16     | 8      | 0      | 
|dsrl__27    | SRL_SIG_reg[31]  | 8      | 8          | 0      | 8       | 0      | 0      | 0      | 
|dsrl__28    | SRL_SIG_reg[3]   | 256    | 256        | 256    | 0       | 0      | 0      | 0      | 
|dsrl__29    | SRL_SIG_reg[49]  | 8      | 8          | 0      | 16      | 8      | 0      | 0      | 
|dsrl__30    | SRL_SIG_reg[47]  | 32     | 32         | 0      | 64      | 32     | 0      | 0      | 
|dsrl__31    | SRL_SIG_reg[57]  | 24     | 24         | 0      | 48      | 24     | 0      | 0      | 
|dsrl__32    | SRL_SIG_reg[34]  | 24     | 24         | 0      | 48      | 24     | 0      | 0      | 
|dsrl__33    | SRL_SIG_reg[49]  | 25     | 25         | 0      | 50      | 25     | 0      | 0      | 
|dsrl__34    | SRL_SIG_reg[46]  | 26     | 26         | 0      | 52      | 26     | 0      | 0      | 
|dsrl__35    | SRL_SIG_reg[63]  | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__36    | SRL_SIG_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__37    | SRL_SIG_reg[2]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__38    | SRL_SIG_reg[59]  | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__39    | SRL_SIG_reg[2]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__40    | SRL_SIG_reg[23]  | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__41    | SRL_SIG_reg[8]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__42    | SRL_SIG_reg[2]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__43    | SRL_SIG_reg[8]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__44    | SRL_SIG_reg[2]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__45    | SRL_SIG_reg[2]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__46    | SRL_SIG_reg[31]  | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__47    | SRL_SIG_reg[24]  | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__48    | SRL_SIG_reg[8]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__49    | SRL_SIG_reg[8]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1348|
|2     |DSP_ALU         |   262|
|4     |DSP_A_B_DATA    |   262|
|11    |DSP_C_DATA      |   262|
|13    |DSP_MULTIPLIER  |   262|
|14    |DSP_M_DATA      |   262|
|16    |DSP_OUTPUT      |   262|
|18    |DSP_PREADD      |   262|
|19    |DSP_PREADD_DATA |   262|
|20    |LUT1            |  2066|
|21    |LUT2            | 12663|
|22    |LUT3            | 16322|
|23    |LUT4            | 10685|
|24    |LUT5            | 17921|
|25    |LUT6            | 15702|
|26    |MUXF7           |  2426|
|27    |MUXF8           |   408|
|28    |RAM32M16        |    19|
|29    |RAM64M          |   140|
|30    |RAM64M8         |   918|
|31    |RAM64X1D        |    42|
|32    |RAMB18E2        |    33|
|41    |RAMB36E2        |    38|
|50    |SRL16E          |  1150|
|51    |SRLC32E         |  1479|
|52    |FDRE            | 71544|
|53    |FDSE            |   443|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:29 ; elapsed = 00:10:45 . Memory (MB): peak = 5039.121 ; gain = 1877.750 ; free physical = 76463 ; free virtual = 215577
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146977 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:03 ; elapsed = 00:10:11 . Memory (MB): peak = 5043.031 ; gain = 1399.855 ; free physical = 79161 ; free virtual = 218339
Synthesis Optimization Complete : Time (s): cpu = 00:09:35 ; elapsed = 00:10:46 . Memory (MB): peak = 5043.031 ; gain = 1881.660 ; free physical = 79197 ; free virtual = 218357
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5043.031 ; gain = 0.000 ; free physical = 78868 ; free virtual = 218138
INFO: [Netlist 29-17] Analyzing 5563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/basemul_montgomery_1_U0/zetas31_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_11_U0/grp_invntt_layer_11_Pipeline_invntt_layer_fu_58/zetas35_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_13_U0/grp_invntt_layer_13_Pipeline_invntt_layer_fu_46/zetas37_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_2_U0/grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/zetas38_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_4_U0/grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/zetas40_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/zetas42_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_9_U0/grp_invntt_layer_9_Pipeline_invntt_layer_fu_58/zetas45_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_10_U0/grp_ntt_layer_10_Pipeline_ntt_layer_fu_56/zetas47_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_12_U0/grp_ntt_layer_12_Pipeline_ntt_layer_fu_56/zetas49_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_ntt_layer_fu_56/zetas53_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_56/zetas55_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_8_U0/grp_ntt_layer_8_Pipeline_ntt_layer_fu_56/zetas56_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5047.121 ; gain = 0.000 ; free physical = 80811 ; free virtual = 220098
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1381 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 262 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 19 instances
  RAM64M => RAM64M (RAMD64E(x4)): 140 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 918 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 42 instances

Synth Design complete, checksum: a9a5bfd5
INFO: [Common 17-83] Releasing license: Synthesis
985 Infos, 427 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:10 ; elapsed = 00:11:31 . Memory (MB): peak = 5047.121 ; gain = 2356.109 ; free physical = 81198 ; free virtual = 220542
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_kem_dec_1_0_synth_1/pfm_dynamic_k_kem_dec_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 5047.121 ; gain = 0.000 ; free physical = 79285 ; free virtual = 218851
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5047.121 ; gain = 0.000 ; free physical = 79603 ; free virtual = 218542
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_k_kem_dec_1_0, cache-ID = 4bc11ebd93d8f024
INFO: [Coretcl 2-1174] Renamed 1294 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.4/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_kem_dec_1_0_synth_1/pfm_dynamic_k_kem_dec_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 5047.121 ; gain = 0.000 ; free physical = 83382 ; free virtual = 222260
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_k_kem_dec_1_0_utilization_synth.rpt -pb pfm_dynamic_k_kem_dec_1_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5047.121 ; gain = 0.000 ; free physical = 80909 ; free virtual = 219968
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 11:35:17 2023...
