vendor_name = ModelSim
source_file = 1, D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/04_trigger/trigger.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/04_trigger/db/trigger.cbx.xml
design_name = hard_block
design_name = trigger
instance = comp, \PULSE~output\, PULSE~output, trigger, 1
instance = comp, \CLOCK~input\, CLOCK~input, trigger, 1
instance = comp, \CLOCK~inputclkctrl\, CLOCK~inputclkctrl, trigger, 1
instance = comp, \ENABLE~input\, ENABLE~input, trigger, 1
instance = comp, \counter~feeder\, counter~feeder, trigger, 1
instance = comp, \pulse_value~0\, pulse_value~0, trigger, 1
