// Seed: 3656366425
module module_0 (
    output uwire id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wand id_5,
    input supply0 id_6
);
endmodule
module module_1 #(
    parameter id_10 = 32'd82,
    parameter id_14 = 32'd21,
    parameter id_6  = 32'd93,
    parameter id_7  = 32'd34
) (
    output uwire id_0,
    output uwire id_1,
    input wor id_2,
    output logic id_3,
    output supply0 id_4,
    input wire id_5,
    input uwire _id_6,
    input tri0 _id_7,
    output tri0 id_8,
    input supply0 id_9,
    input supply0 _id_10,
    input supply0 id_11,
    output wor id_12,
    input tri id_13,
    input supply0 _id_14
);
  wire id_16;
  timeprecision 1ps;
  logic [7:0][1 : id_7] id_17;
  always @(posedge id_13) id_3 <= 1;
  wire id_18;
  wire id_19;
  ;
  logic id_20 = id_17[-1&1==-1 : id_14];
  module_0 modCall_1 (
      id_4,
      id_11,
      id_11,
      id_11,
      id_9,
      id_1,
      id_11
  );
  assign modCall_1.id_1 = 0;
  integer [id_6 : id_10] id_21;
  genvar id_22;
endmodule
