Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Tue Nov 03 13:40:53 2015
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SCOPE_TOP_timing_summary_routed.rpt -rpx SCOPE_TOP_timing_summary_routed.rpx
| Design       : SCOPE_TOP
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[1]/C (HIGH)

 There are 20473 register/latch pins with no clock driven by root clock pin: GEN_CLK_SUBSAMPLE/CLK_DIVIDED_reg/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: secondDigit_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: secondDigit_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: secondDigit_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: thirdDigit_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: thirdDigit_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: thirdDigit_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30727 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.231      -14.169                      4                  691        0.130        0.000                      0                  691        3.000        0.000                       0                   410  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 0.512        0.000                      0                  567        0.200        0.000                      0                  567        3.000        0.000                       0                   347  
  clk_out1_clk_wiz_0       -3.484      -10.953                      4                  124        0.130        0.000                      0                  124        4.130        0.000                       0                    60  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -5.231      -11.490                      3                    3        0.344        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentyPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 2.061ns (22.197%)  route 7.224ns (77.803%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 13.835 - 10.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.220     4.099    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.860     5.352    BTNU_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.097     5.449 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.449    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.881 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[2]
                         net (fo=1284, routed)        2.223     8.104    BTNU_DEBOUNCER/target4xPos_reg[11][2]
    SLICE_X57Y134        MUXF7 (Prop_muxf7_S_O)       0.356     8.460 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_211/O
                         net (fo=1, routed)           0.000     8.460    BTNU_DEBOUNCER/currentyPos_reg[4]_i_211_n_0
    SLICE_X57Y134        MUXF8 (Prop_muxf8_I0_O)      0.076     8.536 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_83/O
                         net (fo=1, routed)           0.822     9.358    BTNU_DEBOUNCER/currentyPos_reg[4]_i_83_n_0
    SLICE_X54Y138        LUT6 (Prop_lut6_I0_O)        0.239     9.597 r  BTNU_DEBOUNCER/currentyPos[4]_i_27/O
                         net (fo=1, routed)           0.000     9.597    BTNU_DEBOUNCER/currentyPos[4]_i_27_n_0
    SLICE_X54Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     9.753 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_11/O
                         net (fo=1, routed)           0.613    10.366    BTNU_DEBOUNCER/currentyPos_reg[4]_i_11_n_0
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.215    10.581 r  BTNU_DEBOUNCER/currentyPos[4]_i_4/O
                         net (fo=1, routed)           1.549    12.130    BTNU_DEBOUNCER/currentyPos[4]_i_4_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.097    12.227 r  BTNU_DEBOUNCER/currentyPos[4]_i_1/O
                         net (fo=5, routed)           1.157    13.384    DISPLAY_MEM[4]
    SLICE_X31Y71         FDRE                                         r  currentyPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.108    13.835    CLK_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  currentyPos_reg[4]/C
                         clock pessimism              0.159    13.994    
                         clock uncertainty           -0.035    13.959    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)       -0.062    13.897    currentyPos_reg[4]
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target3yPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 1.868ns (20.046%)  route 7.451ns (79.954%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 13.839 - 10.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.220     4.099    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.860     5.352    BTNU_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.097     5.449 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.449    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     5.618 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.717     8.335    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X2Y136         LUT6 (Prop_lut6_I2_O)        0.225     8.560 r  BTNU_DEBOUNCER/currentyPos[5]_i_484/O
                         net (fo=1, routed)           0.000     8.560    BTNU_DEBOUNCER/currentyPos[5]_i_484_n_0
    SLICE_X2Y136         MUXF7 (Prop_muxf7_I1_O)      0.186     8.746 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_219/O
                         net (fo=1, routed)           0.000     8.746    BTNU_DEBOUNCER/currentyPos_reg[5]_i_219_n_0
    SLICE_X2Y136         MUXF8 (Prop_muxf8_I0_O)      0.075     8.821 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_87/O
                         net (fo=1, routed)           0.792     9.613    BTNU_DEBOUNCER/currentyPos_reg[5]_i_87_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I0_O)        0.230     9.843 r  BTNU_DEBOUNCER/currentyPos[5]_i_28/O
                         net (fo=1, routed)           0.000     9.843    BTNU_DEBOUNCER/currentyPos[5]_i_28_n_0
    SLICE_X3Y140         MUXF7 (Prop_muxf7_I1_O)      0.167    10.010 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_11/O
                         net (fo=1, routed)           0.906    10.916    BTNU_DEBOUNCER/currentyPos_reg[5]_i_11_n_0
    SLICE_X21Y140        LUT6 (Prop_lut6_I0_O)        0.229    11.145 r  BTNU_DEBOUNCER/currentyPos[5]_i_4/O
                         net (fo=1, routed)           1.300    12.446    BTNU_DEBOUNCER/currentyPos[5]_i_4_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I4_O)        0.097    12.543 r  BTNU_DEBOUNCER/currentyPos[5]_i_1/O
                         net (fo=5, routed)           0.875    13.418    DISPLAY_MEM[5]
    SLICE_X29Y70         FDRE                                         r  target3yPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.112    13.839    CLK_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  target3yPos_reg[5]/C
                         clock pessimism              0.159    13.998    
                         clock uncertainty           -0.035    13.963    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)       -0.030    13.933    target3yPos_reg[5]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target4yPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 1.868ns (20.079%)  route 7.435ns (79.921%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 13.833 - 10.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.220     4.099    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.860     5.352    BTNU_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.097     5.449 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.449    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     5.618 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.717     8.335    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X2Y136         LUT6 (Prop_lut6_I2_O)        0.225     8.560 r  BTNU_DEBOUNCER/currentyPos[5]_i_484/O
                         net (fo=1, routed)           0.000     8.560    BTNU_DEBOUNCER/currentyPos[5]_i_484_n_0
    SLICE_X2Y136         MUXF7 (Prop_muxf7_I1_O)      0.186     8.746 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_219/O
                         net (fo=1, routed)           0.000     8.746    BTNU_DEBOUNCER/currentyPos_reg[5]_i_219_n_0
    SLICE_X2Y136         MUXF8 (Prop_muxf8_I0_O)      0.075     8.821 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_87/O
                         net (fo=1, routed)           0.792     9.613    BTNU_DEBOUNCER/currentyPos_reg[5]_i_87_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I0_O)        0.230     9.843 r  BTNU_DEBOUNCER/currentyPos[5]_i_28/O
                         net (fo=1, routed)           0.000     9.843    BTNU_DEBOUNCER/currentyPos[5]_i_28_n_0
    SLICE_X3Y140         MUXF7 (Prop_muxf7_I1_O)      0.167    10.010 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_11/O
                         net (fo=1, routed)           0.906    10.916    BTNU_DEBOUNCER/currentyPos_reg[5]_i_11_n_0
    SLICE_X21Y140        LUT6 (Prop_lut6_I0_O)        0.229    11.145 r  BTNU_DEBOUNCER/currentyPos[5]_i_4/O
                         net (fo=1, routed)           1.300    12.446    BTNU_DEBOUNCER/currentyPos[5]_i_4_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I4_O)        0.097    12.543 r  BTNU_DEBOUNCER/currentyPos[5]_i_1/O
                         net (fo=5, routed)           0.860    13.403    DISPLAY_MEM[5]
    SLICE_X30Y73         FDRE                                         r  target4yPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.106    13.833    CLK_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  target4yPos_reg[5]/C
                         clock pessimism              0.159    13.992    
                         clock uncertainty           -0.035    13.957    
    SLICE_X30Y73         FDRE (Setup_fdre_C_D)       -0.010    13.947    target4yPos_reg[5]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -13.403    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target1yPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 1.868ns (20.302%)  route 7.333ns (79.698%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 13.837 - 10.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.220     4.099    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.860     5.352    BTNU_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.097     5.449 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.449    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     5.618 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.717     8.335    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X2Y136         LUT6 (Prop_lut6_I2_O)        0.225     8.560 r  BTNU_DEBOUNCER/currentyPos[5]_i_484/O
                         net (fo=1, routed)           0.000     8.560    BTNU_DEBOUNCER/currentyPos[5]_i_484_n_0
    SLICE_X2Y136         MUXF7 (Prop_muxf7_I1_O)      0.186     8.746 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_219/O
                         net (fo=1, routed)           0.000     8.746    BTNU_DEBOUNCER/currentyPos_reg[5]_i_219_n_0
    SLICE_X2Y136         MUXF8 (Prop_muxf8_I0_O)      0.075     8.821 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_87/O
                         net (fo=1, routed)           0.792     9.613    BTNU_DEBOUNCER/currentyPos_reg[5]_i_87_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I0_O)        0.230     9.843 r  BTNU_DEBOUNCER/currentyPos[5]_i_28/O
                         net (fo=1, routed)           0.000     9.843    BTNU_DEBOUNCER/currentyPos[5]_i_28_n_0
    SLICE_X3Y140         MUXF7 (Prop_muxf7_I1_O)      0.167    10.010 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_11/O
                         net (fo=1, routed)           0.906    10.916    BTNU_DEBOUNCER/currentyPos_reg[5]_i_11_n_0
    SLICE_X21Y140        LUT6 (Prop_lut6_I0_O)        0.229    11.145 r  BTNU_DEBOUNCER/currentyPos[5]_i_4/O
                         net (fo=1, routed)           1.300    12.446    BTNU_DEBOUNCER/currentyPos[5]_i_4_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I4_O)        0.097    12.543 r  BTNU_DEBOUNCER/currentyPos[5]_i_1/O
                         net (fo=5, routed)           0.758    13.301    DISPLAY_MEM[5]
    SLICE_X29Y72         FDRE                                         r  target1yPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.110    13.837    CLK_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  target1yPos_reg[5]/C
                         clock pessimism              0.159    13.996    
                         clock uncertainty           -0.035    13.961    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)       -0.049    13.912    target1yPos_reg[5]
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                         -13.301    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentyPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 1.868ns (20.288%)  route 7.340ns (79.712%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 13.835 - 10.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.220     4.099    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.860     5.352    BTNU_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.097     5.449 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.449    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     5.618 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.717     8.335    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X2Y136         LUT6 (Prop_lut6_I2_O)        0.225     8.560 r  BTNU_DEBOUNCER/currentyPos[5]_i_484/O
                         net (fo=1, routed)           0.000     8.560    BTNU_DEBOUNCER/currentyPos[5]_i_484_n_0
    SLICE_X2Y136         MUXF7 (Prop_muxf7_I1_O)      0.186     8.746 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_219/O
                         net (fo=1, routed)           0.000     8.746    BTNU_DEBOUNCER/currentyPos_reg[5]_i_219_n_0
    SLICE_X2Y136         MUXF8 (Prop_muxf8_I0_O)      0.075     8.821 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_87/O
                         net (fo=1, routed)           0.792     9.613    BTNU_DEBOUNCER/currentyPos_reg[5]_i_87_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I0_O)        0.230     9.843 r  BTNU_DEBOUNCER/currentyPos[5]_i_28/O
                         net (fo=1, routed)           0.000     9.843    BTNU_DEBOUNCER/currentyPos[5]_i_28_n_0
    SLICE_X3Y140         MUXF7 (Prop_muxf7_I1_O)      0.167    10.010 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_11/O
                         net (fo=1, routed)           0.906    10.916    BTNU_DEBOUNCER/currentyPos_reg[5]_i_11_n_0
    SLICE_X21Y140        LUT6 (Prop_lut6_I0_O)        0.229    11.145 r  BTNU_DEBOUNCER/currentyPos[5]_i_4/O
                         net (fo=1, routed)           1.300    12.446    BTNU_DEBOUNCER/currentyPos[5]_i_4_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I4_O)        0.097    12.543 r  BTNU_DEBOUNCER/currentyPos[5]_i_1/O
                         net (fo=5, routed)           0.764    13.307    DISPLAY_MEM[5]
    SLICE_X31Y72         FDRE                                         r  currentyPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.108    13.835    CLK_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  currentyPos_reg[5]/C
                         clock pessimism              0.159    13.994    
                         clock uncertainty           -0.035    13.959    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)       -0.034    13.925    currentyPos_reg[5]
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -13.307    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target2yPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 1.868ns (20.365%)  route 7.304ns (79.635%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 13.833 - 10.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.220     4.099    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.860     5.352    BTNU_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.097     5.449 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.449    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     5.618 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.717     8.335    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X2Y136         LUT6 (Prop_lut6_I2_O)        0.225     8.560 r  BTNU_DEBOUNCER/currentyPos[5]_i_484/O
                         net (fo=1, routed)           0.000     8.560    BTNU_DEBOUNCER/currentyPos[5]_i_484_n_0
    SLICE_X2Y136         MUXF7 (Prop_muxf7_I1_O)      0.186     8.746 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_219/O
                         net (fo=1, routed)           0.000     8.746    BTNU_DEBOUNCER/currentyPos_reg[5]_i_219_n_0
    SLICE_X2Y136         MUXF8 (Prop_muxf8_I0_O)      0.075     8.821 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_87/O
                         net (fo=1, routed)           0.792     9.613    BTNU_DEBOUNCER/currentyPos_reg[5]_i_87_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I0_O)        0.230     9.843 r  BTNU_DEBOUNCER/currentyPos[5]_i_28/O
                         net (fo=1, routed)           0.000     9.843    BTNU_DEBOUNCER/currentyPos[5]_i_28_n_0
    SLICE_X3Y140         MUXF7 (Prop_muxf7_I1_O)      0.167    10.010 r  BTNU_DEBOUNCER/currentyPos_reg[5]_i_11/O
                         net (fo=1, routed)           0.906    10.916    BTNU_DEBOUNCER/currentyPos_reg[5]_i_11_n_0
    SLICE_X21Y140        LUT6 (Prop_lut6_I0_O)        0.229    11.145 r  BTNU_DEBOUNCER/currentyPos[5]_i_4/O
                         net (fo=1, routed)           1.300    12.446    BTNU_DEBOUNCER/currentyPos[5]_i_4_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I4_O)        0.097    12.543 r  BTNU_DEBOUNCER/currentyPos[5]_i_1/O
                         net (fo=5, routed)           0.729    13.272    DISPLAY_MEM[5]
    SLICE_X31Y73         FDRE                                         r  target2yPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.106    13.833    CLK_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  target2yPos_reg[5]/C
                         clock pessimism              0.159    13.992    
                         clock uncertainty           -0.035    13.957    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)       -0.067    13.890    target2yPos_reg[5]
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target1yPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 2.061ns (22.633%)  route 7.045ns (77.367%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 13.837 - 10.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.220     4.099    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.860     5.352    BTNU_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.097     5.449 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.449    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.881 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[2]
                         net (fo=1284, routed)        2.223     8.104    BTNU_DEBOUNCER/target4xPos_reg[11][2]
    SLICE_X57Y134        MUXF7 (Prop_muxf7_S_O)       0.356     8.460 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_211/O
                         net (fo=1, routed)           0.000     8.460    BTNU_DEBOUNCER/currentyPos_reg[4]_i_211_n_0
    SLICE_X57Y134        MUXF8 (Prop_muxf8_I0_O)      0.076     8.536 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_83/O
                         net (fo=1, routed)           0.822     9.358    BTNU_DEBOUNCER/currentyPos_reg[4]_i_83_n_0
    SLICE_X54Y138        LUT6 (Prop_lut6_I0_O)        0.239     9.597 r  BTNU_DEBOUNCER/currentyPos[4]_i_27/O
                         net (fo=1, routed)           0.000     9.597    BTNU_DEBOUNCER/currentyPos[4]_i_27_n_0
    SLICE_X54Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     9.753 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_11/O
                         net (fo=1, routed)           0.613    10.366    BTNU_DEBOUNCER/currentyPos_reg[4]_i_11_n_0
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.215    10.581 r  BTNU_DEBOUNCER/currentyPos[4]_i_4/O
                         net (fo=1, routed)           1.549    12.130    BTNU_DEBOUNCER/currentyPos[4]_i_4_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.097    12.227 r  BTNU_DEBOUNCER/currentyPos[4]_i_1/O
                         net (fo=5, routed)           0.978    13.206    DISPLAY_MEM[4]
    SLICE_X29Y72         FDRE                                         r  target1yPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.110    13.837    CLK_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  target1yPos_reg[4]/C
                         clock pessimism              0.159    13.996    
                         clock uncertainty           -0.035    13.961    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)       -0.039    13.922    target1yPos_reg[4]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target3yPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 2.061ns (22.613%)  route 7.053ns (77.387%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 13.837 - 10.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.220     4.099    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.860     5.352    BTNU_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.097     5.449 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.449    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.881 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[2]
                         net (fo=1284, routed)        2.223     8.104    BTNU_DEBOUNCER/target4xPos_reg[11][2]
    SLICE_X57Y134        MUXF7 (Prop_muxf7_S_O)       0.356     8.460 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_211/O
                         net (fo=1, routed)           0.000     8.460    BTNU_DEBOUNCER/currentyPos_reg[4]_i_211_n_0
    SLICE_X57Y134        MUXF8 (Prop_muxf8_I0_O)      0.076     8.536 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_83/O
                         net (fo=1, routed)           0.822     9.358    BTNU_DEBOUNCER/currentyPos_reg[4]_i_83_n_0
    SLICE_X54Y138        LUT6 (Prop_lut6_I0_O)        0.239     9.597 r  BTNU_DEBOUNCER/currentyPos[4]_i_27/O
                         net (fo=1, routed)           0.000     9.597    BTNU_DEBOUNCER/currentyPos[4]_i_27_n_0
    SLICE_X54Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     9.753 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_11/O
                         net (fo=1, routed)           0.613    10.366    BTNU_DEBOUNCER/currentyPos_reg[4]_i_11_n_0
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.215    10.581 r  BTNU_DEBOUNCER/currentyPos[4]_i_4/O
                         net (fo=1, routed)           1.549    12.130    BTNU_DEBOUNCER/currentyPos[4]_i_4_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.097    12.227 r  BTNU_DEBOUNCER/currentyPos[4]_i_1/O
                         net (fo=5, routed)           0.986    13.214    DISPLAY_MEM[4]
    SLICE_X33Y70         FDRE                                         r  target3yPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.110    13.837    CLK_IBUF_BUFG
    SLICE_X33Y70         FDRE                                         r  target3yPos_reg[4]/C
                         clock pessimism              0.159    13.996    
                         clock uncertainty           -0.035    13.961    
    SLICE_X33Y70         FDRE (Setup_fdre_C_D)       -0.018    13.943    target3yPos_reg[4]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target2yPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 2.061ns (22.762%)  route 6.993ns (77.238%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 13.835 - 10.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.220     4.099    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.860     5.352    BTNU_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.097     5.449 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.449    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.881 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[2]
                         net (fo=1284, routed)        2.223     8.104    BTNU_DEBOUNCER/target4xPos_reg[11][2]
    SLICE_X57Y134        MUXF7 (Prop_muxf7_S_O)       0.356     8.460 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_211/O
                         net (fo=1, routed)           0.000     8.460    BTNU_DEBOUNCER/currentyPos_reg[4]_i_211_n_0
    SLICE_X57Y134        MUXF8 (Prop_muxf8_I0_O)      0.076     8.536 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_83/O
                         net (fo=1, routed)           0.822     9.358    BTNU_DEBOUNCER/currentyPos_reg[4]_i_83_n_0
    SLICE_X54Y138        LUT6 (Prop_lut6_I0_O)        0.239     9.597 r  BTNU_DEBOUNCER/currentyPos[4]_i_27/O
                         net (fo=1, routed)           0.000     9.597    BTNU_DEBOUNCER/currentyPos[4]_i_27_n_0
    SLICE_X54Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     9.753 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_11/O
                         net (fo=1, routed)           0.613    10.366    BTNU_DEBOUNCER/currentyPos_reg[4]_i_11_n_0
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.215    10.581 r  BTNU_DEBOUNCER/currentyPos[4]_i_4/O
                         net (fo=1, routed)           1.549    12.130    BTNU_DEBOUNCER/currentyPos[4]_i_4_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.097    12.227 r  BTNU_DEBOUNCER/currentyPos[4]_i_1/O
                         net (fo=5, routed)           0.927    13.154    DISPLAY_MEM[4]
    SLICE_X33Y72         FDRE                                         r  target2yPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.108    13.835    CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  target2yPos_reg[4]/C
                         clock pessimism              0.159    13.994    
                         clock uncertainty           -0.035    13.959    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)       -0.055    13.904    target2yPos_reg[4]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target4yPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 2.061ns (23.241%)  route 6.807ns (76.759%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 13.832 - 10.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.220     4.099    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.860     5.352    BTNU_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.097     5.449 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.449    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.881 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[2]
                         net (fo=1284, routed)        2.223     8.104    BTNU_DEBOUNCER/target4xPos_reg[11][2]
    SLICE_X57Y134        MUXF7 (Prop_muxf7_S_O)       0.356     8.460 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_211/O
                         net (fo=1, routed)           0.000     8.460    BTNU_DEBOUNCER/currentyPos_reg[4]_i_211_n_0
    SLICE_X57Y134        MUXF8 (Prop_muxf8_I0_O)      0.076     8.536 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_83/O
                         net (fo=1, routed)           0.822     9.358    BTNU_DEBOUNCER/currentyPos_reg[4]_i_83_n_0
    SLICE_X54Y138        LUT6 (Prop_lut6_I0_O)        0.239     9.597 r  BTNU_DEBOUNCER/currentyPos[4]_i_27/O
                         net (fo=1, routed)           0.000     9.597    BTNU_DEBOUNCER/currentyPos[4]_i_27_n_0
    SLICE_X54Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     9.753 r  BTNU_DEBOUNCER/currentyPos_reg[4]_i_11/O
                         net (fo=1, routed)           0.613    10.366    BTNU_DEBOUNCER/currentyPos_reg[4]_i_11_n_0
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.215    10.581 r  BTNU_DEBOUNCER/currentyPos[4]_i_4/O
                         net (fo=1, routed)           1.549    12.130    BTNU_DEBOUNCER/currentyPos[4]_i_4_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.097    12.227 r  BTNU_DEBOUNCER/currentyPos[4]_i_1/O
                         net (fo=5, routed)           0.740    12.968    DISPLAY_MEM[4]
    SLICE_X33Y74         FDRE                                         r  target4yPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.105    13.832    CLK_IBUF_BUFG
    SLICE_X33Y74         FDRE                                         r  target4yPos_reg[4]/C
                         clock pessimism              0.159    13.991    
                         clock uncertainty           -0.035    13.956    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)       -0.049    13.907    target4yPos_reg[4]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                  0.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 triggerLevel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            triggerLevel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.251ns (78.929%)  route 0.067ns (21.071%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  triggerLevel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  triggerLevel_reg[1]/Q
                         net (fo=6, routed)           0.067     1.645    triggerLevel_reg__0[1]
    SLICE_X32Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.690 r  triggerLevel[4]_i_5/O
                         net (fo=1, routed)           0.000     1.690    BTNU_DEBOUNCER/S[0]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.755 r  BTNU_DEBOUNCER/triggerLevel_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.755    BTNU_DEBOUNCER_n_27
    SLICE_X32Y68         FDRE                                         r  triggerLevel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.820     1.948    CLK_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  triggerLevel_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.105     1.555    triggerLevel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.250ns (70.730%)  route 0.103ns (29.270%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  LOAD_VALUE_SUBSAMPLE_reg[15]/Q
                         net (fo=1, routed)           0.103     1.721    GEN_CLK_SUBSAMPLE/Q[14]
    SLICE_X64Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.766 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_2/O
                         net (fo=1, routed)           0.000     1.766    GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_2_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.830 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_4
    SLICE_X64Y37         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.862     1.989    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[15]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.134     1.624    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target1xPos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.279ns (47.857%)  route 0.304ns (52.143%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.442    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.304     1.910    BTND_DEBOUNCER/btnD_DB
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.955 r  BTND_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     1.955    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.025 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[0]
                         net (fo=2564, routed)        0.000     2.025    currentxPos[0]
    SLICE_X35Y68         FDRE                                         r  target1xPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.819     1.947    CLK_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  target1xPos_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.102     1.800    target1xPos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentxPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.539%)  route 0.353ns (58.461%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.442    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X28Y61         FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  BTNU_DEBOUNCER/currentState_reg/Q
                         net (fo=32, routed)          0.353     1.936    BTNU_DEBOUNCER/btnU_DB
    SLICE_X37Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.981 r  BTNU_DEBOUNCER/currentxPos[4]_i_8/O
                         net (fo=1, routed)           0.000     1.981    BTND_DEBOUNCER/currentState_reg_0[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.046 r  BTND_DEBOUNCER/currentxPos_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.046    BTND_DEBOUNCER_n_7
    SLICE_X37Y57         FDRE                                         r  currentxPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.828     1.956    CLK_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  currentxPos_reg[5]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.105     1.812    currentxPos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CLK_SUBSAMPLE_ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SUBSAMPLE_ID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.093%)  route 0.168ns (47.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.586     1.469    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CLK_SUBSAMPLE_ID_reg[1]/Q
                         net (fo=19, routed)          0.168     1.778    FSM1/led_OBUF[1]
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.042     1.820 r  FSM1/CLK_SUBSAMPLE_ID[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    FSM1_n_0
    SLICE_X65Y29         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.855     1.982    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.107     1.576    CLK_SUBSAMPLE_ID_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentxPos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.292ns (47.499%)  route 0.323ns (52.501%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=122, routed)         0.323     1.905    BTND_DEBOUNCER/currentxPos_reg[0]_rep__15
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.045     1.950 r  BTND_DEBOUNCER/currentxPos[0]_i_9/O
                         net (fo=1, routed)           0.000     1.950    BTND_DEBOUNCER/currentxPos[0]_i_9_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.056 r  BTND_DEBOUNCER/currentxPos_reg[0]_i_1/O[1]
                         net (fo=22, routed)          0.000     2.056    BTND_DEBOUNCER_n_3
    SLICE_X37Y56         FDRE                                         r  currentxPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     1.957    CLK_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  currentxPos_reg[1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.102     1.810    currentxPos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.252ns (63.885%)  route 0.142ns (36.115%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  LOAD_VALUE_SUBSAMPLE_reg[13]/Q
                         net (fo=1, routed)           0.142     1.760    GEN_CLK_SUBSAMPLE/Q[12]
    SLICE_X64Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_4/O
                         net (fo=1, routed)           0.000     1.805    GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_4_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.871 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.871    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_6
    SLICE_X64Y37         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.862     1.989    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.134     1.624    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.256ns (64.899%)  route 0.138ns (35.101%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  LOAD_VALUE_SUBSAMPLE_reg[0]/Q
                         net (fo=1, routed)           0.138     1.754    GEN_CLK_SUBSAMPLE/Q[0]
    SLICE_X64Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.799 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.799    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.869 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_7
    SLICE_X64Y34         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.860     1.987    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X64Y34         FDRE (Hold_fdre_C_D)         0.134     1.622    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentxPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.249ns (40.294%)  route 0.369ns (59.706%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.442    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X28Y61         FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  BTNU_DEBOUNCER/currentState_reg/Q
                         net (fo=32, routed)          0.369     1.952    BTNU_DEBOUNCER/btnU_DB
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.997 r  BTNU_DEBOUNCER/currentxPos[0]_i_6/O
                         net (fo=1, routed)           0.000     1.997    BTND_DEBOUNCER/S[2]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.060 r  BTND_DEBOUNCER/currentxPos_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.060    BTND_DEBOUNCER_n_1
    SLICE_X37Y56         FDRE                                         r  currentxPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     1.957    CLK_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  currentxPos_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.105     1.813    currentxPos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.440    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y63         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  BTNU_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.115     1.697    BTNU_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  BTNU_DEBOUNCER/COUNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.805    BTNU_DEBOUNCER/COUNT_reg[12]_i_1__1_n_4
    SLICE_X29Y63         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.826     1.953    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X29Y63         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[15]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X29Y63         FDRE (Hold_fdre_C_D)         0.105     1.545    BTNU_DEBOUNCER/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000      XADC_X0Y0        SAMPLER/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y55     BTNC_DEBOUNCER/COUNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y57     BTNC_DEBOUNCER/COUNT_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y57     BTNC_DEBOUNCER/COUNT_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y58     BTNC_DEBOUNCER/COUNT_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y58     BTNC_DEBOUNCER/COUNT_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y58     BTNC_DEBOUNCER/COUNT_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y58     BTNC_DEBOUNCER/COUNT_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y64     BTND_DEBOUNCER/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y64     BTND_DEBOUNCER/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y64     BTND_DEBOUNCER/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y18     BTNL_DEBOUNCER/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y18     BTNL_DEBOUNCER/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y18     BTNL_DEBOUNCER/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y18     BTNL_DEBOUNCER/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y19     BTNL_DEBOUNCER/COUNT_reg[24]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y55     BTNC_DEBOUNCER/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y57     BTNC_DEBOUNCER/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y57     BTNC_DEBOUNCER/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y58     BTNC_DEBOUNCER/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y58     BTNC_DEBOUNCER/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y58     BTNC_DEBOUNCER/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y58     BTNC_DEBOUNCER/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y59     BTNC_DEBOUNCER/COUNT_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -3.484ns,  Total Violation      -10.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.484ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 2.480ns (19.511%)  route 10.231ns (80.489%))
  Logic Levels:           13  (CARRY4=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 13.099 - 9.259 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.218     4.097    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y61         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.393     4.490 r  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=67, routed)          1.927     6.417    VGA_CONTROLLER/p_0_in[3]
    SLICE_X31Y89         LUT4 (Prop_lut4_I0_O)        0.097     6.514 r  VGA_CONTROLLER/VGA_GREEN[3]_i_3615/O
                         net (fo=80, routed)          2.283     8.797    VGA_CONTROLLER/VGA_GREEN[3]_i_3615_n_0
    SLICE_X32Y148        MUXF8 (Prop_muxf8_S_O)       0.200     8.997 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1480/O
                         net (fo=1, routed)           0.783     9.780    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1480_n_0
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.239    10.019 r  VGA_CONTROLLER/VGA_GREEN[3]_i_623/O
                         net (fo=1, routed)           0.000    10.019    VGA_CONTROLLER/VGA_GREEN[3]_i_623_n_0
    SLICE_X28Y141        MUXF7 (Prop_muxf7_I1_O)      0.167    10.186 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_268/O
                         net (fo=1, routed)           1.962    12.148    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_268_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.229    12.377 r  VGA_CONTROLLER/VGA_GREEN[3]_i_130/O
                         net (fo=1, routed)           0.550    12.927    VGA_CONTROLLER/VGA_GREEN[3]_i_130_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.097    13.024 r  VGA_CONTROLLER/VGA_GREEN[3]_i_58/O
                         net (fo=4, routed)           0.927    13.951    VGA_CONTROLLER/VGA_GREEN[3]_i_58_n_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.097    14.048 r  VGA_CONTROLLER/VGA_GREEN[3]_i_69/O
                         net (fo=1, routed)           0.000    14.048    VGA_CONTROLLER/VGA_GREEN[3]_i_69_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    14.349 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.349    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.469 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_11/CO[1]
                         net (fo=1, routed)           0.610    15.079    VGA_CONTROLLER/VGA_GREEN_WAVEFORM7
    SLICE_X41Y70         LUT6 (Prop_lut6_I1_O)        0.249    15.328 r  VGA_CONTROLLER/VGA_GREEN[3]_i_4/O
                         net (fo=2, routed)           0.471    15.799    VGA_CONTROLLER/VGA_GREEN[3]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.097    15.896 f  VGA_CONTROLLER/VGA_GREEN[2]_i_23/O
                         net (fo=1, routed)           0.415    16.311    VGA_CONTROLLER/VGA_GREEN[2]_i_23_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.097    16.408 r  VGA_CONTROLLER/VGA_GREEN[2]_i_5/O
                         net (fo=1, routed)           0.304    16.711    VGA_CONTROLLER/VGA_GREEN[2]_i_5_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I4_O)        0.097    16.808 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    16.808    VGA_CONTROLLER_n_28
    SLICE_X30Y67         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.113    13.099    CLK_VGA
    SLICE_X30Y67         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism              0.229    13.328    
                         clock uncertainty           -0.072    13.256    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)        0.069    13.325    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                         -16.808    
  -------------------------------------------------------------------
                         slack                                 -3.484    

Slack (VIOLATED) :        -2.680ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.795ns  (logic 2.286ns (19.381%)  route 9.509ns (80.619%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 13.096 - 9.259 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.218     4.097    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y61         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.393     4.490 r  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=67, routed)          1.927     6.417    VGA_CONTROLLER/p_0_in[3]
    SLICE_X31Y89         LUT4 (Prop_lut4_I0_O)        0.097     6.514 r  VGA_CONTROLLER/VGA_GREEN[3]_i_3615/O
                         net (fo=80, routed)          2.283     8.797    VGA_CONTROLLER/VGA_GREEN[3]_i_3615_n_0
    SLICE_X32Y148        MUXF8 (Prop_muxf8_S_O)       0.200     8.997 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1480/O
                         net (fo=1, routed)           0.783     9.780    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1480_n_0
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.239    10.019 r  VGA_CONTROLLER/VGA_GREEN[3]_i_623/O
                         net (fo=1, routed)           0.000    10.019    VGA_CONTROLLER/VGA_GREEN[3]_i_623_n_0
    SLICE_X28Y141        MUXF7 (Prop_muxf7_I1_O)      0.167    10.186 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_268/O
                         net (fo=1, routed)           1.962    12.148    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_268_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.229    12.377 r  VGA_CONTROLLER/VGA_GREEN[3]_i_130/O
                         net (fo=1, routed)           0.550    12.927    VGA_CONTROLLER/VGA_GREEN[3]_i_130_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.097    13.024 r  VGA_CONTROLLER/VGA_GREEN[3]_i_58/O
                         net (fo=4, routed)           0.927    13.951    VGA_CONTROLLER/VGA_GREEN[3]_i_58_n_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.097    14.048 r  VGA_CONTROLLER/VGA_GREEN[3]_i_69/O
                         net (fo=1, routed)           0.000    14.048    VGA_CONTROLLER/VGA_GREEN[3]_i_69_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    14.349 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.349    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_27_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.469 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_11/CO[1]
                         net (fo=1, routed)           0.610    15.079    VGA_CONTROLLER/VGA_GREEN_WAVEFORM7
    SLICE_X41Y70         LUT6 (Prop_lut6_I1_O)        0.249    15.328 r  VGA_CONTROLLER/VGA_GREEN[3]_i_4/O
                         net (fo=2, routed)           0.468    15.796    VGA_CONTROLLER/VGA_GREEN[3]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.097    15.893 r  VGA_CONTROLLER/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.000    15.893    VGA_CONTROLLER_n_25
    SLICE_X36Y70         FDRE                                         r  VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.110    13.096    CLK_VGA
    SLICE_X36Y70         FDRE                                         r  VGA_GREEN_reg[3]/C
                         clock pessimism              0.159    13.255    
                         clock uncertainty           -0.072    13.183    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.030    13.213    VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                 -2.680    

Slack (VIOLATED) :        -2.478ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.431ns  (logic 2.396ns (20.961%)  route 9.035ns (79.040%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 13.091 - 9.259 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.375     4.255    VGA_CONTROLLER/CLK_VGA
    SLICE_X24Y107        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_fdre_C_Q)         0.341     4.596 r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__2/Q
                         net (fo=1048, routed)        3.817     8.413    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__2_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.097     8.510 r  VGA_CONTROLLER/VGA_GREEN[3]_i_11110/O
                         net (fo=1, routed)           0.000     8.510    VGA_CONTROLLER/VGA_GREEN[3]_i_11110_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.188     8.698 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_5405/O
                         net (fo=1, routed)           0.000     8.698    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_5405_n_0
    SLICE_X0Y35          MUXF8 (Prop_muxf8_I0_O)      0.076     8.774 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2357/O
                         net (fo=1, routed)           0.741     9.515    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2357_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.239     9.754 r  VGA_CONTROLLER/VGA_GREEN[3]_i_892/O
                         net (fo=1, routed)           0.000     9.754    VGA_CONTROLLER/VGA_GREEN[3]_i_892_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I0_O)      0.163     9.917 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_389/O
                         net (fo=1, routed)           0.000     9.917    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_389_n_0
    SLICE_X5Y40          MUXF8 (Prop_muxf8_I1_O)      0.072     9.989 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_177/O
                         net (fo=1, routed)           1.072    11.061    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_177_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.239    11.300 r  VGA_CONTROLLER/VGA_GREEN[3]_i_98/O
                         net (fo=1, routed)           0.689    11.990    VGA_CONTROLLER/VGA_GREEN[3]_i_98_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.097    12.087 r  VGA_CONTROLLER/VGA_GREEN[3]_i_48/O
                         net (fo=32, routed)          1.609    13.695    VGA_CONTROLLER/VGA_GREEN[3]_i_48_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I0_O)        0.097    13.792 r  VGA_CONTROLLER/VGA_BLUE[2]_i_40/O
                         net (fo=2, routed)           0.360    14.152    VGA_CONTROLLER/VGA_BLUE[2]_i_40_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.097    14.249 r  VGA_CONTROLLER/VGA_BLUE[2]_i_23/O
                         net (fo=1, routed)           0.000    14.249    VGA_CONTROLLER/VGA_BLUE[2]_i_23_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    14.591 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_6/CO[1]
                         net (fo=1, routed)           0.450    15.041    VGA_CONTROLLER/CONDITION_FOR_BLUE_RAINBOW2
    SLICE_X35Y71         LUT6 (Prop_lut6_I4_O)        0.251    15.292 r  VGA_CONTROLLER/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.297    15.589    VGA_CONTROLLER/VGA_BLUE[2]_i_2_n_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.097    15.686 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    15.686    VGA_CONTROLLER_n_27
    SLICE_X35Y71         FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.105    13.091    CLK_VGA
    SLICE_X35Y71         FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism              0.159    13.250    
                         clock uncertainty           -0.072    13.178    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)        0.030    13.208    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                         -15.686    
  -------------------------------------------------------------------
                         slack                                 -2.478    

Slack (VIOLATED) :        -2.312ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 2.394ns (21.241%)  route 8.877ns (78.759%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 13.097 - 9.259 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.375     4.255    VGA_CONTROLLER/CLK_VGA
    SLICE_X24Y107        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_fdre_C_Q)         0.341     4.596 r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__2/Q
                         net (fo=1048, routed)        3.817     8.413    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__2_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.097     8.510 r  VGA_CONTROLLER/VGA_GREEN[3]_i_11110/O
                         net (fo=1, routed)           0.000     8.510    VGA_CONTROLLER/VGA_GREEN[3]_i_11110_n_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I1_O)      0.188     8.698 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_5405/O
                         net (fo=1, routed)           0.000     8.698    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_5405_n_0
    SLICE_X0Y35          MUXF8 (Prop_muxf8_I0_O)      0.076     8.774 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2357/O
                         net (fo=1, routed)           0.741     9.515    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2357_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.239     9.754 r  VGA_CONTROLLER/VGA_GREEN[3]_i_892/O
                         net (fo=1, routed)           0.000     9.754    VGA_CONTROLLER/VGA_GREEN[3]_i_892_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I0_O)      0.163     9.917 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_389/O
                         net (fo=1, routed)           0.000     9.917    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_389_n_0
    SLICE_X5Y40          MUXF8 (Prop_muxf8_I1_O)      0.072     9.989 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_177/O
                         net (fo=1, routed)           1.072    11.061    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_177_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.239    11.300 r  VGA_CONTROLLER/VGA_GREEN[3]_i_98/O
                         net (fo=1, routed)           0.689    11.990    VGA_CONTROLLER/VGA_GREEN[3]_i_98_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.097    12.087 r  VGA_CONTROLLER/VGA_GREEN[3]_i_48/O
                         net (fo=32, routed)          1.374    13.461    VGA_CONTROLLER/VGA_GREEN[3]_i_48_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.097    13.558 r  VGA_CONTROLLER/VGA_RED[2]_i_65/O
                         net (fo=2, routed)           0.446    14.004    VGA_CONTROLLER/VGA_RED[2]_i_65_n_0
    SLICE_X36Y74         LUT3 (Prop_lut3_I0_O)        0.097    14.101 r  VGA_CONTROLLER/VGA_RED[2]_i_47/O
                         net (fo=1, routed)           0.000    14.101    VGA_CONTROLLER/VGA_RED[2]_i_47_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    14.443 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_20/CO[1]
                         net (fo=1, routed)           0.519    14.962    VGA_CONTROLLER/CONDITION_FOR_RED_RAINBOW3
    SLICE_X34Y70         LUT6 (Prop_lut6_I5_O)        0.249    15.211 r  VGA_CONTROLLER/VGA_RED[2]_i_5/O
                         net (fo=1, routed)           0.218    15.429    VGA_CONTROLLER/VGA_RED[2]_i_5_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.097    15.526 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    15.526    VGA_CONTROLLER_n_26
    SLICE_X33Y69         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.111    13.097    CLK_VGA
    SLICE_X33Y69         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism              0.159    13.256    
                         clock uncertainty           -0.072    13.184    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.030    13.214    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                 -2.312    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.972ns  (logic 0.535ns (6.711%)  route 7.437ns (93.289%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 13.241 - 9.259 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.208     4.087    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y71         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.341     4.428 f  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/Q
                         net (fo=103, routed)         2.801     7.229    VGA_CONTROLLER/h_cntr_reg_reg[5]_rep_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.097     7.326 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.327     7.653    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.097     7.750 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=51, routed)          4.310    12.060    VGA_CONTROLLER/eqOp2_in
    SLICE_X21Y121        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.255    13.241    VGA_CONTROLLER/CLK_VGA
    SLICE_X21Y121        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__4/C
                         clock pessimism              0.159    13.400    
                         clock uncertainty           -0.072    13.328    
    SLICE_X21Y121        FDRE (Setup_fdre_C_R)       -0.314    13.014    VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 0.535ns (6.882%)  route 7.239ns (93.118%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.236 - 9.259 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.208     4.087    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y71         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.341     4.428 f  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/Q
                         net (fo=103, routed)         2.801     7.229    VGA_CONTROLLER/h_cntr_reg_reg[5]_rep_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.097     7.326 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.327     7.653    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.097     7.750 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=51, routed)          4.111    11.862    VGA_CONTROLLER/eqOp2_in
    SLICE_X41Y121        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.250    13.236    VGA_CONTROLLER/CLK_VGA
    SLICE_X41Y121        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__2/C
                         clock pessimism              0.159    13.395    
                         clock uncertainty           -0.072    13.323    
    SLICE_X41Y121        FDRE (Setup_fdre_C_R)       -0.314    13.009    VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 0.535ns (6.882%)  route 7.239ns (93.118%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.236 - 9.259 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.208     4.087    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y71         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.341     4.428 f  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/Q
                         net (fo=103, routed)         2.801     7.229    VGA_CONTROLLER/h_cntr_reg_reg[5]_rep_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.097     7.326 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.327     7.653    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.097     7.750 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=51, routed)          4.111    11.862    VGA_CONTROLLER/eqOp2_in
    SLICE_X41Y121        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.250    13.236    VGA_CONTROLLER/CLK_VGA
    SLICE_X41Y121        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__3/C
                         clock pessimism              0.159    13.395    
                         clock uncertainty           -0.072    13.323    
    SLICE_X41Y121        FDRE (Setup_fdre_C_R)       -0.314    13.009    VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 0.535ns (6.875%)  route 7.246ns (93.125%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.250 - 9.259 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.208     4.087    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y71         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.341     4.428 f  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/Q
                         net (fo=103, routed)         2.801     7.229    VGA_CONTROLLER/h_cntr_reg_reg[5]_rep_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.097     7.326 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.327     7.653    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.097     7.750 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=51, routed)          4.119    11.869    VGA_CONTROLLER/eqOp2_in
    SLICE_X20Y112        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.264    13.250    VGA_CONTROLLER/CLK_VGA
    SLICE_X20Y112        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__7/C
                         clock pessimism              0.159    13.409    
                         clock uncertainty           -0.072    13.337    
    SLICE_X20Y112        FDRE (Setup_fdre_C_R)       -0.314    13.023    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__7
  -------------------------------------------------------------------
                         required time                         13.023    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 0.535ns (7.138%)  route 6.960ns (92.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 13.107 - 9.259 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.208     4.087    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y71         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.341     4.428 f  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/Q
                         net (fo=103, routed)         2.801     7.229    VGA_CONTROLLER/h_cntr_reg_reg[5]_rep_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.097     7.326 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.327     7.653    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.097     7.750 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=51, routed)          3.832    11.582    VGA_CONTROLLER/eqOp2_in
    SLICE_X15Y87         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.121    13.107    VGA_CONTROLLER/CLK_VGA
    SLICE_X15Y87         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/C
                         clock pessimism              0.213    13.320    
                         clock uncertainty           -0.072    13.248    
    SLICE_X15Y87         FDRE (Setup_fdre_C_R)       -0.314    12.934    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 0.535ns (7.110%)  route 6.989ns (92.890%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.253 - 9.259 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.208     4.087    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y71         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.341     4.428 f  VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/Q
                         net (fo=103, routed)         2.801     7.229    VGA_CONTROLLER/h_cntr_reg_reg[5]_rep_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.097     7.326 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.327     7.653    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.097     7.750 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=51, routed)          3.861    11.612    VGA_CONTROLLER/eqOp2_in
    SLICE_X21Y107        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.267    13.253    VGA_CONTROLLER/CLK_VGA
    SLICE_X21Y107        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__5/C
                         clock pessimism              0.159    13.412    
                         clock uncertainty           -0.072    13.340    
    SLICE_X21Y107        FDRE (Setup_fdre_C_R)       -0.314    13.026    VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__5
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  1.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.422%)  route 0.322ns (69.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.440    VGA_CONTROLLER/CLK_VGA
    SLICE_X47Y66         FDRE                                         r  VGA_CONTROLLER/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  VGA_CONTROLLER/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.322     1.904    VGA_vertSync
    SLICE_X33Y62         FDRE                                         r  VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.825     1.953    CLK_VGA
    SLICE_X33Y62         FDRE                                         r  VGA_VS_reg/C
                         clock pessimism             -0.249     1.704    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.070     1.774    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.432%)  route 0.169ns (54.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.561     1.444    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y55         FDRE                                         r  VGA_CONTROLLER/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  VGA_CONTROLLER/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.169     1.755    VGA_horzSync
    SLICE_X28Y54         FDRE                                         r  VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.831     1.958    CLK_VGA
    SLICE_X28Y54         FDRE                                         r  VGA_HS_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.070     1.530    VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.351%)  route 0.117ns (31.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.440    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  VGA_CONTROLLER/v_cntr_reg_reg[2]/Q
                         net (fo=48, routed)          0.117     1.698    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[2]
    SLICE_X45Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.809    VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X45Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.825     1.952    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y66         FDRE (Hold_fdre_C_D)         0.105     1.545    VGA_CONTROLLER/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.070%)  route 0.128ns (33.930%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.555     1.438    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  VGA_CONTROLLER/v_cntr_reg_reg[11]/Q
                         net (fo=29, routed)          0.128     1.707    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[11]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X45Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.822     1.950    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.105     1.543    VGA_CONTROLLER/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.733%)  route 0.122ns (32.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.556     1.439    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  VGA_CONTROLLER/v_cntr_reg_reg[4]/Q
                         net (fo=34, routed)          0.122     1.702    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[4]
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X45Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.823     1.951    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.105     1.544    VGA_CONTROLLER/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.733%)  route 0.122ns (32.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.555     1.438    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  VGA_CONTROLLER/v_cntr_reg_reg[8]/Q
                         net (fo=36, routed)          0.122     1.701    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[8]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.816 r  VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.816    VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X45Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.822     1.950    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.105     1.543    VGA_CONTROLLER/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.274ns (65.912%)  route 0.142ns (34.088%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.440    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y63         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  VGA_CONTROLLER/h_cntr_reg_reg[10]/Q
                         net (fo=50, routed)          0.142     1.746    VGA_CONTROLLER/p_0_in[10]
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.856 r  VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X30Y63         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.824     1.952    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y63         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.134     1.574    VGA_CONTROLLER/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.249ns (64.129%)  route 0.139ns (35.871%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.556     1.439    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  VGA_CONTROLLER/v_cntr_reg_reg[7]/Q
                         net (fo=34, routed)          0.139     1.720    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[7]
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X45Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.823     1.951    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.105     1.544    VGA_CONTROLLER/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.274ns (65.195%)  route 0.146ns (34.805%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.558     1.441    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y62         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  VGA_CONTROLLER/h_cntr_reg_reg[6]/Q
                         net (fo=133, routed)         0.146     1.752    VGA_CONTROLLER/p_0_in[6]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  VGA_CONTROLLER/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    VGA_CONTROLLER/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X30Y62         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.825     1.953    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y62         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.134     1.575    VGA_CONTROLLER/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.285ns (70.951%)  route 0.117ns (29.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.440    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  VGA_CONTROLLER/v_cntr_reg_reg[2]/Q
                         net (fo=48, routed)          0.117     1.698    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[2]
    SLICE_X45Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.842 r  VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.842    VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X45Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.825     1.952    VGA_CONTROLLER/CLK_VGA
    SLICE_X45Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y66         FDRE (Hold_fdre_C_D)         0.105     1.545    VGA_CONTROLLER/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         9.259       7.667      BUFGCTRL_X0Y2    PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X30Y61     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X40Y112    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y53     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y50     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y90     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X34Y98     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__3/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y87     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y50     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__5/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y61     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y112    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y63     VGA_CONTROLLER/h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y63     VGA_CONTROLLER/h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y61     VGA_CONTROLLER/h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y61     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y61     VGA_CONTROLLER/h_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y61     VGA_CONTROLLER/h_cntr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y62     VGA_CONTROLLER/h_cntr_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y62     VGA_CONTROLLER/h_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y77     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X20Y112    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y101    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y77     VGA_CONTROLLER/h_cntr_reg_reg[3]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y71     VGA_CONTROLLER/h_cntr_reg_reg[5]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y112    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y53     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y50     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y90     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X34Y98     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    PIXEL_CLOCK_GENERATOR/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -5.231ns,  Total Violation      -11.490ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.231ns  (required time - arrival time)
  Source:                 currentxPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        5.392ns  (logic 2.438ns (45.217%)  route 2.954ns (54.783%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 124.210 - 120.370 ) 
    Source Clock Delay      (SCD):    4.101ns = ( 124.101 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.222   124.101    CLK_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  currentxPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.341   124.442 r  currentxPos_reg[2]/Q
                         net (fo=1309, routed)        0.733   125.176    currentxPos_reg[2]
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509   125.685 r  VGA_GREEN_reg[2]_i_301/CO[3]
                         net (fo=1, routed)           0.000   125.685    VGA_GREEN_reg[2]_i_301_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234   125.919 r  VGA_GREEN_reg[2]_i_300/O[3]
                         net (fo=1, routed)           0.667   126.586    VGA_CONTROLLER/CONDITION_FOR_DIGIT13[7]
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.234   126.820 r  VGA_CONTROLLER/VGA_GREEN[2]_i_193/O
                         net (fo=1, routed)           0.000   126.820    VGA_CONTROLLER/VGA_GREEN[2]_i_193_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286   127.106 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_105/CO[3]
                         net (fo=1, routed)           0.000   127.106    VGA_CONTROLLER/VGA_GREEN_reg[2]_i_105_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   127.290 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_52/CO[0]
                         net (fo=4, routed)           0.427   127.716    digit8/h_cntr_reg_reg[11][0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I1_O)        0.262   127.978 r  digit8/VGA_GREEN[2]_i_121/O
                         net (fo=1, routed)           0.288   128.266    digit7/thirdDigit_reg[1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.097   128.363 f  digit7/VGA_GREEN[2]_i_57/O
                         net (fo=1, routed)           0.206   128.569    VGA_CONTROLLER/thirdDigit_reg[1]
    SLICE_X30Y67         LUT6 (Prop_lut6_I3_O)        0.097   128.666 r  VGA_CONTROLLER/VGA_GREEN[2]_i_21/O
                         net (fo=1, routed)           0.273   128.939    VGA_CONTROLLER/VGA_GREEN[2]_i_21_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I4_O)        0.097   129.036 r  VGA_CONTROLLER/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.360   129.396    VGA_CONTROLLER/VGA_GREEN[2]_i_4_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I2_O)        0.097   129.493 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   129.493    VGA_CONTROLLER_n_28
    SLICE_X30Y67         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.113   124.210    CLK_VGA
    SLICE_X30Y67         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism              0.153   124.363    
                         clock uncertainty           -0.170   124.193    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)        0.069   124.262    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        124.262    
                         arrival time                        -129.493    
  -------------------------------------------------------------------
                         slack                                 -5.231    

Slack (VIOLATED) :        -3.300ns  (required time - arrival time)
  Source:                 currentxPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.420ns  (logic 1.034ns (30.237%)  route 2.386ns (69.763%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 124.208 - 120.370 ) 
    Source Clock Delay      (SCD):    4.101ns = ( 124.101 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.222   124.101    CLK_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  currentxPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.341   124.442 r  currentxPos_reg[4]/Q
                         net (fo=188, routed)         1.121   125.564    VGA_CONTROLLER/currentxPos_reg[4]
    SLICE_X34Y68         LUT6 (Prop_lut6_I3_O)        0.097   125.661 r  VGA_CONTROLLER/VGA_RED[2]_i_33/O
                         net (fo=1, routed)           0.000   125.661    VGA_CONTROLLER/VGA_RED[2]_i_33_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   126.063 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           1.047   127.109    VGA_CONTROLLER/VGA_RED_reg[2]_i_17_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.097   127.206 r  VGA_CONTROLLER/VGA_RED[2]_i_5/O
                         net (fo=1, routed)           0.218   127.424    VGA_CONTROLLER/VGA_RED[2]_i_5_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.097   127.521 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   127.521    VGA_CONTROLLER_n_26
    SLICE_X33Y69         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.111   124.208    CLK_VGA
    SLICE_X33Y69         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism              0.153   124.361    
                         clock uncertainty           -0.170   124.191    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.030   124.221    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        124.221    
                         arrival time                        -127.521    
  -------------------------------------------------------------------
                         slack                                 -3.300    

Slack (VIOLATED) :        -2.959ns  (required time - arrival time)
  Source:                 target2yPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.090ns  (logic 1.193ns (38.607%)  route 1.897ns (61.393%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 124.202 - 120.370 ) 
    Source Clock Delay      (SCD):    4.084ns = ( 124.084 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.205   124.084    CLK_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  target2yPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.393   124.477 r  target2yPos_reg[3]/Q
                         net (fo=1, routed)           0.598   125.075    VGA_CONTROLLER/target2yPos_reg[7][3]
    SLICE_X33Y72         LUT6 (Prop_lut6_I5_O)        0.097   125.172 r  VGA_CONTROLLER/VGA_GREEN[2]_i_153/O
                         net (fo=1, routed)           0.000   125.172    VGA_CONTROLLER/VGA_GREEN[2]_i_153_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   125.584 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.525   126.109    VGA_CONTROLLER/CONDITION_FOR_TARGET_23
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.097   126.206 r  VGA_CONTROLLER/VGA_GREEN[2]_i_30/O
                         net (fo=1, routed)           0.454   126.660    VGA_CONTROLLER/VGA_GREEN[2]_i_30_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.097   126.757 f  VGA_CONTROLLER/VGA_GREEN[2]_i_6/O
                         net (fo=2, routed)           0.321   127.078    VGA_CONTROLLER/VGA_GREEN[2]_i_6_n_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I4_O)        0.097   127.175 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   127.175    VGA_CONTROLLER_n_27
    SLICE_X35Y71         FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          1.105   124.202    CLK_VGA
    SLICE_X35Y71         FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism              0.153   124.355    
                         clock uncertainty           -0.170   124.185    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)        0.030   124.215    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        124.215    
                         arrival time                        -127.175    
  -------------------------------------------------------------------
                         slack                                 -2.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 target4xPos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.346ns (39.722%)  route 0.525ns (60.278%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  target4xPos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  target4xPos_reg[11]/Q
                         net (fo=1, routed)           0.107     1.682    VGA_CONTROLLER/target4xPos_reg[11][11]
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.727 r  VGA_CONTROLLER/VGA_BLUE[2]_i_11/O
                         net (fo=1, routed)           0.000     1.727    VGA_CONTROLLER/VGA_BLUE[2]_i_11_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.842 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.418     2.260    VGA_CONTROLLER/VGA_BLUE_reg[2]_i_4_n_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I3_O)        0.045     2.305 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.305    VGA_CONTROLLER_n_27
    SLICE_X35Y71         FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.817     1.944    CLK_VGA
    SLICE_X35Y71         FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.700    
                         clock uncertainty            0.170     1.870    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.091     1.961    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 currentyPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.391ns (38.984%)  route 0.612ns (61.016%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  currentyPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  currentyPos_reg[6]/Q
                         net (fo=1, routed)           0.133     1.709    VGA_CONTROLLER/currentyPos_reg[7][6]
    SLICE_X31Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.754 r  VGA_CONTROLLER/VGA_RED[2]_i_36/O
                         net (fo=1, routed)           0.000     1.754    VGA_CONTROLLER/VGA_RED[2]_i_36_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.869 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.370     2.239    VGA_CONTROLLER/CONDITION_FOR_TARGET_CURRENT3
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.045     2.284 r  VGA_CONTROLLER/VGA_RED[2]_i_5/O
                         net (fo=1, routed)           0.109     2.392    VGA_CONTROLLER/VGA_RED[2]_i_5_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.045     2.437 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.437    VGA_CONTROLLER_n_26
    SLICE_X33Y69         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.819     1.947    CLK_VGA
    SLICE_X33Y69         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.170     1.873    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.091     1.964    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 target2xPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.476ns (39.753%)  route 0.721ns (60.247%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    CLK_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  target2xPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  target2xPos_reg[3]/Q
                         net (fo=1, routed)           0.099     1.672    VGA_CONTROLLER/target2xPos_reg[11][3]
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.717 r  VGA_CONTROLLER/VGA_GREEN[2]_i_157/O
                         net (fo=1, routed)           0.000     1.717    VGA_CONTROLLER/VGA_GREEN[2]_i_157_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.872 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.218     2.090    VGA_CONTROLLER/VGA_GREEN_reg[2]_i_77_n_0
    SLICE_X33Y71         LUT3 (Prop_lut3_I2_O)        0.045     2.135 r  VGA_CONTROLLER/VGA_GREEN[2]_i_30/O
                         net (fo=1, routed)           0.213     2.348    VGA_CONTROLLER/VGA_GREEN[2]_i_30_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.393 f  VGA_CONTROLLER/VGA_GREEN[2]_i_6/O
                         net (fo=2, routed)           0.192     2.585    VGA_CONTROLLER/VGA_GREEN[2]_i_6_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.630 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.630    VGA_CONTROLLER_n_28
    SLICE_X30Y67         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=58, routed)          0.821     1.949    CLK_VGA
    SLICE_X30Y67         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.170     1.875    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.120     1.995    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.635    





