importComponent entered
current xml node is id:xps_mailbox_0 class:xps_mailbox
importComponent entered
current xml node is id:mb_plb_1 class:plb_v46
importComponent entered
current xml node is id:mb_plb class:plb_v46
importComponent entered
current xml node is id:proc_sys_reset_0 class:proc_sys_reset
importComponent entered
current xml node is id:microblaze_1 class:microblaze
importComponent entered
current xml node is id:microblaze_0 class:microblaze
importComponent entered
current xml node is id:mdm_0 class:mdm
importComponent entered
current xml node is id:lmb_bram_1 class:bram_block
importComponent entered
current xml node is id:lmb_bram class:bram_block
importComponent entered
current xml node is id:ilmb_cntlr_1 class:lmb_bram_if_cntlr
importComponent entered
current xml node is id:ilmb_cntlr class:lmb_bram_if_cntlr
importComponent entered
current xml node is id:ilmb_1 class:lmb_v10
importComponent entered
current xml node is id:ilmb class:lmb_v10
importComponent entered
current xml node is id:dlmb_cntlr_1 class:lmb_bram_if_cntlr
importComponent entered
current xml node is id:dlmb_cntlr class:lmb_bram_if_cntlr
importComponent entered
current xml node is id:dlmb_1 class:lmb_v10
importComponent entered
current xml node is id:dlmb class:lmb_v10
importComponent entered
current xml node is id:clock_generator_0 class:clock_generator
importComponent entered
current xml node is id:ddr2_sdram class:mpmc
importComponent entered
current xml node is id:Intr_Main class:xps_intc
importComponent entered
current xml node is id:Intr_Access class:xps_intc
importComponent entered
current xml node is id:npi_coreA_0 class:npi_coreA
importComponent entered
current xml node is id:npi_coreC_0 class:npi_coreC
importComponent entered
current xml node is id:npi_coreD_0 class:npi_coreD
importComponent entered
current xml node is id:npi_coreE_0 class:npi_coreE
importGlobalPort entered
fpga_0_clk_1_sys_clk_pin
fpga_0_clk_1_sys_clk_pin
100000000 CLK_FREQ
CLK SIGIS
I DIR
importGlobalPort entered
fpga_0_rst_1_sys_rst_pin
fpga_0_rst_1_sys_rst_pin
RST SIGIS
I DIR
0 RST_POLARITY
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_Clk_pin
fpga_0_DDR2_SDRAM_DDR2_Clk_pin
O DIR
[1:0] VEC
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin
fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin
O DIR
[1:0] VEC
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_CE_pin
fpga_0_DDR2_SDRAM_DDR2_CE_pin
O DIR
[1:0] VEC
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_CS_n_pin
fpga_0_DDR2_SDRAM_DDR2_CS_n_pin
O DIR
[1:0] VEC
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_ODT_pin
fpga_0_DDR2_SDRAM_DDR2_ODT_pin
O DIR
[1:0] VEC
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
O DIR
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
O DIR
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
O DIR
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin
fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin
O DIR
[1:0] VEC
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_Addr_pin
fpga_0_DDR2_SDRAM_DDR2_Addr_pin
O DIR
[12:0] VEC
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_DQ_pin
fpga_0_DDR2_SDRAM_DDR2_DQ_pin
IO DIR
[63:0] VEC
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_DM_pin
fpga_0_DDR2_SDRAM_DDR2_DM_pin
O DIR
[7:0] VEC
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_DQS_pin
fpga_0_DDR2_SDRAM_DDR2_DQS_pin
IO DIR
[7:0] VEC
importGlobalPort entered
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin
IO DIR
[7:0] VEC
Source is a Global Port, Target is a Component intance
fpga_0_clk_1_sys_clk_pin on self
clock_generator_0 on CLKIN
Source is a Global Port, Target is a Component intance
fpga_0_rst_1_sys_rst_pin on self
proc_sys_reset_0 on Ext_Reset_In
Source is a Global Port, Target is a Component intance
fpga_0_rst_1_sys_rst_pin on self
clock_generator_0 on RST
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_Clk_pin on self
ddr2_sdram on DDR2_Clk
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin on self
ddr2_sdram on DDR2_Clk_n
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_CE_pin on self
ddr2_sdram on DDR2_CE
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_CS_n_pin on self
ddr2_sdram on DDR2_CS_n
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_ODT_pin on self
ddr2_sdram on DDR2_ODT
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin on self
ddr2_sdram on DDR2_RAS_n
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin on self
ddr2_sdram on DDR2_CAS_n
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_WE_n_pin on self
ddr2_sdram on DDR2_WE_n
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin on self
ddr2_sdram on DDR2_BankAddr
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_Addr_pin on self
ddr2_sdram on DDR2_Addr
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_DQ_pin on self
ddr2_sdram on DDR2_DQ
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_DM_pin on self
ddr2_sdram on DDR2_DM
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_DQS_pin on self
ddr2_sdram on DDR2_DQS
Source is a Global Port, Target is a Component intance
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin on self
ddr2_sdram on DDR2_DQS_n

-------
device to device connectionmicroblaze_0 on DPLB
mb_plb on self
device to bus connection
assigned to mb_plb
----------------

-------
device to device connectionmicroblaze_0 on ILMB
ilmb on self
device to bus connection
assigned to ilmb
----------------

-------
device to device connectionmicroblaze_0 on DLMB
dlmb on self
device to bus connection
assigned to dlmb
----------------

-------
device to device connectionmicroblaze_0 on DEBUG
mdm_0 on MBDEBUG_0
point to point bus connection
assigned to pp_bus_conn_2
----------------

-------
device to device connectionmicroblaze_0 on INTERRUPT
Intr_Access on Irq
port to port connection
sigis: INTERRUPT
sigis: INTERRUPT
both assigned to pp_port_conn_3
----------------

-------
device to device connectiondlmb_cntlr on SLMB
dlmb on self
device to bus connection
assigned to dlmb
----------------

-------
device to device connectiondlmb_cntlr on BRAM_PORT
lmb_bram on PORTB
point to point bus connection
assigned to pp_bus_conn_4
----------------

-------
device to device connectionilmb_cntlr on SLMB
ilmb on self
device to bus connection
assigned to ilmb
----------------

-------
device to device connectionilmb_cntlr on BRAM_PORT
lmb_bram on PORTA
point to point bus connection
assigned to pp_bus_conn_5
----------------

-------
device to device connectionmicroblaze_1 on DPLB
mb_plb_1 on self
device to bus connection
assigned to mb_plb_1
----------------

-------
device to device connectionmicroblaze_1 on ILMB
ilmb_1 on self
device to bus connection
assigned to ilmb_1
----------------

-------
device to device connectionmicroblaze_1 on DLMB
dlmb_1 on self
device to bus connection
assigned to dlmb_1
----------------

-------
device to device connectionmicroblaze_1 on DEBUG
mdm_0 on MBDEBUG_1
point to point bus connection
assigned to pp_bus_conn_6
----------------

-------
device to device connectionmicroblaze_1 on INTERRUPT
Intr_Main on Irq
port to port connection
sigis: INTERRUPT
sigis: INTERRUPT
both assigned to pp_port_conn_7
----------------

-------
device to device connectiondlmb_cntlr_1 on SLMB
dlmb_1 on self
device to bus connection
assigned to dlmb_1
----------------

-------
device to device connectiondlmb_cntlr_1 on BRAM_PORT
lmb_bram_1 on PORTB
point to point bus connection
assigned to pp_bus_conn_8
----------------

-------
device to device connectionilmb_cntlr_1 on SLMB
ilmb_1 on self
device to bus connection
assigned to ilmb_1
----------------

-------
device to device connectionilmb_cntlr_1 on BRAM_PORT
lmb_bram_1 on PORTA
point to point bus connection
assigned to pp_bus_conn_9
----------------

-------
device to device connectionmdm_0 on SPLB
mb_plb_1 on self
device to bus connection
assigned to mb_plb_1
----------------

-------
device to device connectionmdm_0 on Debug_SYS_Rst
proc_sys_reset_0 on MB_Debug_Sys_Rst
port to port connection
sigis: 
sigis: RST
both assigned to pp_port_conn_10
----------------

-------
device to device connectionIntr_Access on SPLB
mb_plb on self
device to bus connection
assigned to mb_plb
----------------

-------
device to device connectionIntr_Main on SPLB
mb_plb_1 on self
device to bus connection
assigned to mb_plb_1
----------------

-------
device to device connectionxps_mailbox_0 on SPLB1
mb_plb_1 on self
device to bus connection
assigned to mb_plb_1
----------------

-------
device to device connectionxps_mailbox_0 on SPLB0
mb_plb on self
device to bus connection
assigned to mb_plb
----------------

-------
device to device connectionxps_mailbox_0 on Interrupt_1
Intr_Main on Intr
port to port connection
sigis: INTERRUPT
sigis: INTERRUPT
both assigned to pp_port_conn_11
----------------

-------
device to device connectionxps_mailbox_0 on Interrupt_0
Intr_Access on Intr
port to port connection
sigis: INTERRUPT
sigis: INTERRUPT
both assigned to pp_port_conn_12
----------------

-------
device to device connectionddr2_sdram on SPLB1
mb_plb on self
device to bus connection
assigned to mb_plb
----------------

-------
device to device connectionddr2_sdram on SPLB0
mb_plb_1 on self
device to bus connection
assigned to mb_plb_1
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
ddr2_sdram on MPMC_Clk0_DIV2
port to port connection
sigis: CLK
sigis: CLK
both assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT1
ddr2_sdram on MPMC_Clk90
port to port connection
sigis: CLK
sigis: CLK
both assigned to pp_port_conn_14
----------------

-------
device to device connectionclock_generator_0 on CLKOUT2
ddr2_sdram on MPMC_Clk0
port to port connection
sigis: CLK
sigis: CLK
both assigned to pp_port_conn_15
----------------

-------
device to device connectionclock_generator_0 on CLKOUT2
ddr2_sdram on MPMC_Clk_200MHz
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_15
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
npi_coreA_0 on XIL_NPI_Clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
npi_coreD_0 on XIL_NPI_Clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
npi_coreE_0 on XIL_NPI_Clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
dlmb on LMB_Clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
dlmb_1 on LMB_Clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
ilmb on LMB_Clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
ilmb_1 on LMB_Clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
mb_plb on PLB_Clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
mb_plb_1 on PLB_Clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
xps_mailbox_0 on FSL_Clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on CLKOUT0
proc_sys_reset_0 on Slowest_sync_clk
port to port connection
sigis: CLK
sigis: CLK
source interface name already assigned to pp_port_conn_13
----------------

-------
device to device connectionclock_generator_0 on LOCKED
proc_sys_reset_0 on Dcm_locked
port to port connection
sigis: 
sigis: 
both assigned to pp_port_conn_28
----------------

-------
device to device connectionproc_sys_reset_0 on MB_Reset
microblaze_0 on MB_RESET
port to port connection
sigis: RST
sigis: RST
both assigned to pp_port_conn_29
----------------

-------
device to device connectionproc_sys_reset_0 on MB_Reset
microblaze_1 on MB_RESET
port to port connection
sigis: RST
sigis: RST
source interface name already assigned to pp_port_conn_29
----------------

-------
device to device connectionproc_sys_reset_0 on Bus_Struct_Reset
mb_plb on SYS_Rst
port to port connection
sigis: RST
sigis: RST
both assigned to pp_port_conn_31
----------------

-------
device to device connectionproc_sys_reset_0 on Bus_Struct_Reset
mb_plb_1 on SYS_Rst
port to port connection
sigis: RST
sigis: RST
source interface name already assigned to pp_port_conn_31
----------------

-------
device to device connectionproc_sys_reset_0 on Bus_Struct_Reset
ilmb on SYS_Rst
port to port connection
sigis: RST
sigis: 
source interface name already assigned to pp_port_conn_31
----------------

-------
device to device connectionproc_sys_reset_0 on Bus_Struct_Reset
ilmb_1 on SYS_Rst
port to port connection
sigis: RST
sigis: 
source interface name already assigned to pp_port_conn_31
----------------

-------
device to device connectionproc_sys_reset_0 on Bus_Struct_Reset
dlmb on SYS_Rst
port to port connection
sigis: RST
sigis: 
source interface name already assigned to pp_port_conn_31
----------------

-------
device to device connectionproc_sys_reset_0 on Bus_Struct_Reset
dlmb_1 on SYS_Rst
port to port connection
sigis: RST
sigis: 
source interface name already assigned to pp_port_conn_31
----------------

-------
device to device connectionproc_sys_reset_0 on Peripheral_Reset
ddr2_sdram on MPMC_Rst
port to port connection
sigis: RST
sigis: RST
both assigned to pp_port_conn_37
----------------

-------
device to device connectionnpi_coreE_0 on SPLB
mb_plb_1 on self
device to bus connection
assigned to mb_plb_1
----------------

-------
device to device connectionnpi_coreE_0 on INT_DONE
Intr_Main on Intr
port to port connection
sigis: INTERRUPT
sigis: INTERRUPT
destination interface name already assigned to pp_port_conn_11
	but it is an interrupt, therefore compound----------------

-------
device to device connectionnpi_coreE_0 on XIL_NPI
ddr2_sdram on MPMC_PIM4
point to point bus connection
assigned to pp_bus_conn_39
----------------

-------
device to device connectionnpi_coreD_0 on SPLB
mb_plb_1 on self
device to bus connection
assigned to mb_plb_1
----------------

-------
device to device connectionnpi_coreD_0 on INT_DONE
Intr_Main on Intr
port to port connection
sigis: INTERRUPT
sigis: INTERRUPT
destination interface name already assigned to pp_port_conn_11&interrupt_conn_38
	but it is an interrupt, therefore compound----------------

-------
device to device connectionnpi_coreD_0 on XIL_NPI
ddr2_sdram on MPMC_PIM3
point to point bus connection
assigned to pp_bus_conn_41
----------------

-------
device to device connectionnpi_coreA_0 on SPLB
mb_plb_1 on self
device to bus connection
assigned to mb_plb_1
----------------

-------
device to device connectionnpi_coreA_0 on INT_DONE
Intr_Main on Intr
port to port connection
sigis: INTERRUPT
sigis: INTERRUPT
destination interface name already assigned to pp_port_conn_11&interrupt_conn_38&interrupt_conn_40
	but it is an interrupt, therefore compound----------------

-------
device to device connectionnpi_coreA_0 on XIL_NPI
ddr2_sdram on MPMC_PIM2
point to point bus connection
assigned to pp_bus_conn_43
----------------
importsmssdefaults entered
IMPORTED ARCH PRINTED ON restemp.mhs
printing mss...
mss file printed on restemp.mss
printing xmp..
	importing defaults for processor..
SwProj: TestApp_Memory_microblaze_0
Processor: microblaze_0
Executable: TestApp_Memory_microblaze_0/executable.elf
LinkerScript: TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld
Header: Software/Software_Cores.h
Source: Software/microblaze_0_Cores.c
Source: Software/microblaze_0_Main.c
Source: Software/MailBox_SW.c
DefaultInit: EXECUTABLE
InitBram: 1
Active: 1
CompilerOptLevel: 0
GlobPtrOpt: 0
DebugSym: 1		
ProfileFlag: 0
ProgStart: 
StackSize: 
HeapSize: 
ProgCCFlags: 
CompileInXps: 1
NonXpsApp: 0
SwProj: TestApp_Memory_microblaze_1
Processor: microblaze_1
Executable: TestApp_Memory_microblaze_1/executable.elf
LinkerScript: TestApp_Memory_microblaze_1/src/TestApp_Memory_LinkScr.ld
Header: Software/Hardware_Cores.h
Header: Software/Software_Cores.h
Source: Software/scheduler.c
Source: Software/scheduler_HW_Cores.c
Source: Software/scheduler_HW_Interrupt.c
Source: Software/scheduler_SW_Cores.c
Source: Software/scheduler_MailBox_SW.c
SearchIncl: drivers/em_bridge_npi_v1_00_a/src/
DefaultInit: EXECUTABLE
InitBram: 1
Active: 1
CompilerOptLevel: 0
GlobPtrOpt: 0
DebugSym: 1		
ProfileFlag: 0
ProgStart: 
StackSize: 
HeapSize: 
ProgCCFlags: 
CompileInXps: 1
NonXpsApp: 0

swprojects imported
