Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jan 10 23:25:42 2022
| Host         : DESKTOP-KSBSOAV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4_control_sets_placed.rpt
| Design       : nexys4
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                           | vgaPM/c1/vsync0           |                1 |              1 |
|  clk_IBUF_BUFG |                           | vgaPM/c1/hsync0           |                1 |              1 |
|  clk_IBUF_BUFG |                           | vgaPM/c1/HPOS[10]_i_1_n_0 |                4 |             11 |
|  clk_IBUF_BUFG | vgaPM/c1/HPOS[10]_i_1_n_0 | vgaPM/c1/VPOS             |                3 |             11 |
|  clk_IBUF_BUFG |                           | vgaPM/c1/r0               |                4 |             12 |
+----------------+---------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 11     |                     2 |
| 12     |                     1 |
+--------+-----------------------+


