Timing Analyzer report for usb_seg_top
Fri Oct 09 00:53:34 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_sys'
 13. Slow 1200mV 85C Model Hold: 'clk_sys'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_sys'
 22. Slow 1200mV 0C Model Hold: 'clk_sys'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_sys'
 30. Fast 1200mV 0C Model Hold: 'clk_sys'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; usb_seg_top                                         ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU484C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   1.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk_sys    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_sys } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 221.78 MHz ; 221.78 MHz      ; clk_sys    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clk_sys ; -3.509 ; -291.988         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clk_sys ; 0.437 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clk_sys ; -3.000 ; -209.693                       ;
+---------+--------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_sys'                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.509 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.430      ;
; -3.500 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.421      ;
; -3.463 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.385      ;
; -3.454 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.376      ;
; -3.432 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.353      ;
; -3.432 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.353      ;
; -3.432 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.353      ;
; -3.419 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.341      ;
; -3.416 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.338      ;
; -3.402 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.323      ;
; -3.396 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.318      ;
; -3.396 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.318      ;
; -3.396 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.318      ;
; -3.394 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.315      ;
; -3.394 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.315      ;
; -3.394 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.315      ;
; -3.393 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.314      ;
; -3.370 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.291      ;
; -3.370 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.291      ;
; -3.370 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.291      ;
; -3.358 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.280      ;
; -3.358 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.280      ;
; -3.358 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.280      ;
; -3.351 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.272      ;
; -3.342 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.263      ;
; -3.337 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.259      ;
; -3.337 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.259      ;
; -3.337 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.259      ;
; -3.332 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.253      ;
; -3.332 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.253      ;
; -3.332 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.253      ;
; -3.328 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.249      ;
; -3.319 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.240      ;
; -3.317 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.239      ;
; -3.308 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.230      ;
; -3.306 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.227      ;
; -3.306 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.227      ;
; -3.306 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.227      ;
; -3.299 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.221      ;
; -3.299 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.221      ;
; -3.299 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.221      ;
; -3.268 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.189      ;
; -3.268 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.189      ;
; -3.268 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.189      ;
; -3.232 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.153      ;
; -3.232 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.153      ;
; -3.232 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.153      ;
; -3.194 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.116      ;
; -3.194 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.116      ;
; -3.194 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.116      ;
; -3.194 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.115      ;
; -3.194 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.115      ;
; -3.194 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.115      ;
; -3.156 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.078      ;
; -3.156 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.078      ;
; -3.156 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.078      ;
; -3.154 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.076      ;
; -3.145 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.145 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[7]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.145 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[9]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.145 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[1]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.145 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[2]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.145 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[10]                       ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.145 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[5]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.145 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[0]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.145 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[4]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.145 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[6]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.145 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[3]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 4.067      ;
; -3.130 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[3] ; clk_sys      ; clk_sys     ; 1.000        ; -0.069     ; 4.062      ;
; -3.130 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0] ; clk_sys      ; clk_sys     ; 1.000        ; -0.069     ; 4.062      ;
; -3.130 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[2] ; clk_sys      ; clk_sys     ; 1.000        ; -0.069     ; 4.062      ;
; -3.130 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1] ; clk_sys      ; clk_sys     ; 1.000        ; -0.069     ; 4.062      ;
; -3.119 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.040      ;
; -3.110 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.031      ;
; -3.109 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0] ; clk_sys      ; clk_sys     ; 1.000        ; -0.069     ; 4.041      ;
; -3.109 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1] ; clk_sys      ; clk_sys     ; 1.000        ; -0.069     ; 4.041      ;
; -3.109 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[2] ; clk_sys      ; clk_sys     ; 1.000        ; -0.069     ; 4.041      ;
; -3.109 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[3] ; clk_sys      ; clk_sys     ; 1.000        ; -0.069     ; 4.041      ;
; -3.084 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[0]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 4.005      ;
; -3.081 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[0]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.512      ;
; -3.081 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[3]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.512      ;
; -3.081 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[6]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.512      ;
; -3.081 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[4]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.512      ;
; -3.081 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[1]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.512      ;
; -3.081 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[10]                       ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.512      ;
; -3.081 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[5]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.512      ;
; -3.081 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[2]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.512      ;
; -3.081 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[9]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.512      ;
; -3.081 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[7]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.512      ;
; -3.075 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[0]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.080     ; 3.996      ;
; -3.062 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 3.984      ;
; -3.062 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 3.984      ;
; -3.062 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.079     ; 3.984      ;
; -3.057 ; uart_rx_path:uart_rx_path_u|baud_div[11]                          ; uart_rx_path:uart_rx_path_u|baud_div[3]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.488      ;
; -3.057 ; uart_rx_path:uart_rx_path_u|baud_div[11]                          ; uart_rx_path:uart_rx_path_u|baud_div[4]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.488      ;
; -3.057 ; uart_rx_path:uart_rx_path_u|baud_div[11]                          ; uart_rx_path:uart_rx_path_u|baud_div[6]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.488      ;
; -3.057 ; uart_rx_path:uart_rx_path_u|baud_div[11]                          ; uart_rx_path:uart_rx_path_u|baud_div[0]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.488      ;
; -3.057 ; uart_rx_path:uart_rx_path_u|baud_div[11]                          ; uart_rx_path:uart_rx_path_u|baud_div[5]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.488      ;
; -3.057 ; uart_rx_path:uart_rx_path_u|baud_div[11]                          ; uart_rx_path:uart_rx_path_u|baud_div[2]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.488      ;
; -3.057 ; uart_rx_path:uart_rx_path_u|baud_div[11]                          ; uart_rx_path:uart_rx_path_u|baud_div[10]                       ; clk_sys      ; clk_sys     ; 1.000        ; -0.570     ; 3.488      ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_sys'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.437 ; uart_tx_path:uart_tx_path_u|bit_num[2]                             ; uart_tx_path:uart_tx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.097      ; 0.746      ;
; 0.454 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_IDLE  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_IDLE  ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[3]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[3]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[0]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[0]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[2]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[2]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[4]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[4]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[5]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[5]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[6]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[6]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]          ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; uart_rx_path:uart_rx_path_u|bit_num[0]                             ; uart_rx_path:uart_rx_path_u|bit_num[0]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[7]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[7]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_tx_path:uart_tx_path_u|bit_num[1]                             ; uart_tx_path:uart_tx_path_u|bit_num[1]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx_path:uart_rx_path_u|bit_num[3]                             ; uart_rx_path:uart_rx_path_u|bit_num[3]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx_path:uart_rx_path_u|bit_num[2]                             ; uart_rx_path:uart_rx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_u|smg_control_module:U1|i[1]           ; smg_interface:smg_interface_u|smg_control_module:U1|i[1]           ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[2]          ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[2]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_tx_path:uart_tx_path_u|bit_num[3]                             ; uart_tx_path:uart_tx_path_u|bit_num[3]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_tx_path:uart_tx_path_u|bit_num[0]                             ; uart_tx_path:uart_tx_path_u|bit_num[0]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[1]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[1]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx_path:uart_rx_path_u|bit_num[1]                             ; uart_rx_path:uart_rx_path_u|bit_num[1]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.758      ;
; 0.476 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[7]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[7]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.097      ; 0.785      ;
; 0.491 ; uart_rx_path:uart_rx_path_u|baud_div[12]                           ; uart_rx_path:uart_rx_path_u|baud_div[12]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.099      ; 0.802      ;
; 0.500 ; uart_tx_path:uart_tx_path_u|baud_div[12]                           ; uart_tx_path:uart_tx_path_u|baud_div[12]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.078      ; 0.790      ;
; 0.502 ; uart_rx_path:uart_rx_path_u|uart_rx_i_r[4]                         ; uart_rx_path:uart_rx_path_u|bps_start                              ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.793      ;
; 0.506 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[2]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[3]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.798      ;
; 0.533 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[4]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.824      ;
; 0.534 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_IDLE  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.826      ;
; 0.534 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[6]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.825      ;
; 0.535 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[5]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.826      ;
; 0.537 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[0]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.828      ;
; 0.537 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[1]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.828      ;
; 0.537 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[3]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.828      ;
; 0.554 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[2]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.845      ;
; 0.597 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[4]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.889      ;
; 0.598 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[6]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.890      ;
; 0.600 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[7]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.892      ;
; 0.601 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[1]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.893      ;
; 0.602 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[5]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.894      ;
; 0.604 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[2]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.896      ;
; 0.627 ; uart_tx_path:uart_tx_path_u|baud_div[5]                            ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.572      ; 1.411      ;
; 0.634 ; uart_tx_path:uart_tx_path_u|baud_div[0]                            ; uart_tx_path:uart_tx_path_u|baud_div[1]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.572      ; 1.418      ;
; 0.636 ; uart_rx_path:uart_rx_path_u|baud_div[6]                            ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.570      ; 1.418      ;
; 0.637 ; uart_rx_path:uart_rx_path_u|baud_div[7]                            ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.570      ; 1.419      ;
; 0.643 ; uart_tx_path:uart_tx_path_u|baud_div[4]                            ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.572      ; 1.427      ;
; 0.643 ; uart_tx_path:uart_tx_path_u|baud_div[0]                            ; uart_tx_path:uart_tx_path_u|baud_div[2]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.572      ; 1.427      ;
; 0.646 ; uart_rx_path:uart_rx_path_u|baud_div[10]                           ; uart_rx_path:uart_rx_path_u|baud_div[11]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.570      ; 1.428      ;
; 0.655 ; uart_rx_path:uart_rx_path_u|baud_div[10]                           ; uart_rx_path:uart_rx_path_u|baud_div[12]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.570      ; 1.437      ;
; 0.658 ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; uart_tx_path:uart_tx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.533      ; 1.403      ;
; 0.676 ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[0]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.967      ;
; 0.679 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[1]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.970      ;
; 0.679 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[2]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.970      ;
; 0.679 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]          ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 0.971      ;
; 0.681 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[5]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.972      ;
; 0.682 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[3]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.973      ;
; 0.685 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[6]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.976      ;
; 0.692 ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; uart_tx_path:uart_tx_path_u|uart_tx_o_r                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.983      ;
; 0.696 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[0]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.987      ;
; 0.696 ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[1]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.987      ;
; 0.700 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[7]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r1[7]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; uart_rx_path:uart_rx_path_u|uart_rx_i_r[2]                         ; uart_rx_path:uart_rx_path_u|uart_rx_i_r[3]                         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.992      ;
; 0.703 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[4]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 0.994      ;
; 0.729 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[1]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[1]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.097      ; 1.038      ;
; 0.731 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[5]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[5]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.097      ; 1.040      ;
; 0.732 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[8]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.023      ;
; 0.732 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[2]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[2]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.097      ; 1.041      ;
; 0.732 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[4]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[4]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.097      ; 1.041      ;
; 0.734 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[6]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[6]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.097      ; 1.043      ;
; 0.737 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[7]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.028      ;
; 0.740 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[3]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[4]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[1]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[2]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[1]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[5]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[6]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[3]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; uart_tx_path:uart_tx_path_u|baud_div[1]                            ; uart_tx_path:uart_tx_path_u|baud_div[1]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.099      ; 1.054      ;
; 0.743 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[6]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[7]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[4]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[5]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[4]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[5]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; uart_tx_path:uart_tx_path_u|baud_div[2]                            ; uart_tx_path:uart_tx_path_u|baud_div[2]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.099      ; 1.058      ;
; 0.747 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[2]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[6]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[0]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[1]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 1.040      ;
; 0.753 ; uart_rx_path:uart_rx_path_u|baud_div[11]                           ; uart_rx_path:uart_rx_path_u|baud_div[11]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.099      ; 1.064      ;
; 0.753 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[0]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[0]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.097      ; 1.063      ;
; 0.756 ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.099      ; 1.067      ;
; 0.757 ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.099      ; 1.068      ;
; 0.757 ; uart_rx_path:uart_rx_path_u|baud_div[6]                            ; uart_rx_path:uart_rx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.048      ;
; 0.763 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[5]          ; smg_interface:smg_interface_u|smg_control_module:U1|C1[5]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[13]         ; smg_interface:smg_interface_u|smg_control_module:U1|C1[13]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[1]          ; smg_interface:smg_interface_u|smg_control_module:U1|C1[1]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[3]          ; smg_interface:smg_interface_u|smg_control_module:U1|C1[3]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]         ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; uart_rx_path:uart_rx_path_u|baud_div[1]                            ; uart_rx_path:uart_rx_path_u|baud_div[1]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.079      ; 1.055      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 239.92 MHz ; 239.92 MHz      ; clk_sys    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_sys ; -3.168 ; -262.123        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_sys ; 0.386 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_sys ; -3.000 ; -209.693                      ;
+---------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_sys'                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.168 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 4.099      ;
; -3.162 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 4.093      ;
; -3.140 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 4.070      ;
; -3.140 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 4.070      ;
; -3.140 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 4.070      ;
; -3.133 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.070     ; 4.065      ;
; -3.127 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.070     ; 4.059      ;
; -3.101 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 4.031      ;
; -3.101 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 4.031      ;
; -3.101 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 4.031      ;
; -3.100 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.070     ; 4.032      ;
; -3.100 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 4.030      ;
; -3.100 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 4.030      ;
; -3.100 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 4.030      ;
; -3.094 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 4.025      ;
; -3.094 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.070     ; 4.026      ;
; -3.087 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 4.018      ;
; -3.061 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.991      ;
; -3.061 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.991      ;
; -3.036 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.967      ;
; -3.036 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.967      ;
; -3.036 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.967      ;
; -3.026 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.956      ;
; -3.026 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.956      ;
; -3.026 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.956      ;
; -3.023 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.954      ;
; -3.018 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.949      ;
; -3.017 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.948      ;
; -3.012 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.943      ;
; -3.001 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.070     ; 3.933      ;
; -2.997 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.928      ;
; -2.997 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.928      ;
; -2.997 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.928      ;
; -2.995 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.070     ; 3.927      ;
; -2.991 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.922      ;
; -2.991 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.922      ;
; -2.991 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.922      ;
; -2.987 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.917      ;
; -2.987 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.917      ;
; -2.987 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.917      ;
; -2.953 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.883      ;
; -2.953 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.883      ;
; -2.953 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.883      ;
; -2.952 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.883      ;
; -2.952 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.883      ;
; -2.952 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.883      ;
; -2.914 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.844      ;
; -2.914 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.844      ;
; -2.914 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.072     ; 3.844      ;
; -2.913 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.844      ;
; -2.913 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.844      ;
; -2.913 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.844      ;
; -2.874 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.805      ;
; -2.874 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.805      ;
; -2.874 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.805      ;
; -2.850 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.070     ; 3.782      ;
; -2.850 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[7]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.781      ;
; -2.850 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[9]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.781      ;
; -2.850 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[1]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.781      ;
; -2.850 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[2]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.781      ;
; -2.850 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[10]                       ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.781      ;
; -2.850 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[0]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.781      ;
; -2.850 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[5]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.781      ;
; -2.850 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[4]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.781      ;
; -2.850 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[6]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.781      ;
; -2.850 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[3]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.781      ;
; -2.844 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.070     ; 3.776      ;
; -2.832 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[0]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.763      ;
; -2.829 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[3] ; clk_sys      ; clk_sys     ; 1.000        ; -0.064     ; 3.767      ;
; -2.829 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1] ; clk_sys      ; clk_sys     ; 1.000        ; -0.064     ; 3.767      ;
; -2.829 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[2] ; clk_sys      ; clk_sys     ; 1.000        ; -0.064     ; 3.767      ;
; -2.829 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0] ; clk_sys      ; clk_sys     ; 1.000        ; -0.064     ; 3.767      ;
; -2.826 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[0]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.757      ;
; -2.820 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.751      ;
; -2.814 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.745      ;
; -2.810 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[1]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.277      ;
; -2.810 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[5]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.277      ;
; -2.810 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[6]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.277      ;
; -2.810 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[3]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.277      ;
; -2.810 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[4]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.277      ;
; -2.810 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[2]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.277      ;
; -2.810 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[10]                       ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.277      ;
; -2.810 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[0]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.277      ;
; -2.810 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[9]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.277      ;
; -2.810 ; uart_rx_path:uart_rx_path_u|baud_div[8]                           ; uart_rx_path:uart_rx_path_u|baud_div[7]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.277      ;
; -2.809 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1] ; clk_sys      ; clk_sys     ; 1.000        ; -0.064     ; 3.747      ;
; -2.809 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0] ; clk_sys      ; clk_sys     ; 1.000        ; -0.064     ; 3.747      ;
; -2.809 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[2] ; clk_sys      ; clk_sys     ; 1.000        ; -0.064     ; 3.747      ;
; -2.809 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[3] ; clk_sys      ; clk_sys     ; 1.000        ; -0.064     ; 3.747      ;
; -2.800 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.731      ;
; -2.800 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.731      ;
; -2.800 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.731      ;
; -2.761 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.070     ; 3.693      ;
; -2.761 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.692      ;
; -2.761 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.692      ;
; -2.761 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.071     ; 3.692      ;
; -2.756 ; uart_rx_path:uart_rx_path_u|baud_div[11]                          ; uart_rx_path:uart_rx_path_u|baud_div[3]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.223      ;
; -2.756 ; uart_rx_path:uart_rx_path_u|baud_div[11]                          ; uart_rx_path:uart_rx_path_u|baud_div[6]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.223      ;
; -2.756 ; uart_rx_path:uart_rx_path_u|baud_div[11]                          ; uart_rx_path:uart_rx_path_u|baud_div[5]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.535     ; 3.223      ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_sys'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; uart_tx_path:uart_tx_path_u|bit_num[2]                             ; uart_tx_path:uart_tx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.088      ; 0.669      ;
; 0.402 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[3]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[3]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[0]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[0]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[2]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[2]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[4]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[4]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[5]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[5]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_path:uart_tx_path_u|bit_num[1]                             ; uart_tx_path:uart_tx_path_u|bit_num[1]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_path:uart_tx_path_u|bit_num[0]                             ; uart_tx_path:uart_tx_path_u|bit_num[0]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[6]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[6]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_path:uart_tx_path_u|bit_num[3]                             ; uart_tx_path:uart_tx_path_u|bit_num[3]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_u|smg_control_module:U1|i[1]           ; smg_interface:smg_interface_u|smg_control_module:U1|i[1]           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_rx_path:uart_rx_path_u|bit_num[1]                             ; uart_rx_path:uart_rx_path_u|bit_num[1]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[2]          ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[2]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[7]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[7]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_rx_path:uart_rx_path_u|bit_num[0]                             ; uart_rx_path:uart_rx_path_u|bit_num[0]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_IDLE  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_IDLE  ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_rx_path:uart_rx_path_u|bit_num[2]                             ; uart_rx_path:uart_rx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]          ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_rx_path:uart_rx_path_u|bit_num[3]                             ; uart_rx_path:uart_rx_path_u|bit_num[3]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[1]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[1]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.684      ;
; 0.441 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[7]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[7]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.088      ; 0.724      ;
; 0.452 ; uart_rx_path:uart_rx_path_u|baud_div[12]                           ; uart_rx_path:uart_rx_path_u|baud_div[12]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.090      ; 0.737      ;
; 0.463 ; uart_tx_path:uart_tx_path_u|baud_div[12]                           ; uart_tx_path:uart_tx_path_u|baud_div[12]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.729      ;
; 0.471 ; uart_rx_path:uart_rx_path_u|uart_rx_i_r[4]                         ; uart_rx_path:uart_rx_path_u|bps_start                              ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.737      ;
; 0.475 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[2]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[3]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.741      ;
; 0.491 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[4]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.757      ;
; 0.491 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[6]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.757      ;
; 0.492 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[5]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.758      ;
; 0.494 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[0]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[1]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.760      ;
; 0.495 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[3]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.761      ;
; 0.496 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_IDLE  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.762      ;
; 0.516 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[2]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.782      ;
; 0.550 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[6]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.816      ;
; 0.550 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[4]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.816      ;
; 0.553 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[7]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.819      ;
; 0.554 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[1]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.820      ;
; 0.555 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[5]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.821      ;
; 0.557 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[2]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.823      ;
; 0.570 ; uart_tx_path:uart_tx_path_u|baud_div[0]                            ; uart_tx_path:uart_tx_path_u|baud_div[1]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.531      ; 1.296      ;
; 0.574 ; uart_rx_path:uart_rx_path_u|baud_div[6]                            ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.535      ; 1.304      ;
; 0.575 ; uart_tx_path:uart_tx_path_u|baud_div[5]                            ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.531      ; 1.301      ;
; 0.577 ; uart_rx_path:uart_rx_path_u|baud_div[10]                           ; uart_rx_path:uart_rx_path_u|baud_div[11]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.535      ; 1.307      ;
; 0.579 ; uart_rx_path:uart_rx_path_u|baud_div[7]                            ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.535      ; 1.309      ;
; 0.584 ; uart_tx_path:uart_tx_path_u|baud_div[4]                            ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.531      ; 1.310      ;
; 0.586 ; uart_tx_path:uart_tx_path_u|baud_div[0]                            ; uart_tx_path:uart_tx_path_u|baud_div[2]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.531      ; 1.312      ;
; 0.592 ; uart_rx_path:uart_rx_path_u|baud_div[10]                           ; uart_rx_path:uart_rx_path_u|baud_div[12]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.535      ; 1.322      ;
; 0.596 ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; uart_tx_path:uart_tx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.498      ; 1.289      ;
; 0.625 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[7]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r1[7]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.070      ; 0.890      ;
; 0.627 ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[0]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.893      ;
; 0.632 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]          ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.898      ;
; 0.633 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[1]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.899      ;
; 0.633 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[2]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.899      ;
; 0.636 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[3]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.902      ;
; 0.636 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[5]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.902      ;
; 0.640 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[6]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.906      ;
; 0.644 ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; uart_tx_path:uart_tx_path_u|uart_tx_o_r                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.911      ;
; 0.648 ; uart_rx_path:uart_rx_path_u|uart_rx_i_r[2]                         ; uart_rx_path:uart_rx_path_u|uart_rx_i_r[3]                         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[1]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.915      ;
; 0.654 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[0]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.920      ;
; 0.660 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[4]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.926      ;
; 0.675 ; uart_rx_path:uart_rx_path_u|baud_div[9]                            ; uart_rx_path:uart_rx_path_u|baud_div[11]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.535      ; 1.405      ;
; 0.676 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[1]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[1]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.088      ; 0.959      ;
; 0.681 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.947      ;
; 0.681 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[5]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[5]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.088      ; 0.964      ;
; 0.681 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[4]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[4]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.088      ; 0.964      ;
; 0.683 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[6]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[6]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.088      ; 0.966      ;
; 0.683 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[2]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[2]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.088      ; 0.966      ;
; 0.686 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[8]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.952      ;
; 0.688 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[3]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[4]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[1]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[2]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; uart_tx_path:uart_tx_path_u|baud_div[1]                            ; uart_tx_path:uart_tx_path_u|baud_div[1]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.089      ; 0.973      ;
; 0.689 ; uart_rx_path:uart_rx_path_u|baud_bps                               ; uart_rx_path:uart_rx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[5]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[6]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; uart_tx_path:uart_tx_path_u|baud_div[3]                            ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.531      ; 1.417      ;
; 0.691 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[7]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[6]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[7]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[4]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[5]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; uart_tx_path:uart_tx_path_u|baud_div[2]                            ; uart_tx_path:uart_tx_path_u|baud_div[2]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.089      ; 0.979      ;
; 0.695 ; uart_rx_path:uart_rx_path_u|baud_bps                               ; uart_rx_path:uart_rx_path_u|bit_num[0]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; uart_rx_path:uart_rx_path_u|baud_bps                               ; uart_rx_path:uart_rx_path_u|bit_num[1]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[1]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; uart_rx_path:uart_rx_path_u|baud_bps                               ; uart_rx_path:uart_rx_path_u|bit_num[3]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[3]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; uart_rx_path:uart_rx_path_u|baud_div[11]                           ; uart_rx_path:uart_rx_path_u|baud_div[11]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.090      ; 0.982      ;
; 0.697 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[0]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[1]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.963      ;
; 0.699 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[4]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; uart_rx_path:uart_rx_path_u|baud_div[9]                            ; uart_rx_path:uart_rx_path_u|baud_div[12]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.535      ; 1.430      ;
; 0.700 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[5]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[6]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[2]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.090      ; 0.987      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_sys ; -0.897 ; -49.334         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_sys ; 0.180 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_sys ; -3.000 ; -153.267                      ;
+---------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_sys'                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.897 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.034     ; 1.850      ;
; -0.896 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.034     ; 1.849      ;
; -0.896 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.848      ;
; -0.888 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.840      ;
; -0.880 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.831      ;
; -0.880 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.831      ;
; -0.880 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.831      ;
; -0.869 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.034     ; 1.822      ;
; -0.866 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.034     ; 1.819      ;
; -0.859 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.811      ;
; -0.859 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.811      ;
; -0.859 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.811      ;
; -0.859 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.810      ;
; -0.858 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.810      ;
; -0.853 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.805      ;
; -0.853 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.805      ;
; -0.853 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.805      ;
; -0.850 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.802      ;
; -0.850 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.802      ;
; -0.850 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.802      ;
; -0.850 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.802      ;
; -0.842 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.793      ;
; -0.842 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.793      ;
; -0.842 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.793      ;
; -0.832 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.784      ;
; -0.832 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.784      ;
; -0.832 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.784      ;
; -0.832 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.784      ;
; -0.832 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.784      ;
; -0.831 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.783      ;
; -0.823 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.775      ;
; -0.821 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.772      ;
; -0.821 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.772      ;
; -0.821 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[3]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.772      ;
; -0.815 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.766      ;
; -0.815 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.766      ;
; -0.815 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.766      ;
; -0.811 ; uart_tx_path:uart_tx_path_u|baud_bps                              ; uart_tx_path:uart_tx_path_u|bit_num[1]                         ; clk_sys      ; clk_sys     ; 1.000        ; -0.041     ; 1.757      ;
; -0.807 ; uart_tx_path:uart_tx_path_u|baud_bps                              ; uart_tx_path:uart_tx_path_u|bit_num[3]                         ; clk_sys      ; clk_sys     ; 1.000        ; -0.041     ; 1.753      ;
; -0.799 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.751      ;
; -0.794 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.745      ;
; -0.794 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.745      ;
; -0.794 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.745      ;
; -0.792 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.743      ;
; -0.792 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.743      ;
; -0.792 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.743      ;
; -0.791 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.743      ;
; -0.783 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.734      ;
; -0.783 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.734      ;
; -0.783 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.734      ;
; -0.783 ; uart_tx_path:uart_tx_path_u|baud_bps                              ; uart_tx_path:uart_tx_path_u|bit_num[0]                         ; clk_sys      ; clk_sys     ; 1.000        ; -0.041     ; 1.729      ;
; -0.781 ; uart_tx_path:uart_tx_path_u|baud_bps                              ; uart_tx_path:uart_tx_path_u|uart_tx_o_r                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.041     ; 1.727      ;
; -0.771 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[3] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.725      ;
; -0.771 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[2] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.725      ;
; -0.771 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.725      ;
; -0.771 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[7]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.725      ;
; -0.767 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[3] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.721      ;
; -0.767 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[2] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.721      ;
; -0.767 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.721      ;
; -0.767 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]        ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.721      ;
; -0.762 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.713      ;
; -0.762 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.713      ;
; -0.762 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.713      ;
; -0.746 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.698      ;
; -0.738 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.690      ;
; -0.732 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[6]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[2] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.686      ;
; -0.732 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[6]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.686      ;
; -0.732 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[6]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.686      ;
; -0.732 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[6]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[3] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.686      ;
; -0.730 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.681      ;
; -0.730 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.681      ;
; -0.730 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.681      ;
; -0.729 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[9]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.683      ;
; -0.729 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[9]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.683      ;
; -0.729 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[9]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[3] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.683      ;
; -0.729 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[9]         ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[2] ; clk_sys      ; clk_sys     ; 1.000        ; -0.033     ; 1.683      ;
; -0.727 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.679      ;
; -0.726 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[0]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.678      ;
; -0.719 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.671      ;
; -0.717 ; uart_tx_path:uart_tx_path_u|bit_num[1]                            ; uart_tx_path:uart_tx_path_u|uart_tx_o_r                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.045     ; 1.659      ;
; -0.711 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[9]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.662      ;
; -0.711 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]     ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.662      ;
; -0.711 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[8]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.662      ;
; -0.709 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[4]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.660      ;
; -0.709 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[6]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.660      ;
; -0.709 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[10]        ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[5]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.036     ; 1.660      ;
; -0.699 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[0]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.034     ; 1.652      ;
; -0.695 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1] ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[0]      ; clk_sys      ; clk_sys     ; 1.000        ; -0.034     ; 1.648      ;
; -0.693 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[2]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.645      ;
; -0.693 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[10]                       ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.645      ;
; -0.693 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[7]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.645      ;
; -0.693 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[1]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.645      ;
; -0.693 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[9]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.645      ;
; -0.693 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[0]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.645      ;
; -0.693 ; uart_rx_path:uart_rx_path_u|baud_div[1]                           ; uart_rx_path:uart_rx_path_u|baud_div[4]                        ; clk_sys      ; clk_sys     ; 1.000        ; -0.035     ; 1.645      ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_sys'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; uart_tx_path:uart_tx_path_u|bit_num[2]                             ; uart_tx_path:uart_tx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[1]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[1]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[7]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[7]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_path:uart_rx_path_u|bit_num[2]                             ; uart_rx_path:uart_rx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_path:uart_rx_path_u|bit_num[0]                             ; uart_rx_path:uart_rx_path_u|bit_num[0]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_path:uart_rx_path_u|bit_num[3]                             ; uart_rx_path:uart_rx_path_u|bit_num[3]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_path:uart_rx_path_u|bit_num[1]                             ; uart_rx_path:uart_rx_path_u|bit_num[1]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[0]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[0]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[4]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[4]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[2]          ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[2]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tx_path:uart_tx_path_u|bit_num[3]                             ; uart_tx_path:uart_tx_path_u|bit_num[3]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]          ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[7]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[6]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[6]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[5]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[5]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tx_path:uart_tx_path_u|bit_num[1]                             ; uart_tx_path:uart_tx_path_u|bit_num[1]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; smg_interface:smg_interface_u|smg_control_module:U1|i[1]           ; smg_interface:smg_interface_u|smg_control_module:U1|i[1]           ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_IDLE  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_IDLE  ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[3]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[3]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[2]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[2]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tx_path:uart_tx_path_u|bit_num[0]                             ; uart_tx_path:uart_tx_path_u|bit_num[0]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]         ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[11]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[7]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[7]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.318      ;
; 0.193 ; uart_rx_path:uart_rx_path_u|uart_rx_i_r[4]                         ; uart_rx_path:uart_rx_path_u|bps_start                              ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.313      ;
; 0.195 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; uart_rx_path:uart_rx_path_u|baud_div[12]                           ; uart_rx_path:uart_rx_path_u|baud_div[12]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.044      ; 0.325      ;
; 0.198 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[2]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[3]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.317      ;
; 0.201 ; uart_tx_path:uart_tx_path_u|baud_div[12]                           ; uart_tx_path:uart_tx_path_u|baud_div[12]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.320      ;
; 0.219 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[0]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.339      ;
; 0.219 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[1]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.339      ;
; 0.220 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[2]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.340      ;
; 0.220 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[3]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.340      ;
; 0.220 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[4]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.340      ;
; 0.220 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[5]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.340      ;
; 0.220 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[0]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[6]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.340      ;
; 0.224 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_IDLE  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.343      ;
; 0.249 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[4]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.368      ;
; 0.250 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[6]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.369      ;
; 0.252 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[7]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.371      ;
; 0.253 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[1]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.372      ;
; 0.254 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[5]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_SM_Main.s_SHIFT ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[2]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.374      ;
; 0.259 ; uart_tx_path:uart_tx_path_u|baud_div[5]                            ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.232      ; 0.575      ;
; 0.264 ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r0[7]                   ; uart_rx_path:uart_rx_path_u|uart_rx_data_o_r1[7]                   ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; uart_rx_path:uart_rx_path_u|baud_div[7]                            ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.232      ; 0.580      ;
; 0.268 ; uart_rx_path:uart_rx_path_u|uart_rx_i_r[2]                         ; uart_rx_path:uart_rx_path_u|uart_rx_i_r[3]                         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; uart_rx_path:uart_rx_path_u|baud_div[6]                            ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.232      ; 0.585      ;
; 0.269 ; uart_tx_path:uart_tx_path_u|baud_div[0]                            ; uart_tx_path:uart_tx_path_u|baud_div[1]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.232      ; 0.585      ;
; 0.270 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[1]          ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_BCD[2]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; uart_tx_path:uart_tx_path_u|baud_div[4]                            ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.232      ; 0.587      ;
; 0.272 ; uart_tx_path:uart_tx_path_u|baud_div[0]                            ; uart_tx_path:uart_tx_path_u|baud_div[2]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.232      ; 0.588      ;
; 0.275 ; uart_rx_path:uart_rx_path_u|baud_div[10]                           ; uart_rx_path:uart_rx_path_u|baud_div[11]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.232      ; 0.591      ;
; 0.278 ; uart_rx_path:uart_rx_path_u|baud_div[10]                           ; uart_rx_path:uart_rx_path_u|baud_div[12]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.232      ; 0.594      ;
; 0.278 ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[0]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; uart_tx_path:uart_tx_path_u|uart_tx_o_r                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; uart_tx_path:uart_tx_path_u|uart_send_flag                         ; uart_tx_path:uart_tx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.219      ; 0.583      ;
; 0.280 ; smg_interface:smg_interface_u|smg_control_module:U1|i[0]           ; smg_interface:smg_interface_u|smg_scan_module:U3|rScan[1]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.399      ;
; 0.281 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[2]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[3]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[1]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[0]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[5]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[6]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; smg_interface:smg_interface_u|smg_control_module:U1|rNumber[1]     ; smg_interface:smg_interface_u|smg_encode_module:U2|rSMG[4]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.407      ;
; 0.291 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[1]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[1]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.418      ;
; 0.293 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[6]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[6]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[5]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[5]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[4]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[4]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[2]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[2]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.421      ;
; 0.295 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[1]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[2]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[3]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[4]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; uart_rx_path:uart_rx_path_u|baud_bps                               ; uart_rx_path:uart_rx_path_u|bit_num[2]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[6]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[7]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[5]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[6]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.415      ;
; 0.298 ; uart_tx_path:uart_tx_path_u|baud_div[1]                            ; uart_tx_path:uart_tx_path_u|baud_div[1]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[4]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[5]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[8]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[1]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[0]       ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Binary[1]       ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; uart_tx_path:uart_tx_path_u|baud_div[2]                            ; uart_tx_path:uart_tx_path_u|baud_div[2]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; uart_rx_path:uart_rx_path_u|baud_bps                               ; uart_rx_path:uart_rx_path_u|bit_num[0]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; uart_rx_path:uart_rx_path_u|baud_bps                               ; uart_rx_path:uart_rx_path_u|bit_num[1]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[2]  ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Digit_Index[0]  ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; uart_rx_path:uart_rx_path_u|baud_bps                               ; uart_rx_path:uart_rx_path_u|bit_num[3]                             ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; uart_rx_path:uart_rx_path_u|baud_div[11]                           ; uart_rx_path:uart_rx_path_u|baud_div[11]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.044      ; 0.430      ;
; 0.303 ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; uart_rx_path:uart_rx_path_u|baud_div[8]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[7]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; uart_tx_path:uart_tx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.431      ;
; 0.305 ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[0]   ; uart_control:uart_control_u|Binary_to_BCD:comb_3|r_Loop_Count[0]   ; clk_sys      ; clk_sys     ; 0.000        ; 0.043      ; 0.432      ;
; 0.305 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[3]          ; smg_interface:smg_interface_u|smg_control_module:U1|C1[3]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; uart_rx_path:uart_rx_path_u|baud_div[6]                            ; uart_rx_path:uart_rx_path_u|baud_div[6]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]         ; smg_interface:smg_interface_u|smg_control_module:U1|C1[11]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[5]          ; smg_interface:smg_interface_u|smg_control_module:U1|C1[5]          ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; smg_interface:smg_interface_u|smg_control_module:U1|C1[13]         ; smg_interface:smg_interface_u|smg_control_module:U1|C1[13]         ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; uart_rx_path:uart_rx_path_u|uart_rx_done_r                         ; uart_tx_path:uart_tx_path_u|send_data[3]                           ; clk_sys      ; clk_sys     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_rx_path:uart_rx_path_u|baud_div[1]                            ; uart_rx_path:uart_rx_path_u|baud_div[1]                            ; clk_sys      ; clk_sys     ; 0.000        ; 0.035      ; 0.425      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.509   ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  clk_sys         ; -3.509   ; 0.180 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -291.988 ; 0.0   ; 0.0      ; 0.0     ; -209.693            ;
;  clk_sys         ; -291.988 ; 0.000 ; N/A      ; N/A     ; -209.693            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; smg_data[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; smg_data[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; smg_data[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; smg_data[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; smg_data[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; smg_data[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; smg_data[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; smg_data[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scan_sig[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scan_sig[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scan_sig[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_sys                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_reset_n             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; scan_sig[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; scan_sig[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; scan_sig[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; scan_sig[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; scan_sig[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; scan_sig[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; smg_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; smg_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; smg_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; smg_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; smg_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; smg_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; scan_sig[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; scan_sig[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; scan_sig[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_sys    ; clk_sys  ; 2433     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_sys    ; clk_sys  ; 2433     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 78    ; 78   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clk_sys ; clk_sys ; Base ; Constrained ;
+---------+---------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; sys_reset_n ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; scan_sig[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scan_sig[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scan_sig[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; sys_reset_n ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; scan_sig[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scan_sig[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scan_sig[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; smg_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Oct 09 00:53:32 2020
Info: Command: quartus_sta cyclone10-usb-seg-01 -c usb_seg_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'usb_seg_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_sys clk_sys
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.509
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.509            -291.988 clk_sys 
Info (332146): Worst-case hold slack is 0.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.437               0.000 clk_sys 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -209.693 clk_sys 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.168            -262.123 clk_sys 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 clk_sys 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -209.693 clk_sys 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.897             -49.334 clk_sys 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 clk_sys 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -153.267 clk_sys 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Fri Oct 09 00:53:34 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


