[ START MERGED ]
ADCStateMachine_1_StateColxDP_i_5 ADCStateMachine_1/StateColxDP_5
shiftRegister_1/CN PC2xSIO_c
[ END MERGED ]
[ START CLIPPED ]
GND
uClockGen/CLKINTFB
uClockGen/LockxS
uClockGen/CLKOK
uClockGen/CLKOS
uFifo/FF
uFifo/AFF
uFifo/AEF
uFifo/EF
uFifo/DO35
uFifo/DO34
uFifo/DO33
uFifo/DO32
uFifo/DO31
uFifo/DO30
uFifo/DO29
uFifo/DO28
uFifo/DO27
uFifo/DO26
uFifo/DO25
uFifo/DO24
uFifo/DO23
uFifo/DO22
uFifo/DO21
uFifo/DO20
uFifo/DO19
uFifo/DO18
uFifo/DO17
uFifo/DO16
uFifo/DO15
uFifo/DO14
uFifo/DO13
uFifo/DO12
uFifo/DO11
uFifo/DO10
uFifo/DO9
uFifo/DO8
uFifo/DO7
uFifo/FifoAlmostFullxS
uFifo/FifoAlmostEmptyxS
uFifo/DO35_0
uFifo/DO34_0
uFifo/DO33_0
uFifo/DO32_0
uFifo/DO31_0
uFifo/DO30_0
uFifo/DO29_0
uFifo/DO28_0
uFifo/DO27_0
uFifo/DO26_0
uFifo/DO25_0
uFifo/DO24_0
uFifo/DO23_0
uFifo/DO22_0
uFifo/DO21_0
uFifo/DO20_0
uFifo/DO19_0
uFifo/DO18_0
uFifo/DO17_0
uFifo/DO16_0
uFifo/DO15_0
uFifo/DO14_0
uFifo/DO13_0
uFifo/DO12_0
uFifo/DO11_0
uFifo/DO10_0
uFifo/DO9_0
uEarlyPaketTimer/CountxDP_cry_2
uEarlyPaketTimer/CountxDP_cry_4
uEarlyPaketTimer/CountxDP_cry_6
uEarlyPaketTimer/CountxDP_cry_8
uEarlyPaketTimer/CountxDP_cry_10
uEarlyPaketTimer/CountxDP_cry_12
uEarlyPaketTimer/CountxDP_cry_14
uEarlyPaketTimer/CountxDP_cry_16
uEarlyPaketTimer/CountxDP_cry_18
uEarlyPaketTimer/CountxDP_s_0_S1_20
uEarlyPaketTimer/CountxDP_s_0_COUT1_20
uEarlyPaketTimer/CountxDP_s_0_COUT0_20
uEarlyPaketTimer/CountxDP_cry_0
uEventCounter/CountxDP_cry_0
uEventCounter/CountxDP_cry_2
uEventCounter/CountxDP_cry_4
uEventCounter/CountxDP_cry_6
uEventCounter/CountxDP_s_0_S1_8
uEventCounter/CountxDP_s_0_COUT1_8
uEventCounter/CountxDP_s_0_COUT0_8
uTimestampCounter/CountxDP_cry_0
uTimestampCounter/CountxDP_cry_2
uTimestampCounter/CountxDP_cry_4
uTimestampCounter/CountxDP_cry_6
uTimestampCounter/CountxDP_cry_8
uTimestampCounter/CountxDP_cry_10
uTimestampCounter/CountxDP_cry_12
uTimestampCounter/CountxDP_s_0_S1_14
uTimestampCounter/CountxDP_s_0_COUT1_14
uTimestampCounter/CountxDP_s_0_COUT0_14
uSynchronizerStateMachine_1/DividerxDP_cry_0
uSynchronizerStateMachine_1/DividerxDP_cry_2
uSynchronizerStateMachine_1/DividerxDP_cry_4
uSynchronizerStateMachine_1/DividerxDP_s_0_S1_6
uSynchronizerStateMachine_1/DividerxDP_s_0_COUT1_6
uSynchronizerStateMachine_1/DividerxDP_s_0_COUT0_6
uSynchronizerStateMachine_1/CounterxDP_cry_0
uSynchronizerStateMachine_1/CounterxDP_cry_2
uSynchronizerStateMachine_1/CounterxDP_cry_4
uSynchronizerStateMachine_1/CounterxDP_cry_6
uSynchronizerStateMachine_1/CounterxDP_cry_8
uSynchronizerStateMachine_1/CounterxDP_cry_10
uSynchronizerStateMachine_1/CounterxDP_cry_0_COUT1_12
uSynchronizerStateMachine_1/CounterxDP_cry_12
monitorStateMachine_1/CountxDP_cry_0
monitorStateMachine_1/CountxDP_cry_2
monitorStateMachine_1/CountxDP_cry_4
monitorStateMachine_1/CountxDP_cry_0_COUT1_6
monitorStateMachine_1/CountxDP_cry_6
monitorStateMachine_1/TimestampOverflowxDP_cry_0
monitorStateMachine_1/TimestampOverflowxDP_cry_2
monitorStateMachine_1/TimestampOverflowxDP_cry_4
monitorStateMachine_1/TimestampOverflowxDP_cry_6
monitorStateMachine_1/TimestampOverflowxDP_cry_8
monitorStateMachine_1/TimestampOverflowxDP_cry_10
monitorStateMachine_1/TimestampOverflowxDP_cry_12
monitorStateMachine_1/TimestampOverflowxDP_cry_0_COUT1_14
monitorStateMachine_1/TimestampOverflowxDP_cry_14
ADCStateMachine_1/CountColxDP_cry_0
ADCStateMachine_1/CountColxDP_cry_2
ADCStateMachine_1/CountColxDP_cry_4
ADCStateMachine_1/CountColxDP_cry_6
ADCStateMachine_1/CountColxDP_cry_8
ADCStateMachine_1/CountColxDP_cry_10
ADCStateMachine_1/CountColxDP_cry_12
ADCStateMachine_1/CountColxDP_cry_14
ADCStateMachine_1/CountColxDP_cry_0_COUT1_16
ADCStateMachine_1/CountColxDP_cry_16
ADCStateMachine_1/CountRowxDP_cry_0
ADCStateMachine_1/CountRowxDP_cry_2
ADCStateMachine_1/CountRowxDP_cry_4
ADCStateMachine_1/CountRowxDP_cry_0_COUT1_6
ADCStateMachine_1/CountRowxDP_cry_6
ADCStateMachine_1/DividerRowxDP_cry_0
ADCStateMachine_1/DividerRowxDP_cry_2
ADCStateMachine_1/DividerRowxDP_cry_4
ADCStateMachine_1/DividerRowxDP_cry_6
ADCStateMachine_1/DividerRowxDP_cry_8
ADCStateMachine_1/DividerRowxDP_cry_10
ADCStateMachine_1/DividerRowxDP_cry_12
ADCStateMachine_1/DividerRowxDP_cry_14
ADCStateMachine_1/DividerRowxDP_s_0_S1_16
ADCStateMachine_1/DividerRowxDP_s_0_COUT1_16
ADCStateMachine_1/DividerRowxDP_s_0_COUT0_16
ADCStateMachine_1/DividerColxDP_cry_0
ADCStateMachine_1/DividerColxDP_cry_2
ADCStateMachine_1/DividerColxDP_cry_4
ADCStateMachine_1/DividerColxDP_cry_6
ADCStateMachine_1/DividerColxDP_cry_8
ADCStateMachine_1/DividerColxDP_cry_10
ADCStateMachine_1/DividerColxDP_cry_12
ADCStateMachine_1/DividerColxDP_cry_14
ADCStateMachine_1/DividerColxDP_cry_16
ADCStateMachine_1/DividerColxDP_cry_18
ADCStateMachine_1/DividerColxDP_cry_20
ADCStateMachine_1/DividerColxDP_cry_22
ADCStateMachine_1/DividerColxDP_cry_24
ADCStateMachine_1/DividerColxDP_cry_26
ADCStateMachine_1/DividerColxDP_cry_28
ADCStateMachine_1/DividerColxDP_cry_30
ADCStateMachine_1/DividerColxDP_s_0_S1_32
ADCStateMachine_1/DividerColxDP_s_0_COUT1_32
ADCStateMachine_1/DividerColxDP_s_0_COUT0_32
ADCStateMachine_1/un13_nobxs_cry_0_0_S0
ADCStateMachine_1/un13_nobxs_cry_0
ADCStateMachine_1/un13_nobxs_cry_2
ADCStateMachine_1/un13_nobxs_cry_4
ADCStateMachine_1/un13_nobxs_cry_6
ADCStateMachine_1/un13_nobxs_cry_8
ADCStateMachine_1/un13_nobxs_cry_10
ADCStateMachine_1/un13_nobxs_cry_12
ADCStateMachine_1/un13_nobxs_s_14_0_S1
ADCStateMachine_1/un13_nobxs_s_14_0_COUT1
ADCStateMachine_1/un13_nobxs_s_14_0_COUT0
ADCStateMachine_1/un3_nobxs_cry_0_0_S0
ADCStateMachine_1/un3_nobxs_cry_0
ADCStateMachine_1/un3_nobxs_cry_2
ADCStateMachine_1/un3_nobxs_cry_4
ADCStateMachine_1/un3_nobxs_cry_6
ADCStateMachine_1/un3_nobxs_cry_8
ADCStateMachine_1/un3_nobxs_cry_10
ADCStateMachine_1/un3_nobxs_cry_12
ADCStateMachine_1/un3_nobxs_cry_14_0_COUT1
ADCStateMachine_1/un3_nobxs_cry_14
ADCStateMachine_1/un10_nobxs_cry_0_0_S0
ADCStateMachine_1/un10_nobxs_cry_0
ADCStateMachine_1/un10_nobxs_cry_2
ADCStateMachine_1/un10_nobxs_cry_4
ADCStateMachine_1/un10_nobxs_cry_6
ADCStateMachine_1/un10_nobxs_cry_8
ADCStateMachine_1/un10_nobxs_cry_10_0_COUT1
ADCStateMachine_1/un10_nobxs_cry_10
ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_2_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_2_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_2
ADCStateMachine_1/un1_DividerRowxDP_1_cry_4_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_4_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_4
ADCStateMachine_1/un1_DividerRowxDP_1_cry_6_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_6_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_6
ADCStateMachine_1/un1_DividerRowxDP_1_cry_8_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_8_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_8
ADCStateMachine_1/un1_DividerRowxDP_1_cry_10_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_10_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_10
ADCStateMachine_1/un1_DividerRowxDP_1_cry_12_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_12_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_12
ADCStateMachine_1/un1_DividerRowxDP_1_cry_14_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_14_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_14
ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_COUT1
ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_0
ADCStateMachine_1/un1_DividerRowxDP_cry_2_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_2_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_2
ADCStateMachine_1/un1_DividerRowxDP_cry_4_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_4_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_4
ADCStateMachine_1/un1_DividerRowxDP_cry_6_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_6_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_6
ADCStateMachine_1/un1_DividerRowxDP_cry_8_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_8_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_8
ADCStateMachine_1/un1_DividerRowxDP_cry_10_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_10_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_10
ADCStateMachine_1/un1_DividerRowxDP_cry_12_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_12_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_12
ADCStateMachine_1/un1_DividerRowxDP_cry_14_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_14_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_14
ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_COUT1
ADCStateMachine_1/un16_nobxs_cry_0_0_S1
ADCStateMachine_1/un16_nobxs_cry_0_0_S0
ADCStateMachine_1/un16_nobxs_cry_0
ADCStateMachine_1/un16_nobxs_cry_2_0_S1
ADCStateMachine_1/un16_nobxs_cry_2_0_S0
ADCStateMachine_1/un16_nobxs_cry_2
ADCStateMachine_1/un16_nobxs_cry_4_0_S1
ADCStateMachine_1/un16_nobxs_cry_4_0_S0
ADCStateMachine_1/un16_nobxs_cry_4
ADCStateMachine_1/un16_nobxs_cry_6_0_S1
ADCStateMachine_1/un16_nobxs_cry_6_0_S0
ADCStateMachine_1/un16_nobxs_cry_6
ADCStateMachine_1/un16_nobxs_cry_8_0_S1
ADCStateMachine_1/un16_nobxs_cry_8_0_S0
ADCStateMachine_1/un16_nobxs_cry_8
ADCStateMachine_1/un16_nobxs_cry_10_0_S1
ADCStateMachine_1/un16_nobxs_cry_10_0_S0
ADCStateMachine_1/un16_nobxs_cry_10
ADCStateMachine_1/un16_nobxs_cry_12_0_S1
ADCStateMachine_1/un16_nobxs_cry_12_0_S0
ADCStateMachine_1/un16_nobxs_cry_12
ADCStateMachine_1/un16_nobxs_cry_14_0_S1
ADCStateMachine_1/un16_nobxs_cry_14_0_S0
ADCStateMachine_1/un16_nobxs_cry_14
ADCStateMachine_1/un16_nobxs_cry_16_0_S1
ADCStateMachine_1/un16_nobxs_cry_16_0_S0
ADCStateMachine_1/un16_nobxs_cry_16
ADCStateMachine_1/un6_nobxs_cry_0_0_S1
ADCStateMachine_1/un6_nobxs_cry_0_0_S0
ADCStateMachine_1/un6_nobxs_cry_0
ADCStateMachine_1/un6_nobxs_cry_2_0_S1
ADCStateMachine_1/un6_nobxs_cry_2_0_S0
ADCStateMachine_1/un6_nobxs_cry_2
ADCStateMachine_1/un6_nobxs_cry_4_0_S1
ADCStateMachine_1/un6_nobxs_cry_4_0_S0
ADCStateMachine_1/un6_nobxs_cry_4
ADCStateMachine_1/un6_nobxs_cry_6_0_S1
ADCStateMachine_1/un6_nobxs_cry_6_0_S0
ADCStateMachine_1/un6_nobxs_cry_6
ADCStateMachine_1/un6_nobxs_cry_8_0_S1
ADCStateMachine_1/un6_nobxs_cry_8_0_S0
ADCStateMachine_1/un6_nobxs_cry_8
ADCStateMachine_1/un6_nobxs_cry_10_0_S1
ADCStateMachine_1/un6_nobxs_cry_10_0_S0
ADCStateMachine_1/un6_nobxs_cry_10
ADCStateMachine_1/un6_nobxs_cry_12_0_S1
ADCStateMachine_1/un6_nobxs_cry_12_0_S0
ADCStateMachine_1/un6_nobxs_cry_12
ADCStateMachine_1/un6_nobxs_cry_14_0_S1
ADCStateMachine_1/un6_nobxs_cry_14_0_S0
ADCStateMachine_1/un6_nobxs_cry_14
ADCStateMachine_1/un6_nobxs_cry_16_0_S1
ADCStateMachine_1/un6_nobxs_cry_16_0_S0
ADCStateMachine_1/un6_nobxs_cry_16
ADCStateMachine_1/statecolxdn30_cry_0_0_S1
ADCStateMachine_1/statecolxdn30_cry_0_0_S0
ADCStateMachine_1/statecolxdn30_cry_0
ADCStateMachine_1/statecolxdn30_cry_2_0_S1
ADCStateMachine_1/statecolxdn30_cry_2_0_S0
ADCStateMachine_1/statecolxdn30_cry_2
ADCStateMachine_1/statecolxdn30_cry_4_0_S1
ADCStateMachine_1/statecolxdn30_cry_4_0_S0
ADCStateMachine_1/statecolxdn30_cry_4
ADCStateMachine_1/statecolxdn30_cry_6_0_S1
ADCStateMachine_1/statecolxdn30_cry_6_0_S0
ADCStateMachine_1/statecolxdn30_cry_6
ADCStateMachine_1/statecolxdn30_cry_8_0_S1
ADCStateMachine_1/statecolxdn30_cry_8_0_S0
ADCStateMachine_1/statecolxdn30_cry_8
ADCStateMachine_1/statecolxdn30_cry_10_0_S1
ADCStateMachine_1/statecolxdn30_cry_10_0_S0
ADCStateMachine_1/statecolxdn30_cry_10
ADCStateMachine_1/statecolxdn30_cry_12_0_S1
ADCStateMachine_1/statecolxdn30_cry_12_0_S0
ADCStateMachine_1/statecolxdn30_cry_12
ADCStateMachine_1/statecolxdn30_cry_14_0_S1
ADCStateMachine_1/statecolxdn30_cry_14_0_S0
ADCStateMachine_1/statecolxdn30_cry_14
ADCStateMachine_1/statecolxdn30_cry_16_0_S1
ADCStateMachine_1/statecolxdn30_cry_16_0_S0
ADCStateMachine_1/statecolxdn30_cry_16
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_0
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_0
ADCStateMachine_1/un1_DividerColxDP_1_cry_0
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_2
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_2
ADCStateMachine_1/un1_DividerColxDP_1_cry_2
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_4
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_4
ADCStateMachine_1/un1_DividerColxDP_1_cry_4
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_6
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_6
ADCStateMachine_1/un1_DividerColxDP_1_cry_6
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_8
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_8
ADCStateMachine_1/un1_DividerColxDP_1_cry_8
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_10
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_10
ADCStateMachine_1/un1_DividerColxDP_1_cry_10
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_12
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_12
ADCStateMachine_1/un1_DividerColxDP_1_cry_12
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_14
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_14
ADCStateMachine_1/un1_DividerColxDP_1_cry_14
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_16
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_16
ADCStateMachine_1/un1_DividerColxDP_1_cry_16
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_19
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_19
ADCStateMachine_1/un1_DividerColxDP_1_cry_19
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_23
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_23
ADCStateMachine_1/un1_DividerColxDP_1_cry_23
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_27
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_27
ADCStateMachine_1/un1_DividerColxDP_1_cry_27
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1_31
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0_31
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_COUT1_31
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_0
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_0
ADCStateMachine_1/un1_DividerColxDP_cry_0
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_2
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_2
ADCStateMachine_1/un1_DividerColxDP_cry_2
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_4
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_4
ADCStateMachine_1/un1_DividerColxDP_cry_4
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_6
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_6
ADCStateMachine_1/un1_DividerColxDP_cry_6
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_8
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_8
ADCStateMachine_1/un1_DividerColxDP_cry_8
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_10
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_10
ADCStateMachine_1/un1_DividerColxDP_cry_10
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_12
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_12
ADCStateMachine_1/un1_DividerColxDP_cry_12
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_14
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_14
ADCStateMachine_1/un1_DividerColxDP_cry_14
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_16
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_16
ADCStateMachine_1/un1_DividerColxDP_cry_16
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_19
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_19
ADCStateMachine_1/un1_DividerColxDP_cry_19
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_23
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_23
ADCStateMachine_1/un1_DividerColxDP_cry_23
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_27
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_27
ADCStateMachine_1/un1_DividerColxDP_cry_27
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1_31
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0_31
ADCStateMachine_1/un1_DividerColxDP_cry_0_COUT1_31
ADCStateMachine_1/un1_countcolxdp_0_I_1_0_S1
ADCStateMachine_1/un1_countcolxdp_0_N_42
ADCStateMachine_1/un1_countcolxdp_0_data_tmp_0
ADCStateMachine_1/un1_countcolxdp_0_I_15_0_S1
ADCStateMachine_1/un1_countcolxdp_0_I_15_0_S0
ADCStateMachine_1/un1_countcolxdp_0_data_tmp_2
ADCStateMachine_1/un1_countcolxdp_0_I_27_0_S1
ADCStateMachine_1/un1_countcolxdp_0_I_27_0_S0
ADCStateMachine_1/un1_countcolxdp_0_data_tmp_4
ADCStateMachine_1/un1_countcolxdp_0_I_39_0_S1
ADCStateMachine_1/un1_countcolxdp_0_I_39_0_S0
ADCStateMachine_1/un1_countcolxdp_0_data_tmp_6
ADCStateMachine_1/un1_countcolxdp_0_I_51_0_S1
ADCStateMachine_1/un1_countcolxdp_0_I_51_0_S0
ADCStateMachine_1/un1_countcolxdp_0_I_51_0_COUT1
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond_1.3_Production (92) -- WARNING: Map write only section -- Thu Jul 25 20:26:35 2013

SYSCONFIG INBUF=ON CONFIG_SECURE=OFF ;
LOCATE COMP "DebugxSIO_1" SITE "T12" ;
LOCATE COMP "FX2FifoDataxDIO_0" SITE "R2" ;
LOCATE COMP "FX2FifoInFullxSBI" SITE "L1" ;
LOCATE COMP "AERMonitorAddressxDI_9" SITE "R15" ;
LOCATE COMP "AERMonitorAddressxDI_8" SITE "R14" ;
LOCATE COMP "AERMonitorAddressxDI_7" SITE "T14" ;
LOCATE COMP "AERMonitorAddressxDI_6" SITE "T15" ;
LOCATE COMP "AERMonitorAddressxDI_5" SITE "R16" ;
LOCATE COMP "AERMonitorAddressxDI_4" SITE "P15" ;
LOCATE COMP "AERMonitorAddressxDI_3" SITE "P16" ;
LOCATE COMP "AERMonitorAddressxDI_2" SITE "N15" ;
LOCATE COMP "AERMonitorAddressxDI_1" SITE "N16" ;
LOCATE COMP "AERMonitorAddressxDI_0" SITE "M15" ;
LOCATE COMP "AERMonitorACKxSBO" SITE "L15" ;
LOCATE COMP "AERMonitorREQxABI" SITE "M16" ;
LOCATE COMP "DebugxSIO_15" SITE "T4" ;
LOCATE COMP "DebugxSIO_14" SITE "R5" ;
LOCATE COMP "DebugxSIO_13" SITE "T6" ;
LOCATE COMP "DebugxSIO_12" SITE "R7" ;
LOCATE COMP "DebugxSIO_11" SITE "R9" ;
LOCATE COMP "DebugxSIO_10" SITE "R10" ;
LOCATE COMP "DebugxSIO_9" SITE "R11" ;
LOCATE COMP "DebugxSIO_8" SITE "R12" ;
LOCATE COMP "DebugxSIO_7" SITE "R4" ;
LOCATE COMP "DebugxSIO_6" SITE "T5" ;
LOCATE COMP "DebugxSIO_5" SITE "R6" ;
LOCATE COMP "DebugxSIO_4" SITE "T7" ;
LOCATE COMP "DebugxSIO_3" SITE "T8" ;
LOCATE COMP "DebugxSIO_2" SITE "T10" ;
LOCATE COMP "DebugxSIO_0" SITE "T13" ;
LOCATE COMP "LED3xSO" SITE "R13" ;
LOCATE COMP "LED2xSO" SITE "T11" ;
LOCATE COMP "LED1xSO" SITE "R8" ;
LOCATE COMP "CDVSTestApsTxGatexSO" SITE "B13" ;
LOCATE COMP "CDVSTestBiasDiagSelxSO" SITE "A6" ;
LOCATE COMP "CDVSTestColMode1xSO" SITE "A15" ;
LOCATE COMP "CDVSTestColMode0xSO" SITE "A14" ;
LOCATE COMP "CDVSTestChipResetxRBO" SITE "D16" ;
LOCATE COMP "CDVSTestBiasEnablexEO" SITE "B7" ;
LOCATE COMP "CDVSTestSRColInxSO" SITE "B14" ;
LOCATE COMP "CDVSTestSRRowInxSO" SITE "C16" ;
LOCATE COMP "CDVSTestSRColClockxSO" SITE "A11" ;
LOCATE COMP "CDVSTestSRRowClockxSO" SITE "B16" ;
LOCATE COMP "ADCstbyxEO" SITE "D15" ;
LOCATE COMP "ADCoexEBO" SITE "E16" ;
LOCATE COMP "ADCwordxDI_9" SITE "F15" ;
LOCATE COMP "ADCwordxDI_8" SITE "G16" ;
LOCATE COMP "ADCwordxDI_7" SITE "G15" ;
LOCATE COMP "ADCwordxDI_6" SITE "H16" ;
LOCATE COMP "ADCwordxDI_5" SITE "H15" ;
LOCATE COMP "ADCwordxDI_4" SITE "J16" ;
LOCATE COMP "ADCwordxDI_3" SITE "J15" ;
LOCATE COMP "ADCwordxDI_2" SITE "K16" ;
LOCATE COMP "ADCwordxDI_1" SITE "K15" ;
LOCATE COMP "ADCwordxDI_0" SITE "L16" ;
LOCATE COMP "ADCclockxCO" SITE "E15" ;
LOCATE COMP "PE3xSI" SITE "B2" ;
LOCATE COMP "PE2xSI" SITE "B1" ;
LOCATE COMP "PA7xSIO" SITE "D2" ;
LOCATE COMP "PA3xSIO" SITE "F2" ;
LOCATE COMP "PA1xSIO" SITE "H1" ;
LOCATE COMP "PA0xSIO" SITE "H2" ;
LOCATE COMP "PC3xSIO" SITE "J1" ;
LOCATE COMP "PC2xSIO" SITE "J2" ;
LOCATE COMP "PC1xSIO" SITE "K1" ;
LOCATE COMP "PC0xSIO" SITE "K2" ;
LOCATE COMP "SynchOutxSBO" SITE "T2" ;
LOCATE COMP "Sync1xABI" SITE "T3" ;
LOCATE COMP "ResetxRBI" SITE "G2" ;
LOCATE COMP "IfClockxCI" SITE "A9" ;
LOCATE COMP "FX2FifoAddressxDO_1" SITE "E2" ;
LOCATE COMP "FX2FifoAddressxDO_0" SITE "F1" ;
LOCATE COMP "FX2FifoPktEndxSBO" SITE "E1" ;
LOCATE COMP "FX2FifoReadxEBO" SITE "G1" ;
LOCATE COMP "FX2FifoWritexEBO" SITE "A5" ;
LOCATE COMP "FX2FifoDataxDIO_15" SITE "B5" ;
LOCATE COMP "FX2FifoDataxDIO_14" SITE "A4" ;
LOCATE COMP "FX2FifoDataxDIO_13" SITE "B4" ;
LOCATE COMP "FX2FifoDataxDIO_12" SITE "A3" ;
LOCATE COMP "FX2FifoDataxDIO_11" SITE "C2" ;
LOCATE COMP "FX2FifoDataxDIO_10" SITE "C1" ;
LOCATE COMP "FX2FifoDataxDIO_9" SITE "C3" ;
LOCATE COMP "FX2FifoDataxDIO_8" SITE "D1" ;
LOCATE COMP "FX2FifoDataxDIO_7" SITE "M1" ;
LOCATE COMP "FX2FifoDataxDIO_6" SITE "M2" ;
LOCATE COMP "FX2FifoDataxDIO_5" SITE "N1" ;
LOCATE COMP "FX2FifoDataxDIO_4" SITE "N2" ;
LOCATE COMP "FX2FifoDataxDIO_3" SITE "P1" ;
LOCATE COMP "FX2FifoDataxDIO_2" SITE "P2" ;
LOCATE COMP "FX2FifoDataxDIO_1" SITE "R1" ;
FREQUENCY NET "ClockxC_c" 90.000000 MHz ;
USE PRIMARY NET "ClockxC_c" ;
FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;
USE PRIMARY NET "IfClockxCI_c" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
