<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v</a>


%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v:6</a>: Operator SHIFTL expects 5 bits on the LHS, but LHS&#39;s VARREF &#39;a&#39; generates 4 bits.
%Warning-WIDTH: Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.


</pre>