<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Digital_logic on Cloudian</title>
    <link>http://localhost:1313/tags/digital_logic/</link>
    <description>Recent content in Digital_logic on Cloudian</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>Â© 2025 Connie</copyright>
    <atom:link href="http://localhost:1313/tags/digital_logic/index.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title>Bi-stable Flip Flop</title>
      <link>http://localhost:1313/posts/digital-logic-circuits/bistable-flip-flop/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/digital-logic-circuits/bistable-flip-flop/</guid>
      <description>At the heart of an SRAM cell lies a bistable flip-flop, which is a circuit capable of holding one of two stable states: logic &amp;lsquo;0&amp;rsquo; or logic &amp;lsquo;1&amp;rsquo;. This flip-flop is typically constructed using two cross-coupled inverters</description>
      
    </item>
    
    <item>
      <title>Configuration Logic Block</title>
      <link>http://localhost:1313/posts/digital-logic-circuits/clb/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/digital-logic-circuits/clb/</guid>
      <description>The architecture of FPGAs rely heavily on Configuration Logic Blocks (CLBs). When you look at it, it is essentially a matrix of these CLBs, wired together by the device&amp;rsquo;s programmable interconnects.</description>
      
    </item>
    
    <item>
      <title>LUT</title>
      <link>http://localhost:1313/posts/digital-logic-circuits/luts/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/digital-logic-circuits/luts/</guid>
      <description>Definition # Look up table is a memory. Instead of recomputing a circuit or a logic function every time, we compute and store in LUTs. Then depending on the input, FPGA looks up from the table and output that result.</description>
      
    </item>
    
    <item>
      <title>SRAM</title>
      <link>http://localhost:1313/posts/digital-logic-circuits/sram/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/digital-logic-circuits/sram/</guid>
      <description>SRAMs are static memory. They are implemented using 6 transistors usually and because of that more expensive. Fills 2 needs:
direct interface with CPU at speeds not attainable by DRAMs replace DRAMs in systems with very low power consumption In 1st use, SRAM serves as cache memory, interfacing between DRAMs and the CPU For 2nd use, SRAM is used instead of DRAM.</description>
      
    </item>
    
  </channel>
</rss>
