---
title: "Thanks to"
id: Thanks
sidebar_position: 4
---

We develop tools but also integrate other open source projects:

-   [Verilog
    HDL/SystemVerilog](https://marketplace.visualstudio.com/items?itemName=mshr-h.VerilogHDL)
-   [VUnit](https://vunit.github.io)
-   [VSG](https://github.com/jeremiah-c-leary/vhdl-style-guide)
-   [Wavedrom](https://github.com/wavedrom/wavedrom)
-   [VHDL formatter](https://github.com/g2384/VHDLFormatter)
-   [VHDL grammar](https://github.com/richjyoung/vscode-modern-vhdl)
-   [Verilog
    formatter](https://github.com/thomasrussellmurphy/istyle-verilog-formatter)
-   [YosysJS](http://www.clifford.at/yosys/yosysjs.html)
-   [Tree-sitter-verilog](https://github.com/tree-sitter/tree-sitter-verilog)
-   [Tree-sitter-vhdl](https://github.com/alemuller/tree-sitter-vhdl)
-   [s3sv](https://www.github.com/TheClams/SystemVerilog)
