{
  "design": {
    "design_info": {
      "boundary_crc": "0xD3CDA2B2B1F34409",
      "design_src": "SBD",
      "device": "xc7z020clg400-2",
      "name": "bd_d528",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "ila_lib": ""
    },
    "interface_ports": {
      "SLOT_0_IIC": {
        "mode": "Monitor",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SDA_I": {
            "physical_name": "SLOT_0_IIC_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "SLOT_0_IIC_sda_o",
            "direction": "I"
          },
          "SDA_T": {
            "physical_name": "SLOT_0_IIC_sda_t",
            "direction": "I"
          },
          "SCL_I": {
            "physical_name": "SLOT_0_IIC_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "SLOT_0_IIC_scl_o",
            "direction": "I"
          },
          "SCL_T": {
            "physical_name": "SLOT_0_IIC_scl_t",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "SLOT_0_IIC_sda_i": {
        "direction": "I"
      },
      "SLOT_0_IIC_sda_o": {
        "direction": "I"
      },
      "SLOT_0_IIC_sda_t": {
        "direction": "I"
      },
      "SLOT_0_IIC_scl_i": {
        "direction": "I"
      },
      "SLOT_0_IIC_scl_o": {
        "direction": "I"
      },
      "SLOT_0_IIC_scl_t": {
        "direction": "I"
      }
    },
    "components": {
      "ila_lib": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "bd_d528_ila_lib_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "TRUE"
          },
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ADV_TRIGGER": {
            "value": "FALSE"
          },
          "C_DATA_DEPTH": {
            "value": "1024"
          },
          "C_EN_STRG_QUAL": {
            "value": "0"
          },
          "C_EN_TIME_TAG": {
            "value": "0"
          },
          "C_ILA_CLK_FREQ": {
            "value": "100000000"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE0_WIDTH": {
            "value": "1"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE1_WIDTH": {
            "value": "1"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE3_WIDTH": {
            "value": "1"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE4_WIDTH": {
            "value": "1"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          },
          "C_PROBE5_WIDTH": {
            "value": "1"
          },
          "C_TIME_TAG_WIDTH": {
            "value": "32"
          },
          "C_TRIGIN_EN": {
            "value": "false"
          },
          "C_TRIGOUT_EN": {
            "value": "false"
          },
          "C_XLNX_HW_PROBE_INFO": {
            "value": "DEFAULT"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "ila_lib/clk"
        ]
      },
      "SLOT_0_IIC_sda_i_1": {
        "ports": [
          "SLOT_0_IIC_sda_i",
          "ila_lib/probe0"
        ]
      },
      "SLOT_0_IIC_sda_o_1": {
        "ports": [
          "SLOT_0_IIC_sda_o",
          "ila_lib/probe1"
        ]
      },
      "SLOT_0_IIC_sda_t_1": {
        "ports": [
          "SLOT_0_IIC_sda_t",
          "ila_lib/probe2"
        ]
      },
      "SLOT_0_IIC_scl_i_1": {
        "ports": [
          "SLOT_0_IIC_scl_i",
          "ila_lib/probe3"
        ]
      },
      "SLOT_0_IIC_scl_o_1": {
        "ports": [
          "SLOT_0_IIC_scl_o",
          "ila_lib/probe4"
        ]
      },
      "SLOT_0_IIC_scl_t_1": {
        "ports": [
          "SLOT_0_IIC_scl_t",
          "ila_lib/probe5"
        ]
      }
    }
  }
}