HelpInfo,E:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:skewCounter
Implementation;Synthesis|| MT530 ||@W:Found inferred clock skewCounter|clk which controls 15 sequential elements including dff_0.qbar. This clock has no specified timing constraint which may adversely impact design performance. ||skewCounter.srr(115);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\skewCounter.srr'/linenumber/115||dff.v(28);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw7\hw7p3\hw7p3\hdl\dff.v'/linenumber/28
Implementation;Synthesis|| MT530 ||@W:Found inferred clock DFF_0_1|q_inferred_clock which controls 3 sequential elements including dff_3.qbar. This clock has no specified timing constraint which may adversely impact design performance. ||skewCounter.srr(116);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\skewCounter.srr'/linenumber/116||dff.v(28);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw7\hw7p3\hw7p3\hdl\dff.v'/linenumber/28
Implementation;Synthesis|| MT530 ||@W:Found inferred clock DFF_0_2|q_inferred_clock which controls 3 sequential elements including dff_2.qbar. This clock has no specified timing constraint which may adversely impact design performance. ||skewCounter.srr(117);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\skewCounter.srr'/linenumber/117||dff.v(28);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw7\hw7p3\hw7p3\hdl\dff.v'/linenumber/28
Implementation;Synthesis|| MT530 ||@W:Found inferred clock DFF_0_3|q_inferred_clock which controls 3 sequential elements including dff_1.qbar. This clock has no specified timing constraint which may adversely impact design performance. ||skewCounter.srr(118);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\skewCounter.srr'/linenumber/118||dff.v(28);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw7\hw7p3\hw7p3\hdl\dff.v'/linenumber/28
Implementation;Synthesis|| MT420 ||@W:Found inferred clock skewCounter|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"||skewCounter.srr(250);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\skewCounter.srr'/linenumber/250||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock DFF_0_1|q_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:dff_2.q"||skewCounter.srr(251);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\skewCounter.srr'/linenumber/251||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock DFF_0_2|q_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:dff_1.q"||skewCounter.srr(252);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\skewCounter.srr'/linenumber/252||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock DFF_0_3|q_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:dff_0.q"||skewCounter.srr(253);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\skewCounter.srr'/linenumber/253||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||skewCounter.srr(269);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\skewCounter.srr'/linenumber/269||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||skewCounter.srr(271);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\skewCounter.srr'/linenumber/271||null;null
Implementation;Compile;RootName:skewCounter
Implementation;Compile||(null)||Please refer to the log file for details||skewCounter_compile_log.rpt;liberoaction://open_report/file/skewCounter_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:skewCounter
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||skewCounter_placeroute_log.rpt;liberoaction://open_report/file/skewCounter_placeroute_log.rpt||(null);(null)
