
testboardrb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000816c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08008344  08008344  00009344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083a0  080083a0  0000a0d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080083a0  080083a0  000093a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080083a8  080083a8  0000a0d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083a8  080083a8  000093a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080083ac  080083ac  000093ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d4  20000000  080083b0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009fc  200000d4  08008484  0000a0d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ad0  08008484  0000aad0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013fc8  00000000  00000000  0000a104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e50  00000000  00000000  0001e0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f20  00000000  00000000  00020f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bdf  00000000  00000000  00021e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e2bb  00000000  00000000  00022a1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148cf  00000000  00000000  00040cda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba64f  00000000  00000000  000555a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010fbf8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d60  00000000  00000000  0010fc3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0011399c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000d4 	.word	0x200000d4
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800832c 	.word	0x0800832c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000d8 	.word	0x200000d8
 8000214:	0800832c 	.word	0x0800832c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <selectMuxPin>:
float rawPressureArray[NUM_OF_SENSORS];
float rawTemperatureArray[NUM_OF_SENSORS];

const int selectPins[3] = { GPIO_PIN_10, GPIO_PIN_9, GPIO_PIN_8 };

void selectMuxPin(uint8_t pin) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t j = 0; j < 3; j++) {
 800054e:	2300      	movs	r3, #0
 8000550:	73fb      	strb	r3, [r7, #15]
 8000552:	e021      	b.n	8000598 <selectMuxPin+0x54>
        if (pin & (1 << j)) {
 8000554:	79fa      	ldrb	r2, [r7, #7]
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	fa42 f303 	asr.w	r3, r2, r3
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	2b00      	cmp	r3, #0
 8000562:	d00b      	beq.n	800057c <selectMuxPin+0x38>
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_SET);
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	4a10      	ldr	r2, [pc, #64]	@ (80005a8 <selectMuxPin+0x64>)
 8000568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800056c:	b29b      	uxth	r3, r3
 800056e:	2201      	movs	r2, #1
 8000570:	4619      	mov	r1, r3
 8000572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000576:	f003 f94b 	bl	8003810 <HAL_GPIO_WritePin>
 800057a:	e00a      	b.n	8000592 <selectMuxPin+0x4e>
        } else {
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_RESET);
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	4a0a      	ldr	r2, [pc, #40]	@ (80005a8 <selectMuxPin+0x64>)
 8000580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000584:	b29b      	uxth	r3, r3
 8000586:	2200      	movs	r2, #0
 8000588:	4619      	mov	r1, r3
 800058a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800058e:	f003 f93f 	bl	8003810 <HAL_GPIO_WritePin>
    for (uint8_t j = 0; j < 3; j++) {
 8000592:	7bfb      	ldrb	r3, [r7, #15]
 8000594:	3301      	adds	r3, #1
 8000596:	73fb      	strb	r3, [r7, #15]
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	2b02      	cmp	r3, #2
 800059c:	d9da      	bls.n	8000554 <selectMuxPin+0x10>
        }
    }
}
 800059e:	bf00      	nop
 80005a0:	bf00      	nop
 80005a2:	3710      	adds	r7, #16
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	08008354 	.word	0x08008354

080005ac <muxInit>:

void muxInit() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2180      	movs	r1, #128	@ 0x80
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <muxInit+0x44>)
 80005b8:	f003 f92a 	bl	8003810 <HAL_GPIO_WritePin>

    // Initialize MUX
    for (uint8_t i = 0; i < 3; i++) {
 80005bc:	2300      	movs	r3, #0
 80005be:	71fb      	strb	r3, [r7, #7]
 80005c0:	e00d      	b.n	80005de <muxInit+0x32>
        HAL_GPIO_WritePin(GPIOA, selectPins[i], GPIO_PIN_SET);
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <muxInit+0x48>)
 80005c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	2201      	movs	r2, #1
 80005ce:	4619      	mov	r1, r3
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d4:	f003 f91c 	bl	8003810 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 3; i++) {
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	3301      	adds	r3, #1
 80005dc:	71fb      	strb	r3, [r7, #7]
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d9ee      	bls.n	80005c2 <muxInit+0x16>
    }
}
 80005e4:	bf00      	nop
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	48000800 	.word	0x48000800
 80005f4:	08008354 	.word	0x08008354

080005f8 <resumeI2COperations>:

void pauseI2COperations() {
    i2c_paused = 1;
}

void resumeI2COperations() {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
    if(i2c_paused) {
 80005fc:	4b05      	ldr	r3, [pc, #20]	@ (8000614 <resumeI2COperations+0x1c>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	b2db      	uxtb	r3, r3
 8000602:	2b00      	cmp	r3, #0
 8000604:	d004      	beq.n	8000610 <resumeI2COperations+0x18>
        i2c_paused = 0;
 8000606:	4b03      	ldr	r3, [pc, #12]	@ (8000614 <resumeI2COperations+0x1c>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
        startSensorReadSequence();
 800060c:	f000 f804 	bl	8000618 <startSensorReadSequence>
    }
}
 8000610:	bf00      	nop
 8000612:	bd80      	pop	{r7, pc}
 8000614:	200000f2 	.word	0x200000f2

08000618 <startSensorReadSequence>:

void startSensorReadSequence() {
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
    // Don't start if UART is active or operations are paused
    if(nslp_rx_active  || i2c_paused) {
 800061e:	4b19      	ldr	r3, [pc, #100]	@ (8000684 <startSensorReadSequence+0x6c>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	b2db      	uxtb	r3, r3
 8000624:	2b00      	cmp	r3, #0
 8000626:	d126      	bne.n	8000676 <startSensorReadSequence+0x5e>
 8000628:	4b17      	ldr	r3, [pc, #92]	@ (8000688 <startSensorReadSequence+0x70>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	b2db      	uxtb	r3, r3
 800062e:	2b00      	cmp	r3, #0
 8000630:	d121      	bne.n	8000676 <startSensorReadSequence+0x5e>
        return;
    }

    currentSensor = 0;
 8000632:	4b16      	ldr	r3, [pc, #88]	@ (800068c <startSensorReadSequence+0x74>)
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000638:	4b15      	ldr	r3, [pc, #84]	@ (8000690 <startSensorReadSequence+0x78>)
 800063a:	2200      	movs	r2, #0
 800063c:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800063e:	4b13      	ldr	r3, [pc, #76]	@ (800068c <startSensorReadSequence+0x74>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	b2db      	uxtb	r3, r3
 8000644:	4618      	mov	r0, r3
 8000646:	f7ff ff7d 	bl	8000544 <selectMuxPin>

    for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 800064a:	2300      	movs	r3, #0
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	e00b      	b.n	8000668 <startSensorReadSequence+0x50>
        if (HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2) == HAL_OK) {
 8000650:	2302      	movs	r3, #2
 8000652:	4a10      	ldr	r2, [pc, #64]	@ (8000694 <startSensorReadSequence+0x7c>)
 8000654:	21fe      	movs	r1, #254	@ 0xfe
 8000656:	4810      	ldr	r0, [pc, #64]	@ (8000698 <startSensorReadSequence+0x80>)
 8000658:	f003 f9d6 	bl	8003a08 <HAL_I2C_Master_Transmit_DMA>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d00b      	beq.n	800067a <startSensorReadSequence+0x62>
    for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	3301      	adds	r3, #1
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b02      	cmp	r3, #2
 800066c:	ddf0      	ble.n	8000650 <startSensorReadSequence+0x38>
            return;
        }
    }

    // Skip to next sensor on repeated failure
    HAL_I2C_ErrorCallback(&hi2c3);
 800066e:	480a      	ldr	r0, [pc, #40]	@ (8000698 <startSensorReadSequence+0x80>)
 8000670:	f000 f912 	bl	8000898 <HAL_I2C_ErrorCallback>
 8000674:	e002      	b.n	800067c <startSensorReadSequence+0x64>
        return;
 8000676:	bf00      	nop
 8000678:	e000      	b.n	800067c <startSensorReadSequence+0x64>
            return;
 800067a:	bf00      	nop
}
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	20000792 	.word	0x20000792
 8000688:	200000f2 	.word	0x200000f2
 800068c:	200000f0 	.word	0x200000f0
 8000690:	200000f1 	.word	0x200000f1
 8000694:	20000000 	.word	0x20000000
 8000698:	20000528 	.word	0x20000528

0800069c <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800069c:	b580      	push	{r7, lr}
 800069e:	b086      	sub	sp, #24
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3 || nslp_rx_active  || i2c_paused) {
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	4a2a      	ldr	r2, [pc, #168]	@ (8000750 <HAL_I2C_MasterTxCpltCallback+0xb4>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d149      	bne.n	8000740 <HAL_I2C_MasterTxCpltCallback+0xa4>
 80006ac:	4b29      	ldr	r3, [pc, #164]	@ (8000754 <HAL_I2C_MasterTxCpltCallback+0xb8>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d144      	bne.n	8000740 <HAL_I2C_MasterTxCpltCallback+0xa4>
 80006b6:	4b28      	ldr	r3, [pc, #160]	@ (8000758 <HAL_I2C_MasterTxCpltCallback+0xbc>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d13f      	bne.n	8000740 <HAL_I2C_MasterTxCpltCallback+0xa4>
        return;
    }

    HAL_StatusTypeDef status;

    if (dmaStep == 0) {
 80006c0:	4b26      	ldr	r3, [pc, #152]	@ (800075c <HAL_I2C_MasterTxCpltCallback+0xc0>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d11a      	bne.n	8000700 <HAL_I2C_MasterTxCpltCallback+0x64>
        dmaStep = 1;
 80006ca:	4b24      	ldr	r3, [pc, #144]	@ (800075c <HAL_I2C_MasterTxCpltCallback+0xc0>)
 80006cc:	2201      	movs	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
 80006d4:	e00d      	b.n	80006f2 <HAL_I2C_MasterTxCpltCallback+0x56>
            status = HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, addressArray, 1);
 80006d6:	2301      	movs	r3, #1
 80006d8:	4a21      	ldr	r2, [pc, #132]	@ (8000760 <HAL_I2C_MasterTxCpltCallback+0xc4>)
 80006da:	21fe      	movs	r1, #254	@ 0xfe
 80006dc:	481c      	ldr	r0, [pc, #112]	@ (8000750 <HAL_I2C_MasterTxCpltCallback+0xb4>)
 80006de:	f003 f993 	bl	8003a08 <HAL_I2C_Master_Transmit_DMA>
 80006e2:	4603      	mov	r3, r0
 80006e4:	73fb      	strb	r3, [r7, #15]
            if (status == HAL_OK) return;
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d02b      	beq.n	8000744 <HAL_I2C_MasterTxCpltCallback+0xa8>
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	3301      	adds	r3, #1
 80006f0:	617b      	str	r3, [r7, #20]
 80006f2:	697b      	ldr	r3, [r7, #20]
 80006f4:	2b02      	cmp	r3, #2
 80006f6:	ddee      	ble.n	80006d6 <HAL_I2C_MasterTxCpltCallback+0x3a>
        }
        HAL_I2C_ErrorCallback(hi2c);
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f000 f8cd 	bl	8000898 <HAL_I2C_ErrorCallback>
 80006fe:	e024      	b.n	800074a <HAL_I2C_MasterTxCpltCallback+0xae>
    } else if (dmaStep == 1) {
 8000700:	4b16      	ldr	r3, [pc, #88]	@ (800075c <HAL_I2C_MasterTxCpltCallback+0xc0>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	b2db      	uxtb	r3, r3
 8000706:	2b01      	cmp	r3, #1
 8000708:	d11f      	bne.n	800074a <HAL_I2C_MasterTxCpltCallback+0xae>
        dmaStep = 2;
 800070a:	4b14      	ldr	r3, [pc, #80]	@ (800075c <HAL_I2C_MasterTxCpltCallback+0xc0>)
 800070c:	2202      	movs	r2, #2
 800070e:	701a      	strb	r2, [r3, #0]
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 8000710:	2300      	movs	r3, #0
 8000712:	613b      	str	r3, [r7, #16]
 8000714:	e00d      	b.n	8000732 <HAL_I2C_MasterTxCpltCallback+0x96>
            status = HAL_I2C_Master_Receive_DMA(&hi2c3, 0x7F << 1, receiveArray, 5);
 8000716:	2305      	movs	r3, #5
 8000718:	4a12      	ldr	r2, [pc, #72]	@ (8000764 <HAL_I2C_MasterTxCpltCallback+0xc8>)
 800071a:	21fe      	movs	r1, #254	@ 0xfe
 800071c:	480c      	ldr	r0, [pc, #48]	@ (8000750 <HAL_I2C_MasterTxCpltCallback+0xb4>)
 800071e:	f003 fa87 	bl	8003c30 <HAL_I2C_Master_Receive_DMA>
 8000722:	4603      	mov	r3, r0
 8000724:	73fb      	strb	r3, [r7, #15]
            if (status == HAL_OK) return;
 8000726:	7bfb      	ldrb	r3, [r7, #15]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d00d      	beq.n	8000748 <HAL_I2C_MasterTxCpltCallback+0xac>
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 800072c:	693b      	ldr	r3, [r7, #16]
 800072e:	3301      	adds	r3, #1
 8000730:	613b      	str	r3, [r7, #16]
 8000732:	693b      	ldr	r3, [r7, #16]
 8000734:	2b02      	cmp	r3, #2
 8000736:	ddee      	ble.n	8000716 <HAL_I2C_MasterTxCpltCallback+0x7a>
        }
        HAL_I2C_ErrorCallback(hi2c);
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f000 f8ad 	bl	8000898 <HAL_I2C_ErrorCallback>
 800073e:	e004      	b.n	800074a <HAL_I2C_MasterTxCpltCallback+0xae>
        return;
 8000740:	bf00      	nop
 8000742:	e002      	b.n	800074a <HAL_I2C_MasterTxCpltCallback+0xae>
            if (status == HAL_OK) return;
 8000744:	bf00      	nop
 8000746:	e000      	b.n	800074a <HAL_I2C_MasterTxCpltCallback+0xae>
            if (status == HAL_OK) return;
 8000748:	bf00      	nop
    }
}
 800074a:	3718      	adds	r7, #24
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	20000528 	.word	0x20000528
 8000754:	20000792 	.word	0x20000792
 8000758:	200000f2 	.word	0x200000f2
 800075c:	200000f1 	.word	0x200000f1
 8000760:	20000004 	.word	0x20000004
 8000764:	200000f4 	.word	0x200000f4

08000768 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b086      	sub	sp, #24
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3 || nslp_rx_active  || i2c_paused) {
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a40      	ldr	r2, [pc, #256]	@ (8000874 <HAL_I2C_MasterRxCpltCallback+0x10c>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d176      	bne.n	8000866 <HAL_I2C_MasterRxCpltCallback+0xfe>
 8000778:	4b3f      	ldr	r3, [pc, #252]	@ (8000878 <HAL_I2C_MasterRxCpltCallback+0x110>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	b2db      	uxtb	r3, r3
 800077e:	2b00      	cmp	r3, #0
 8000780:	d171      	bne.n	8000866 <HAL_I2C_MasterRxCpltCallback+0xfe>
 8000782:	4b3e      	ldr	r3, [pc, #248]	@ (800087c <HAL_I2C_MasterRxCpltCallback+0x114>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	2b00      	cmp	r3, #0
 800078a:	d16c      	bne.n	8000866 <HAL_I2C_MasterRxCpltCallback+0xfe>
        return;
    }

    // Extract raw data from receiveArray
    uint32_t rawPressure = (receiveArray[0] << 16) | (receiveArray[1] << 8) | receiveArray[2];
 800078c:	4b3c      	ldr	r3, [pc, #240]	@ (8000880 <HAL_I2C_MasterRxCpltCallback+0x118>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	041a      	lsls	r2, r3, #16
 8000792:	4b3b      	ldr	r3, [pc, #236]	@ (8000880 <HAL_I2C_MasterRxCpltCallback+0x118>)
 8000794:	785b      	ldrb	r3, [r3, #1]
 8000796:	021b      	lsls	r3, r3, #8
 8000798:	4313      	orrs	r3, r2
 800079a:	4a39      	ldr	r2, [pc, #228]	@ (8000880 <HAL_I2C_MasterRxCpltCallback+0x118>)
 800079c:	7892      	ldrb	r2, [r2, #2]
 800079e:	4313      	orrs	r3, r2
 80007a0:	613b      	str	r3, [r7, #16]
    uint16_t rawTemperature = (receiveArray[3] << 8) | receiveArray[4];
 80007a2:	4b37      	ldr	r3, [pc, #220]	@ (8000880 <HAL_I2C_MasterRxCpltCallback+0x118>)
 80007a4:	78db      	ldrb	r3, [r3, #3]
 80007a6:	b21b      	sxth	r3, r3
 80007a8:	021b      	lsls	r3, r3, #8
 80007aa:	b21a      	sxth	r2, r3
 80007ac:	4b34      	ldr	r3, [pc, #208]	@ (8000880 <HAL_I2C_MasterRxCpltCallback+0x118>)
 80007ae:	791b      	ldrb	r3, [r3, #4]
 80007b0:	b21b      	sxth	r3, r3
 80007b2:	4313      	orrs	r3, r2
 80007b4:	b21b      	sxth	r3, r3
 80007b6:	81fb      	strh	r3, [r7, #14]

    rawPressureArray[currentSensor] = rawPressure;
 80007b8:	4b32      	ldr	r3, [pc, #200]	@ (8000884 <HAL_I2C_MasterRxCpltCallback+0x11c>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	693a      	ldr	r2, [r7, #16]
 80007c0:	ee07 2a90 	vmov	s15, r2
 80007c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007c8:	4a2f      	ldr	r2, [pc, #188]	@ (8000888 <HAL_I2C_MasterRxCpltCallback+0x120>)
 80007ca:	009b      	lsls	r3, r3, #2
 80007cc:	4413      	add	r3, r2
 80007ce:	edc3 7a00 	vstr	s15, [r3]
    rawTemperatureArray[currentSensor] = rawTemperature;
 80007d2:	4b2c      	ldr	r3, [pc, #176]	@ (8000884 <HAL_I2C_MasterRxCpltCallback+0x11c>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	89fa      	ldrh	r2, [r7, #14]
 80007da:	ee07 2a90 	vmov	s15, r2
 80007de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007e2:	4a2a      	ldr	r2, [pc, #168]	@ (800088c <HAL_I2C_MasterRxCpltCallback+0x124>)
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	4413      	add	r3, r2
 80007e8:	edc3 7a00 	vstr	s15, [r3]

    // Process the data immediately
    ProcessSensorData(currentSensor);
 80007ec:	4b25      	ldr	r3, [pc, #148]	@ (8000884 <HAL_I2C_MasterRxCpltCallback+0x11c>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	4618      	mov	r0, r3
 80007f4:	f000 f896 	bl	8000924 <ProcessSensorData>

    // Move to next sensor
    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 80007f8:	4b22      	ldr	r3, [pc, #136]	@ (8000884 <HAL_I2C_MasterRxCpltCallback+0x11c>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	3301      	adds	r3, #1
 8000800:	425a      	negs	r2, r3
 8000802:	f003 0303 	and.w	r3, r3, #3
 8000806:	f002 0203 	and.w	r2, r2, #3
 800080a:	bf58      	it	pl
 800080c:	4253      	negpl	r3, r2
 800080e:	b2da      	uxtb	r2, r3
 8000810:	4b1c      	ldr	r3, [pc, #112]	@ (8000884 <HAL_I2C_MasterRxCpltCallback+0x11c>)
 8000812:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000814:	4b1e      	ldr	r3, [pc, #120]	@ (8000890 <HAL_I2C_MasterRxCpltCallback+0x128>)
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800081a:	4b1a      	ldr	r3, [pc, #104]	@ (8000884 <HAL_I2C_MasterRxCpltCallback+0x11c>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	b2db      	uxtb	r3, r3
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fe8f 	bl	8000544 <selectMuxPin>

    // Start next reading if not paused
    if(!nslp_rx_active  && !i2c_paused) {
 8000826:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <HAL_I2C_MasterRxCpltCallback+0x110>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	b2db      	uxtb	r3, r3
 800082c:	2b00      	cmp	r3, #0
 800082e:	d11d      	bne.n	800086c <HAL_I2C_MasterRxCpltCallback+0x104>
 8000830:	4b12      	ldr	r3, [pc, #72]	@ (800087c <HAL_I2C_MasterRxCpltCallback+0x114>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	b2db      	uxtb	r3, r3
 8000836:	2b00      	cmp	r3, #0
 8000838:	d118      	bne.n	800086c <HAL_I2C_MasterRxCpltCallback+0x104>
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 800083a:	2300      	movs	r3, #0
 800083c:	617b      	str	r3, [r7, #20]
 800083e:	e00b      	b.n	8000858 <HAL_I2C_MasterRxCpltCallback+0xf0>
            if (HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2) == HAL_OK) {
 8000840:	2302      	movs	r3, #2
 8000842:	4a14      	ldr	r2, [pc, #80]	@ (8000894 <HAL_I2C_MasterRxCpltCallback+0x12c>)
 8000844:	21fe      	movs	r1, #254	@ 0xfe
 8000846:	480b      	ldr	r0, [pc, #44]	@ (8000874 <HAL_I2C_MasterRxCpltCallback+0x10c>)
 8000848:	f003 f8de 	bl	8003a08 <HAL_I2C_Master_Transmit_DMA>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d00b      	beq.n	800086a <HAL_I2C_MasterRxCpltCallback+0x102>
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	3301      	adds	r3, #1
 8000856:	617b      	str	r3, [r7, #20]
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	2b02      	cmp	r3, #2
 800085c:	ddf0      	ble.n	8000840 <HAL_I2C_MasterRxCpltCallback+0xd8>
                return;
            }
        }
        HAL_I2C_ErrorCallback(hi2c);
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f000 f81a 	bl	8000898 <HAL_I2C_ErrorCallback>
 8000864:	e002      	b.n	800086c <HAL_I2C_MasterRxCpltCallback+0x104>
        return;
 8000866:	bf00      	nop
 8000868:	e000      	b.n	800086c <HAL_I2C_MasterRxCpltCallback+0x104>
                return;
 800086a:	bf00      	nop
    }
}
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	20000528 	.word	0x20000528
 8000878:	20000792 	.word	0x20000792
 800087c:	200000f2 	.word	0x200000f2
 8000880:	200000f4 	.word	0x200000f4
 8000884:	200000f0 	.word	0x200000f0
 8000888:	200004dc 	.word	0x200004dc
 800088c:	200004ec 	.word	0x200004ec
 8000890:	200000f1 	.word	0x200000f1
 8000894:	20000000 	.word	0x20000000

08000898 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	4a1a      	ldr	r2, [pc, #104]	@ (800090c <HAL_I2C_ErrorCallback+0x74>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d12d      	bne.n	8000904 <HAL_I2C_ErrorCallback+0x6c>

    HAL_I2C_DeInit(hi2c);
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f003 f87e 	bl	80039aa <HAL_I2C_DeInit>
    HAL_I2C_Init(hi2c);
 80008ae:	6878      	ldr	r0, [r7, #4]
 80008b0:	f002 ffe0 	bl	8003874 <HAL_I2C_Init>

    // Only continue if not paused
    if(!nslp_rx_active  && !i2c_paused) {
 80008b4:	4b16      	ldr	r3, [pc, #88]	@ (8000910 <HAL_I2C_ErrorCallback+0x78>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d123      	bne.n	8000906 <HAL_I2C_ErrorCallback+0x6e>
 80008be:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <HAL_I2C_ErrorCallback+0x7c>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d11e      	bne.n	8000906 <HAL_I2C_ErrorCallback+0x6e>
        currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 80008c8:	4b13      	ldr	r3, [pc, #76]	@ (8000918 <HAL_I2C_ErrorCallback+0x80>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	3301      	adds	r3, #1
 80008d0:	425a      	negs	r2, r3
 80008d2:	f003 0303 	and.w	r3, r3, #3
 80008d6:	f002 0203 	and.w	r2, r2, #3
 80008da:	bf58      	it	pl
 80008dc:	4253      	negpl	r3, r2
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000918 <HAL_I2C_ErrorCallback+0x80>)
 80008e2:	701a      	strb	r2, [r3, #0]
        dmaStep = 0;
 80008e4:	4b0d      	ldr	r3, [pc, #52]	@ (800091c <HAL_I2C_ErrorCallback+0x84>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	701a      	strb	r2, [r3, #0]
        selectMuxPin(currentSensor);
 80008ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <HAL_I2C_ErrorCallback+0x80>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	4618      	mov	r0, r3
 80008f2:	f7ff fe27 	bl	8000544 <selectMuxPin>
        HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 80008f6:	2302      	movs	r3, #2
 80008f8:	4a09      	ldr	r2, [pc, #36]	@ (8000920 <HAL_I2C_ErrorCallback+0x88>)
 80008fa:	21fe      	movs	r1, #254	@ 0xfe
 80008fc:	4803      	ldr	r0, [pc, #12]	@ (800090c <HAL_I2C_ErrorCallback+0x74>)
 80008fe:	f003 f883 	bl	8003a08 <HAL_I2C_Master_Transmit_DMA>
 8000902:	e000      	b.n	8000906 <HAL_I2C_ErrorCallback+0x6e>
    if (hi2c != &hi2c3) return;
 8000904:	bf00      	nop
    }
}
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	20000528 	.word	0x20000528
 8000910:	20000792 	.word	0x20000792
 8000914:	200000f2 	.word	0x200000f2
 8000918:	200000f0 	.word	0x200000f0
 800091c:	200000f1 	.word	0x200000f1
 8000920:	20000000 	.word	0x20000000

08000924 <ProcessSensorData>:

void ProcessSensorData(uint8_t sensorIndex) {
 8000924:	b4b0      	push	{r4, r5, r7}
 8000926:	b091      	sub	sp, #68	@ 0x44
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	71fb      	strb	r3, [r7, #7]
    uint32_t rawPressure = rawPressureArray[sensorIndex];
 800092e:	79fb      	ldrb	r3, [r7, #7]
 8000930:	4ab1      	ldr	r2, [pc, #708]	@ (8000bf8 <ProcessSensorData+0x2d4>)
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	4413      	add	r3, r2
 8000936:	edd3 7a00 	vldr	s15, [r3]
 800093a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800093e:	ee17 3a90 	vmov	r3, s15
 8000942:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t rawTemperature = rawTemperatureArray[sensorIndex];
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	4aad      	ldr	r2, [pc, #692]	@ (8000bfc <ProcessSensorData+0x2d8>)
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	4413      	add	r3, r2
 800094c:	edd3 7a00 	vldr	s15, [r3]
 8000950:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000954:	ee17 3a90 	vmov	r3, s15
 8000958:	847b      	strh	r3, [r7, #34]	@ 0x22

    float fpressureData = (float)rawPressure;
 800095a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800095c:	ee07 3a90 	vmov	s15, r3
 8000960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000964:	edc7 7a07 	vstr	s15, [r7, #28]
    float fpressureData2;

    if (fpressureData >= 8388608.0f) {
 8000968:	edd7 7a07 	vldr	s15, [r7, #28]
 800096c:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 8000c00 <ProcessSensorData+0x2dc>
 8000970:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000978:	db18      	blt.n	80009ac <ProcessSensorData+0x88>
        fpressureData2 = (fpressureData - 16777216.0f) * Fullscale_P * calibration[sensorIndex] / 8388608.0f;
 800097a:	edd7 7a07 	vldr	s15, [r7, #28]
 800097e:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8000c04 <ProcessSensorData+0x2e0>
 8000982:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000986:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8000c08 <ProcessSensorData+0x2e4>
 800098a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	4a9e      	ldr	r2, [pc, #632]	@ (8000c0c <ProcessSensorData+0x2e8>)
 8000992:	009b      	lsls	r3, r3, #2
 8000994:	4413      	add	r3, r2
 8000996:	edd3 7a00 	vldr	s15, [r3]
 800099a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800099e:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8000c00 <ProcessSensorData+0x2dc>
 80009a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009a6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 80009aa:	e013      	b.n	80009d4 <ProcessSensorData+0xb0>
    } else {
        fpressureData2 = fpressureData * Fullscale_P * calibration[sensorIndex] / 8388608.0f;
 80009ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80009b0:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8000c08 <ProcessSensorData+0x2e4>
 80009b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	4a94      	ldr	r2, [pc, #592]	@ (8000c0c <ProcessSensorData+0x2e8>)
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	4413      	add	r3, r2
 80009c0:	edd3 7a00 	vldr	s15, [r3]
 80009c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009c8:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8000c00 <ProcessSensorData+0x2dc>
 80009cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009d0:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    }

    // Ignore negative pressure
    if (fpressureData2 < 0.0f) {
 80009d4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80009d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80009dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009e0:	d534      	bpl.n	8000a4c <ProcessSensorData+0x128>
        // Shift the array but keep previous value
        for (uint8_t j = 0; j < RUNAVGAM - 1; j++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 80009e8:	e01d      	b.n	8000a26 <ProcessSensorData+0x102>
            runningAveragePressure[sensorIndex][j] = runningAveragePressure[sensorIndex][j + 1];
 80009ea:	79f9      	ldrb	r1, [r7, #7]
 80009ec:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80009f0:	1c5c      	adds	r4, r3, #1
 80009f2:	79fa      	ldrb	r2, [r7, #7]
 80009f4:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 80009f8:	4d85      	ldr	r5, [pc, #532]	@ (8000c10 <ProcessSensorData+0x2ec>)
 80009fa:	460b      	mov	r3, r1
 80009fc:	011b      	lsls	r3, r3, #4
 80009fe:	1a5b      	subs	r3, r3, r1
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	4423      	add	r3, r4
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	442b      	add	r3, r5
 8000a08:	6819      	ldr	r1, [r3, #0]
 8000a0a:	4c81      	ldr	r4, [pc, #516]	@ (8000c10 <ProcessSensorData+0x2ec>)
 8000a0c:	4613      	mov	r3, r2
 8000a0e:	011b      	lsls	r3, r3, #4
 8000a10:	1a9b      	subs	r3, r3, r2
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	4403      	add	r3, r0
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	4423      	add	r3, r4
 8000a1a:	6019      	str	r1, [r3, #0]
        for (uint8_t j = 0; j < RUNAVGAM - 1; j++) {
 8000a1c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a20:	3301      	adds	r3, #1
 8000a22:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8000a26:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a2a:	2b1c      	cmp	r3, #28
 8000a2c:	d9dd      	bls.n	80009ea <ProcessSensorData+0xc6>
        }
        runningAveragePressure[sensorIndex][RUNAVGAM - 1] = pressureArray[sensorIndex];
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	79fa      	ldrb	r2, [r7, #7]
 8000a32:	4978      	ldr	r1, [pc, #480]	@ (8000c14 <ProcessSensorData+0x2f0>)
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	440b      	add	r3, r1
 8000a38:	6819      	ldr	r1, [r3, #0]
 8000a3a:	4875      	ldr	r0, [pc, #468]	@ (8000c10 <ProcessSensorData+0x2ec>)
 8000a3c:	4613      	mov	r3, r2
 8000a3e:	011b      	lsls	r3, r3, #4
 8000a40:	1a9b      	subs	r3, r3, r2
 8000a42:	00db      	lsls	r3, r3, #3
 8000a44:	4403      	add	r3, r0
 8000a46:	3374      	adds	r3, #116	@ 0x74
 8000a48:	6019      	str	r1, [r3, #0]
        return;
 8000a4a:	e0d0      	b.n	8000bee <ProcessSensorData+0x2ca>
    }

    float truePressure = fpressureData2;
 8000a4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a4e:	61bb      	str	r3, [r7, #24]
    float pressureSum = 0.0f;
 8000a50:	f04f 0300 	mov.w	r3, #0
 8000a54:	637b      	str	r3, [r7, #52]	@ 0x34

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000a56:	2300      	movs	r3, #0
 8000a58:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8000a5c:	e042      	b.n	8000ae4 <ProcessSensorData+0x1c0>
        if (j == RUNAVGAM - 1) {
 8000a5e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a62:	2b1d      	cmp	r3, #29
 8000a64:	d10d      	bne.n	8000a82 <ProcessSensorData+0x15e>
            runningAveragePressure[sensorIndex][j] = truePressure;
 8000a66:	79fa      	ldrb	r2, [r7, #7]
 8000a68:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 8000a6c:	4868      	ldr	r0, [pc, #416]	@ (8000c10 <ProcessSensorData+0x2ec>)
 8000a6e:	4613      	mov	r3, r2
 8000a70:	011b      	lsls	r3, r3, #4
 8000a72:	1a9b      	subs	r3, r3, r2
 8000a74:	005b      	lsls	r3, r3, #1
 8000a76:	440b      	add	r3, r1
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	4403      	add	r3, r0
 8000a7c:	69ba      	ldr	r2, [r7, #24]
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	e018      	b.n	8000ab4 <ProcessSensorData+0x190>
        } else {
            runningAveragePressure[sensorIndex][j] = runningAveragePressure[sensorIndex][j + 1];
 8000a82:	79f9      	ldrb	r1, [r7, #7]
 8000a84:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a88:	1c5c      	adds	r4, r3, #1
 8000a8a:	79fa      	ldrb	r2, [r7, #7]
 8000a8c:	f897 0033 	ldrb.w	r0, [r7, #51]	@ 0x33
 8000a90:	4d5f      	ldr	r5, [pc, #380]	@ (8000c10 <ProcessSensorData+0x2ec>)
 8000a92:	460b      	mov	r3, r1
 8000a94:	011b      	lsls	r3, r3, #4
 8000a96:	1a5b      	subs	r3, r3, r1
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	4423      	add	r3, r4
 8000a9c:	009b      	lsls	r3, r3, #2
 8000a9e:	442b      	add	r3, r5
 8000aa0:	6819      	ldr	r1, [r3, #0]
 8000aa2:	4c5b      	ldr	r4, [pc, #364]	@ (8000c10 <ProcessSensorData+0x2ec>)
 8000aa4:	4613      	mov	r3, r2
 8000aa6:	011b      	lsls	r3, r3, #4
 8000aa8:	1a9b      	subs	r3, r3, r2
 8000aaa:	005b      	lsls	r3, r3, #1
 8000aac:	4403      	add	r3, r0
 8000aae:	009b      	lsls	r3, r3, #2
 8000ab0:	4423      	add	r3, r4
 8000ab2:	6019      	str	r1, [r3, #0]
        }
        pressureSum += runningAveragePressure[sensorIndex][j];
 8000ab4:	79fa      	ldrb	r2, [r7, #7]
 8000ab6:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 8000aba:	4855      	ldr	r0, [pc, #340]	@ (8000c10 <ProcessSensorData+0x2ec>)
 8000abc:	4613      	mov	r3, r2
 8000abe:	011b      	lsls	r3, r3, #4
 8000ac0:	1a9b      	subs	r3, r3, r2
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	440b      	add	r3, r1
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	4403      	add	r3, r0
 8000aca:	edd3 7a00 	vldr	s15, [r3]
 8000ace:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8000ad2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ad6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000ada:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ade:	3301      	adds	r3, #1
 8000ae0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8000ae4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ae8:	2b1d      	cmp	r3, #29
 8000aea:	d9b8      	bls.n	8000a5e <ProcessSensorData+0x13a>
    }

    float pressureAverage = pressureSum / RUNAVGAM;
 8000aec:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8000af0:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 8000af4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000af8:	edc7 7a05 	vstr	s15, [r7, #20]

    float ftemperature = (float)rawTemperature;
 8000afc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000afe:	ee07 3a90 	vmov	s15, r3
 8000b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b06:	edc7 7a04 	vstr	s15, [r7, #16]
    float trueTemperature = ftemperature / 256.0f * tempcal[sensorIndex];
 8000b0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000b0e:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8000c18 <ProcessSensorData+0x2f4>
 8000b12:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	4a40      	ldr	r2, [pc, #256]	@ (8000c1c <ProcessSensorData+0x2f8>)
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	edd3 7a00 	vldr	s15, [r3]
 8000b22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b26:	edc7 7a03 	vstr	s15, [r7, #12]
    float temperatureSum = 0.0f;
 8000b2a:	f04f 0300 	mov.w	r3, #0
 8000b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000b30:	2300      	movs	r3, #0
 8000b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000b36:	e042      	b.n	8000bbe <ProcessSensorData+0x29a>
        if (j == RUNAVGAM - 1) {
 8000b38:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000b3c:	2b1d      	cmp	r3, #29
 8000b3e:	d10d      	bne.n	8000b5c <ProcessSensorData+0x238>
            runningAverageTemperature[sensorIndex][j] = trueTemperature;
 8000b40:	79fa      	ldrb	r2, [r7, #7]
 8000b42:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8000b46:	4836      	ldr	r0, [pc, #216]	@ (8000c20 <ProcessSensorData+0x2fc>)
 8000b48:	4613      	mov	r3, r2
 8000b4a:	011b      	lsls	r3, r3, #4
 8000b4c:	1a9b      	subs	r3, r3, r2
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	440b      	add	r3, r1
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	4403      	add	r3, r0
 8000b56:	68fa      	ldr	r2, [r7, #12]
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	e018      	b.n	8000b8e <ProcessSensorData+0x26a>
        } else {
            runningAverageTemperature[sensorIndex][j] = runningAverageTemperature[sensorIndex][j + 1];
 8000b5c:	79f9      	ldrb	r1, [r7, #7]
 8000b5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000b62:	1c5c      	adds	r4, r3, #1
 8000b64:	79fa      	ldrb	r2, [r7, #7]
 8000b66:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 8000b6a:	4d2d      	ldr	r5, [pc, #180]	@ (8000c20 <ProcessSensorData+0x2fc>)
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	011b      	lsls	r3, r3, #4
 8000b70:	1a5b      	subs	r3, r3, r1
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	4423      	add	r3, r4
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	442b      	add	r3, r5
 8000b7a:	6819      	ldr	r1, [r3, #0]
 8000b7c:	4c28      	ldr	r4, [pc, #160]	@ (8000c20 <ProcessSensorData+0x2fc>)
 8000b7e:	4613      	mov	r3, r2
 8000b80:	011b      	lsls	r3, r3, #4
 8000b82:	1a9b      	subs	r3, r3, r2
 8000b84:	005b      	lsls	r3, r3, #1
 8000b86:	4403      	add	r3, r0
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	4423      	add	r3, r4
 8000b8c:	6019      	str	r1, [r3, #0]
        }
        temperatureSum += runningAverageTemperature[sensorIndex][j];
 8000b8e:	79fa      	ldrb	r2, [r7, #7]
 8000b90:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8000b94:	4822      	ldr	r0, [pc, #136]	@ (8000c20 <ProcessSensorData+0x2fc>)
 8000b96:	4613      	mov	r3, r2
 8000b98:	011b      	lsls	r3, r3, #4
 8000b9a:	1a9b      	subs	r3, r3, r2
 8000b9c:	005b      	lsls	r3, r3, #1
 8000b9e:	440b      	add	r3, r1
 8000ba0:	009b      	lsls	r3, r3, #2
 8000ba2:	4403      	add	r3, r0
 8000ba4:	edd3 7a00 	vldr	s15, [r3]
 8000ba8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bb0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000bb4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000bb8:	3301      	adds	r3, #1
 8000bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000bbe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000bc2:	2b1d      	cmp	r3, #29
 8000bc4:	d9b8      	bls.n	8000b38 <ProcessSensorData+0x214>
    }

    float temperatureAverage = temperatureSum / RUNAVGAM;
 8000bc6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000bca:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 8000bce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bd2:	edc7 7a02 	vstr	s15, [r7, #8]

    pressureArray[sensorIndex] = pressureAverage;
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	4a0e      	ldr	r2, [pc, #56]	@ (8000c14 <ProcessSensorData+0x2f0>)
 8000bda:	009b      	lsls	r3, r3, #2
 8000bdc:	4413      	add	r3, r2
 8000bde:	697a      	ldr	r2, [r7, #20]
 8000be0:	601a      	str	r2, [r3, #0]
    temperatureArray[sensorIndex] = temperatureAverage;
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	4a0f      	ldr	r2, [pc, #60]	@ (8000c24 <ProcessSensorData+0x300>)
 8000be6:	009b      	lsls	r3, r3, #2
 8000be8:	4413      	add	r3, r2
 8000bea:	68ba      	ldr	r2, [r7, #8]
 8000bec:	601a      	str	r2, [r3, #0]
}
 8000bee:	3744      	adds	r7, #68	@ 0x44
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bcb0      	pop	{r4, r5, r7}
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	200004dc 	.word	0x200004dc
 8000bfc:	200004ec 	.word	0x200004ec
 8000c00:	4b000000 	.word	0x4b000000
 8000c04:	4b800000 	.word	0x4b800000
 8000c08:	457a0000 	.word	0x457a0000
 8000c0c:	20000008 	.word	0x20000008
 8000c10:	2000011c 	.word	0x2000011c
 8000c14:	200000fc 	.word	0x200000fc
 8000c18:	43800000 	.word	0x43800000
 8000c1c:	20000018 	.word	0x20000018
 8000c20:	200002fc 	.word	0x200002fc
 8000c24:	2000010c 	.word	0x2000010c

08000c28 <CheckAndResumeI2C>:

void CheckAndResumeI2C() {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
    if(!nslp_rx_active  && i2c_paused) {
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <CheckAndResumeI2C+0x20>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d106      	bne.n	8000c44 <CheckAndResumeI2C+0x1c>
 8000c36:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <CheckAndResumeI2C+0x24>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <CheckAndResumeI2C+0x1c>
        resumeI2COperations();
 8000c40:	f7ff fcda 	bl	80005f8 <resumeI2COperations>
    }
}
 8000c44:	bf00      	nop
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20000792 	.word	0x20000792
 8000c4c:	200000f2 	.word	0x200000f2

08000c50 <on_packet_received>:
/* USER CODE BEGIN 0 */
uint8_t isCon;
uint8_t isOn;
uint8_t ballin;

void on_packet_received(struct Packet *p) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
			break;
		}
	break;
	}
	*/
	Command.type = p->type;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	781a      	ldrb	r2, [r3, #0]
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <on_packet_received+0x38>)
 8000c5e:	701a      	strb	r2, [r3, #0]
	Command.size = p->size;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	785a      	ldrb	r2, [r3, #1]
 8000c64:	4b08      	ldr	r3, [pc, #32]	@ (8000c88 <on_packet_received+0x38>)
 8000c66:	705a      	strb	r2, [r3, #1]
	Command.payload = p->payload[1];
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	461a      	mov	r2, r3
 8000c72:	4b05      	ldr	r3, [pc, #20]	@ (8000c88 <on_packet_received+0x38>)
 8000c74:	605a      	str	r2, [r3, #4]
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000c76:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c7a:	4804      	ldr	r0, [pc, #16]	@ (8000c8c <on_packet_received+0x3c>)
 8000c7c:	f002 fde0 	bl	8003840 <HAL_GPIO_TogglePin>
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	200004fc 	.word	0x200004fc
 8000c8c:	48000400 	.word	0x48000400

08000c90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b08e      	sub	sp, #56	@ 0x38
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c96:	f001 fafc 	bl	8002292 <HAL_Init>

  /* USER CODE BEGIN Init */
  	uint32_t opento1 = 0;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	61fb      	str	r3, [r7, #28]
  	uint32_t opento2 = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61bb      	str	r3, [r7, #24]
  	uint8_t debug = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  	uint8_t flag = 0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  	uint32_t timepre = 0;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	633b      	str	r3, [r7, #48]	@ 0x30
  	uint32_t timeref1 = 0;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  	uint32_t timec = 0;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	617b      	str	r3, [r7, #20]
  	uint32_t psend = 0;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  	uint32_t tsend = 0;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	627b      	str	r3, [r7, #36]	@ 0x24


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cc2:	f000 f921 	bl	8000f08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cc6:	f000 fa73 	bl	80011b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000cca:	f000 fa1b 	bl	8001104 <MX_DMA_Init>
  MX_I2C3_Init();
 8000cce:	f000 f98b 	bl	8000fe8 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8000cd2:	f000 f9cb 	bl	800106c <MX_USART1_UART_Init>
  MX_CRC_Init();
 8000cd6:	f000 f965 	bl	8000fa4 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  muxInit();
 8000cda:	f7ff fc67 	bl	80005ac <muxInit>
  startSensorReadSequence();
 8000cde:	f7ff fc9b 	bl	8000618 <startSensorReadSequence>
  nslp_init(&huart1, &hcrc);
 8000ce2:	497f      	ldr	r1, [pc, #508]	@ (8000ee0 <main+0x250>)
 8000ce4:	487f      	ldr	r0, [pc, #508]	@ (8000ee4 <main+0x254>)
 8000ce6:	f000 fb5f 	bl	80013a8 <nslp_init>
  nslp_set_rx_callback(on_packet_received);
 8000cea:	487f      	ldr	r0, [pc, #508]	@ (8000ee8 <main+0x258>)
 8000cec:	f000 fb92 	bl	8001414 <nslp_set_rx_callback>


  HAL_GPIO_WritePin(bal2.busC, bal2.pinC, 0);
 8000cf0:	4b7e      	ldr	r3, [pc, #504]	@ (8000eec <main+0x25c>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	4b7d      	ldr	r3, [pc, #500]	@ (8000eec <main+0x25c>)
 8000cf8:	689b      	ldr	r3, [r3, #8]
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4619      	mov	r1, r3
 8000d00:	f002 fd86 	bl	8003810 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(bal2.busO, bal2.pinO, 0);
 8000d04:	4b79      	ldr	r3, [pc, #484]	@ (8000eec <main+0x25c>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	4b78      	ldr	r3, [pc, #480]	@ (8000eec <main+0x25c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	2200      	movs	r2, #0
 8000d12:	4619      	mov	r1, r3
 8000d14:	f002 fd7c 	bl	8003810 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);

  valve_set_openness(&bal1, 127);
  valve_update(&bal1);
  */
  valve_calibrate(&bal2);
 8000d18:	4874      	ldr	r0, [pc, #464]	@ (8000eec <main+0x25c>)
 8000d1a:	f001 f97f 	bl	800201c <valve_calibrate>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  CheckAndResumeI2C();
 8000d1e:	f7ff ff83 	bl	8000c28 <CheckAndResumeI2C>
	  timec = HAL_GetTick();
 8000d22:	f001 fb1b 	bl	800235c <HAL_GetTick>
 8000d26:	6178      	str	r0, [r7, #20]
	  if(bal1.calibrate){
 8000d28:	4b71      	ldr	r3, [pc, #452]	@ (8000ef0 <main+0x260>)
 8000d2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d002      	beq.n	8000d38 <main+0xa8>
		  valve_calibrate(&bal1);
 8000d32:	486f      	ldr	r0, [pc, #444]	@ (8000ef0 <main+0x260>)
 8000d34:	f001 f972 	bl	800201c <valve_calibrate>
	  }
	  if(bal2.calibrate){
 8000d38:	4b6c      	ldr	r3, [pc, #432]	@ (8000eec <main+0x25c>)
 8000d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d002      	beq.n	8000d48 <main+0xb8>
		  valve_calibrate(&bal2);
 8000d42:	486a      	ldr	r0, [pc, #424]	@ (8000eec <main+0x25c>)
 8000d44:	f001 f96a 	bl	800201c <valve_calibrate>
	  }
	  if (timec - timeref1 > 10000){
 8000d48:	697a      	ldr	r2, [r7, #20]
 8000d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d4c:	1ad3      	subs	r3, r2, r3
 8000d4e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d925      	bls.n	8000da2 <main+0x112>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 8000d56:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d5e:	f002 fd6f 	bl	8003840 <HAL_GPIO_TogglePin>
		  timeref1 = timec;
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
		  flag = !flag;
 8000d66:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	bf0c      	ite	eq
 8000d6e:	2301      	moveq	r3, #1
 8000d70:	2300      	movne	r3, #0
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

		  if (flag){
 8000d78:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d008      	beq.n	8000d92 <main+0x102>
			  valve_set_openness(&bal1, 128);
 8000d80:	2180      	movs	r1, #128	@ 0x80
 8000d82:	485b      	ldr	r0, [pc, #364]	@ (8000ef0 <main+0x260>)
 8000d84:	f000 fff6 	bl	8001d74 <valve_set_openness>
			  valve_set_openness(&bal2, 128);
 8000d88:	2180      	movs	r1, #128	@ 0x80
 8000d8a:	4858      	ldr	r0, [pc, #352]	@ (8000eec <main+0x25c>)
 8000d8c:	f000 fff2 	bl	8001d74 <valve_set_openness>
 8000d90:	e007      	b.n	8000da2 <main+0x112>
			  HAL_GPIO_WritePin(bal1.busC, bal1.pinC, 1);
			  */

		  }
		  else {
			  valve_set_openness(&bal1, 255);
 8000d92:	21ff      	movs	r1, #255	@ 0xff
 8000d94:	4856      	ldr	r0, [pc, #344]	@ (8000ef0 <main+0x260>)
 8000d96:	f000 ffed 	bl	8001d74 <valve_set_openness>
			  valve_set_openness(&bal2, 0);
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	4853      	ldr	r0, [pc, #332]	@ (8000eec <main+0x25c>)
 8000d9e:	f000 ffe9 	bl	8001d74 <valve_set_openness>

	  }

	  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
	  //HAL_Delay(1000);
	  isOn = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 8000da2:	2101      	movs	r1, #1
 8000da4:	4853      	ldr	r0, [pc, #332]	@ (8000ef4 <main+0x264>)
 8000da6:	f002 fd1b 	bl	80037e0 <HAL_GPIO_ReadPin>
 8000daa:	4603      	mov	r3, r0
 8000dac:	461a      	mov	r2, r3
 8000dae:	4b52      	ldr	r3, [pc, #328]	@ (8000ef8 <main+0x268>)
 8000db0:	701a      	strb	r2, [r3, #0]
	  isCon = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 8000db2:	2102      	movs	r1, #2
 8000db4:	484f      	ldr	r0, [pc, #316]	@ (8000ef4 <main+0x264>)
 8000db6:	f002 fd13 	bl	80037e0 <HAL_GPIO_ReadPin>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	bf0c      	ite	eq
 8000dc0:	2301      	moveq	r3, #1
 8000dc2:	2300      	movne	r3, #0
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	4b4c      	ldr	r3, [pc, #304]	@ (8000efc <main+0x26c>)
 8000dca:	701a      	strb	r2, [r3, #0]
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++){
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000dd2:	e009      	b.n	8000de8 <main+0x158>
		  ProcessSensorData(i);
 8000dd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff fda3 	bl	8000924 <ProcessSensorData>
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++){
 8000dde:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000de2:	3301      	adds	r3, #1
 8000de4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000de8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000dec:	2b03      	cmp	r3, #3
 8000dee:	d9f1      	bls.n	8000dd4 <main+0x144>
	  }


	  if (timec - psend > DELAY){
 8000df0:	697a      	ldr	r2, [r7, #20]
 8000df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000dfa:	d90d      	bls.n	8000e18 <main+0x188>
		  struct Packet Pressure = {
 8000dfc:	4a40      	ldr	r2, [pc, #256]	@ (8000f00 <main+0x270>)
 8000dfe:	f107 0308 	add.w	r3, r7, #8
 8000e02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e06:	e883 0003 	stmia.w	r3, {r0, r1}
		 			.type = 'p',
		 			.size = sizeof(pressureArray),
		 			.payload = pressureArray
		 		};
		  nslp_send_packet(&Pressure);
 8000e0a:	f107 0308 	add.w	r3, r7, #8
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 fb6c 	bl	80014ec <nslp_send_packet>
		  psend = timec;
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	62bb      	str	r3, [r7, #40]	@ 0x28
	  }
	  if (timec - tsend > DELAY){
 8000e18:	697a      	ldr	r2, [r7, #20]
 8000e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000e22:	d90b      	bls.n	8000e3c <main+0x1ac>
		  struct Packet Temperature = {
 8000e24:	4a37      	ldr	r2, [pc, #220]	@ (8000f04 <main+0x274>)
 8000e26:	463b      	mov	r3, r7
 8000e28:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e2c:	e883 0003 	stmia.w	r3, {r0, r1}
		  			.type = 't',
		  			.size = sizeof(temperatureArray),
		  			.payload = temperatureArray
		  		};
		  nslp_send_packet(&Temperature);
 8000e30:	463b      	mov	r3, r7
 8000e32:	4618      	mov	r0, r3
 8000e34:	f000 fb5a 	bl	80014ec <nslp_send_packet>
		  tsend = timec;
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	627b      	str	r3, [r7, #36]	@ 0x24
	  nslp_send_packet(&Temperature);
	  nslp_send_packet(&Pressure);
	  */


	  valve_update(&bal1); //Purely while debugging
 8000e3c:	482c      	ldr	r0, [pc, #176]	@ (8000ef0 <main+0x260>)
 8000e3e:	f000 ffa9 	bl	8001d94 <valve_update>
	  valve_update(&bal2); //Purely while debugging
 8000e42:	482a      	ldr	r0, [pc, #168]	@ (8000eec <main+0x25c>)
 8000e44:	f000 ffa6 	bl	8001d94 <valve_update>

	  uint32_t time = HAL_GetTick();
 8000e48:	f001 fa88 	bl	800235c <HAL_GetTick>
 8000e4c:	6138      	str	r0, [r7, #16]

	  if (time - timepre > 100){
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	2b64      	cmp	r3, #100	@ 0x64
 8000e56:	f67f af62 	bls.w	8000d1e <main+0x8e>
		  if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)){
 8000e5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e5e:	4825      	ldr	r0, [pc, #148]	@ (8000ef4 <main+0x264>)
 8000e60:	f002 fcbe 	bl	80037e0 <HAL_GPIO_ReadPin>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d137      	bne.n	8000eda <main+0x24a>
			  switch (debug){
 8000e6a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000e6e:	2b04      	cmp	r3, #4
 8000e70:	d825      	bhi.n	8000ebe <main+0x22e>
 8000e72:	a201      	add	r2, pc, #4	@ (adr r2, 8000e78 <main+0x1e8>)
 8000e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e78:	08000e8d 	.word	0x08000e8d
 8000e7c:	08000e97 	.word	0x08000e97
 8000e80:	08000ea1 	.word	0x08000ea1
 8000e84:	08000eab 	.word	0x08000eab
 8000e88:	08000eb5 	.word	0x08000eb5
			  case 0:
				  valve_set_openness(&bal1, 0);
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	4818      	ldr	r0, [pc, #96]	@ (8000ef0 <main+0x260>)
 8000e90:	f000 ff70 	bl	8001d74 <valve_set_openness>
				  break;
 8000e94:	e014      	b.n	8000ec0 <main+0x230>
			  case 1:
				  valve_set_openness(&bal1, 255);
 8000e96:	21ff      	movs	r1, #255	@ 0xff
 8000e98:	4815      	ldr	r0, [pc, #84]	@ (8000ef0 <main+0x260>)
 8000e9a:	f000 ff6b 	bl	8001d74 <valve_set_openness>
				  break;
 8000e9e:	e00f      	b.n	8000ec0 <main+0x230>
			  case 2:
				  valve_set_openness(&bal1, 127);
 8000ea0:	217f      	movs	r1, #127	@ 0x7f
 8000ea2:	4813      	ldr	r0, [pc, #76]	@ (8000ef0 <main+0x260>)
 8000ea4:	f000 ff66 	bl	8001d74 <valve_set_openness>
				  break;
 8000ea8:	e00a      	b.n	8000ec0 <main+0x230>
			  case 3:
				  valve_set_openness(&bal1, 100);
 8000eaa:	2164      	movs	r1, #100	@ 0x64
 8000eac:	4810      	ldr	r0, [pc, #64]	@ (8000ef0 <main+0x260>)
 8000eae:	f000 ff61 	bl	8001d74 <valve_set_openness>
				  break;
 8000eb2:	e005      	b.n	8000ec0 <main+0x230>
			  case 4:
				  valve_set_openness(&bal1, 200);
 8000eb4:	21c8      	movs	r1, #200	@ 0xc8
 8000eb6:	480e      	ldr	r0, [pc, #56]	@ (8000ef0 <main+0x260>)
 8000eb8:	f000 ff5c 	bl	8001d74 <valve_set_openness>
				  break;
 8000ebc:	e000      	b.n	8000ec0 <main+0x230>
			  default:
				  break;
 8000ebe:	bf00      	nop

			  }
			  if (debug > 5 ){debug = 0;}
 8000ec0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ec4:	2b05      	cmp	r3, #5
 8000ec6:	d903      	bls.n	8000ed0 <main+0x240>
 8000ec8:	2300      	movs	r3, #0
 8000eca:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000ece:	e004      	b.n	8000eda <main+0x24a>
			  else debug++;
 8000ed0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

		  }
		  timepre = time;
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	633b      	str	r3, [r7, #48]	@ 0x30
  {
 8000ede:	e71e      	b.n	8000d1e <main+0x8e>
 8000ee0:	20000504 	.word	0x20000504
 8000ee4:	2000063c 	.word	0x2000063c
 8000ee8:	08000c51 	.word	0x08000c51
 8000eec:	20000078 	.word	0x20000078
 8000ef0:	20000028 	.word	0x20000028
 8000ef4:	48000800 	.word	0x48000800
 8000ef8:	20000791 	.word	0x20000791
 8000efc:	20000790 	.word	0x20000790
 8000f00:	08008344 	.word	0x08008344
 8000f04:	0800834c 	.word	0x0800834c

08000f08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b094      	sub	sp, #80	@ 0x50
 8000f0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f0e:	f107 0318 	add.w	r3, r7, #24
 8000f12:	2238      	movs	r2, #56	@ 0x38
 8000f14:	2100      	movs	r1, #0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f007 f9ce 	bl	80082b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
 8000f26:	60da      	str	r2, [r3, #12]
 8000f28:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f2a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000f2e:	f004 fceb 	bl	8005908 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f32:	2302      	movs	r3, #2
 8000f34:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f3c:	2340      	movs	r3, #64	@ 0x40
 8000f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f40:	2302      	movs	r3, #2
 8000f42:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f44:	2302      	movs	r3, #2
 8000f46:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000f4c:	2308      	movs	r3, #8
 8000f4e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f50:	2302      	movs	r3, #2
 8000f52:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f54:	2302      	movs	r3, #2
 8000f56:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f5c:	f107 0318 	add.w	r3, r7, #24
 8000f60:	4618      	mov	r0, r3
 8000f62:	f004 fd85 	bl	8005a70 <HAL_RCC_OscConfig>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000f6c:	f000 fa0a 	bl	8001384 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f70:	230f      	movs	r3, #15
 8000f72:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f74:	2303      	movs	r3, #3
 8000f76:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000f78:	2390      	movs	r3, #144	@ 0x90
 8000f7a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000f7c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000f80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8000f82:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000f86:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f005 f881 	bl	8006094 <HAL_RCC_ClockConfig>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f98:	f000 f9f4 	bl	8001384 <Error_Handler>
  }
}
 8000f9c:	bf00      	nop
 8000f9e:	3750      	adds	r7, #80	@ 0x50
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe0 <MX_CRC_Init+0x3c>)
 8000faa:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe4 <MX_CRC_Init+0x40>)
 8000fac:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000fae:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe0 <MX_CRC_Init+0x3c>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000fb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe0 <MX_CRC_Init+0x3c>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000fba:	4b09      	ldr	r3, [pc, #36]	@ (8000fe0 <MX_CRC_Init+0x3c>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000fc0:	4b07      	ldr	r3, [pc, #28]	@ (8000fe0 <MX_CRC_Init+0x3c>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000fc6:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <MX_CRC_Init+0x3c>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000fcc:	4804      	ldr	r0, [pc, #16]	@ (8000fe0 <MX_CRC_Init+0x3c>)
 8000fce:	f001 fb35 	bl	800263c <HAL_CRC_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000fd8:	f000 f9d4 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000fdc:	bf00      	nop
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000504 	.word	0x20000504
 8000fe4:	40023000 	.word	0x40023000

08000fe8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000fec:	4b1d      	ldr	r3, [pc, #116]	@ (8001064 <MX_I2C3_Init+0x7c>)
 8000fee:	4a1e      	ldr	r2, [pc, #120]	@ (8001068 <MX_I2C3_Init+0x80>)
 8000ff0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000000;
 8000ff2:	4b1c      	ldr	r3, [pc, #112]	@ (8001064 <MX_I2C3_Init+0x7c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8001064 <MX_I2C3_Init+0x7c>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ffe:	4b19      	ldr	r3, [pc, #100]	@ (8001064 <MX_I2C3_Init+0x7c>)
 8001000:	2201      	movs	r2, #1
 8001002:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001004:	4b17      	ldr	r3, [pc, #92]	@ (8001064 <MX_I2C3_Init+0x7c>)
 8001006:	2200      	movs	r2, #0
 8001008:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800100a:	4b16      	ldr	r3, [pc, #88]	@ (8001064 <MX_I2C3_Init+0x7c>)
 800100c:	2200      	movs	r2, #0
 800100e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001010:	4b14      	ldr	r3, [pc, #80]	@ (8001064 <MX_I2C3_Init+0x7c>)
 8001012:	2200      	movs	r2, #0
 8001014:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001016:	4b13      	ldr	r3, [pc, #76]	@ (8001064 <MX_I2C3_Init+0x7c>)
 8001018:	2200      	movs	r2, #0
 800101a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800101c:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <MX_I2C3_Init+0x7c>)
 800101e:	2200      	movs	r2, #0
 8001020:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001022:	4810      	ldr	r0, [pc, #64]	@ (8001064 <MX_I2C3_Init+0x7c>)
 8001024:	f002 fc26 	bl	8003874 <HAL_I2C_Init>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800102e:	f000 f9a9 	bl	8001384 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001032:	2100      	movs	r1, #0
 8001034:	480b      	ldr	r0, [pc, #44]	@ (8001064 <MX_I2C3_Init+0x7c>)
 8001036:	f004 fbaf 	bl	8005798 <HAL_I2CEx_ConfigAnalogFilter>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001040:	f000 f9a0 	bl	8001384 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001044:	2100      	movs	r1, #0
 8001046:	4807      	ldr	r0, [pc, #28]	@ (8001064 <MX_I2C3_Init+0x7c>)
 8001048:	f004 fbf1 	bl	800582e <HAL_I2CEx_ConfigDigitalFilter>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001052:	f000 f997 	bl	8001384 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
 8001056:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 800105a:	f004 fc35 	bl	80058c8 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C3_Init 2 */
  //__HAL_RCC_I2C3_CONFIG(RCC_I2C3CLKSOURCE_HSI);
  //__HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE END I2C3_Init 2 */

}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000528 	.word	0x20000528
 8001068:	40007800 	.word	0x40007800

0800106c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001070:	4b22      	ldr	r3, [pc, #136]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 8001072:	4a23      	ldr	r2, [pc, #140]	@ (8001100 <MX_USART1_UART_Init+0x94>)
 8001074:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001076:	4b21      	ldr	r3, [pc, #132]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 8001078:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800107c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800107e:	4b1f      	ldr	r3, [pc, #124]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001084:	4b1d      	ldr	r3, [pc, #116]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 8001086:	2200      	movs	r2, #0
 8001088:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800108a:	4b1c      	ldr	r3, [pc, #112]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001090:	4b1a      	ldr	r3, [pc, #104]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 8001092:	220c      	movs	r2, #12
 8001094:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001096:	4b19      	ldr	r3, [pc, #100]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 8001098:	2200      	movs	r2, #0
 800109a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800109c:	4b17      	ldr	r3, [pc, #92]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 800109e:	2200      	movs	r2, #0
 80010a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010a2:	4b16      	ldr	r3, [pc, #88]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010a8:	4b14      	ldr	r3, [pc, #80]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ae:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010b4:	4811      	ldr	r0, [pc, #68]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 80010b6:	f005 fbf9 	bl	80068ac <HAL_UART_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80010c0:	f000 f960 	bl	8001384 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010c4:	2100      	movs	r1, #0
 80010c6:	480d      	ldr	r0, [pc, #52]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 80010c8:	f006 ffd7 	bl	800807a <HAL_UARTEx_SetTxFifoThreshold>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80010d2:	f000 f957 	bl	8001384 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010d6:	2100      	movs	r1, #0
 80010d8:	4808      	ldr	r0, [pc, #32]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 80010da:	f007 f80c 	bl	80080f6 <HAL_UARTEx_SetRxFifoThreshold>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80010e4:	f000 f94e 	bl	8001384 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80010e8:	4804      	ldr	r0, [pc, #16]	@ (80010fc <MX_USART1_UART_Init+0x90>)
 80010ea:	f006 ff8d 	bl	8008008 <HAL_UARTEx_DisableFifoMode>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80010f4:	f000 f946 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	2000063c 	.word	0x2000063c
 8001100:	40013800 	.word	0x40013800

08001104 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800110a:	4b28      	ldr	r3, [pc, #160]	@ (80011ac <MX_DMA_Init+0xa8>)
 800110c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800110e:	4a27      	ldr	r2, [pc, #156]	@ (80011ac <MX_DMA_Init+0xa8>)
 8001110:	f043 0304 	orr.w	r3, r3, #4
 8001114:	6493      	str	r3, [r2, #72]	@ 0x48
 8001116:	4b25      	ldr	r3, [pc, #148]	@ (80011ac <MX_DMA_Init+0xa8>)
 8001118:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001122:	4b22      	ldr	r3, [pc, #136]	@ (80011ac <MX_DMA_Init+0xa8>)
 8001124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001126:	4a21      	ldr	r2, [pc, #132]	@ (80011ac <MX_DMA_Init+0xa8>)
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	6493      	str	r3, [r2, #72]	@ 0x48
 800112e:	4b1f      	ldr	r3, [pc, #124]	@ (80011ac <MX_DMA_Init+0xa8>)
 8001130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800113a:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <MX_DMA_Init+0xa8>)
 800113c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800113e:	4a1b      	ldr	r2, [pc, #108]	@ (80011ac <MX_DMA_Init+0xa8>)
 8001140:	f043 0302 	orr.w	r3, r3, #2
 8001144:	6493      	str	r3, [r2, #72]	@ 0x48
 8001146:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <MX_DMA_Init+0xa8>)
 8001148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001152:	2200      	movs	r2, #0
 8001154:	2100      	movs	r1, #0
 8001156:	200b      	movs	r0, #11
 8001158:	f001 fa2d 	bl	80025b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800115c:	200b      	movs	r0, #11
 800115e:	f001 fa44 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	2100      	movs	r1, #0
 8001166:	200c      	movs	r0, #12
 8001168:	f001 fa25 	bl	80025b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800116c:	200c      	movs	r0, #12
 800116e:	f001 fa3c 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8001172:	2200      	movs	r2, #0
 8001174:	2100      	movs	r1, #0
 8001176:	203c      	movs	r0, #60	@ 0x3c
 8001178:	f001 fa1d 	bl	80025b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 800117c:	203c      	movs	r0, #60	@ 0x3c
 800117e:	f001 fa34 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	2100      	movs	r1, #0
 8001186:	205e      	movs	r0, #94	@ 0x5e
 8001188:	f001 fa15 	bl	80025b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 800118c:	205e      	movs	r0, #94	@ 0x5e
 800118e:	f001 fa2c 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 8001192:	2200      	movs	r2, #0
 8001194:	2100      	movs	r1, #0
 8001196:	2061      	movs	r0, #97	@ 0x61
 8001198:	f001 fa0d 	bl	80025b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 800119c:	2061      	movs	r0, #97	@ 0x61
 800119e:	f001 fa24 	bl	80025ea <HAL_NVIC_EnableIRQ>

}
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000

080011b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08c      	sub	sp, #48	@ 0x30
 80011b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b6:	f107 031c 	add.w	r3, r7, #28
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
 80011c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c6:	4b6a      	ldr	r3, [pc, #424]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ca:	4a69      	ldr	r2, [pc, #420]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 80011cc:	f043 0304 	orr.w	r3, r3, #4
 80011d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d2:	4b67      	ldr	r3, [pc, #412]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d6:	f003 0304 	and.w	r3, r3, #4
 80011da:	61bb      	str	r3, [r7, #24]
 80011dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011de:	4b64      	ldr	r3, [pc, #400]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	4a63      	ldr	r2, [pc, #396]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 80011e4:	f043 0320 	orr.w	r3, r3, #32
 80011e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ea:	4b61      	ldr	r3, [pc, #388]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ee:	f003 0320 	and.w	r3, r3, #32
 80011f2:	617b      	str	r3, [r7, #20]
 80011f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011f6:	4b5e      	ldr	r3, [pc, #376]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fa:	4a5d      	ldr	r2, [pc, #372]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 80011fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001200:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001202:	4b5b      	ldr	r3, [pc, #364]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800120e:	4b58      	ldr	r3, [pc, #352]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	4a57      	ldr	r2, [pc, #348]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121a:	4b55      	ldr	r3, [pc, #340]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001226:	4b52      	ldr	r3, [pc, #328]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122a:	4a51      	ldr	r2, [pc, #324]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 800122c:	f043 0302 	orr.w	r3, r3, #2
 8001230:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001232:	4b4f      	ldr	r3, [pc, #316]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800123e:	4b4c      	ldr	r3, [pc, #304]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 8001240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001242:	4a4b      	ldr	r2, [pc, #300]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 8001244:	f043 0308 	orr.w	r3, r3, #8
 8001248:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800124a:	4b49      	ldr	r3, [pc, #292]	@ (8001370 <MX_GPIO_Init+0x1c0>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124e:	f003 0308 	and.w	r3, r3, #8
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
 8001256:	2200      	movs	r2, #0
 8001258:	f44f 41f9 	mov.w	r1, #31872	@ 0x7c80
 800125c:	4845      	ldr	r0, [pc, #276]	@ (8001374 <MX_GPIO_Init+0x1c4>)
 800125e:	f002 fad7 	bl	8003810 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_4
 8001262:	2200      	movs	r2, #0
 8001264:	f246 31f8 	movw	r1, #25592	@ 0x63f8
 8001268:	4843      	ldr	r0, [pc, #268]	@ (8001378 <MX_GPIO_Init+0x1c8>)
 800126a:	f002 fad1 	bl	8003810 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 800126e:	2200      	movs	r2, #0
 8001270:	f44f 4107 	mov.w	r1, #34560	@ 0x8700
 8001274:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001278:	f002 faca 	bl	8003810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800127c:	2200      	movs	r2, #0
 800127e:	2104      	movs	r1, #4
 8001280:	483e      	ldr	r0, [pc, #248]	@ (800137c <MX_GPIO_Init+0x1cc>)
 8001282:	f002 fac5 	bl	8003810 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC7 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
 8001286:	f44f 43f9 	mov.w	r3, #31872	@ 0x7c80
 800128a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128c:	2301      	movs	r3, #1
 800128e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001294:	2300      	movs	r3, #0
 8001296:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001298:	f107 031c 	add.w	r3, r7, #28
 800129c:	4619      	mov	r1, r3
 800129e:	4835      	ldr	r0, [pc, #212]	@ (8001374 <MX_GPIO_Init+0x1c4>)
 80012a0:	f002 f83a 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC0 PC1 PC2
                           PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 80012a4:	f248 030f 	movw	r3, #32783	@ 0x800f
 80012a8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012aa:	2300      	movs	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b2:	f107 031c 	add.w	r3, r7, #28
 80012b6:	4619      	mov	r1, r3
 80012b8:	482e      	ldr	r0, [pc, #184]	@ (8001374 <MX_GPIO_Init+0x1c4>)
 80012ba:	f002 f82d 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c4:	2300      	movs	r3, #0
 80012c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012cc:	f107 031c 	add.w	r3, r7, #28
 80012d0:	4619      	mov	r1, r3
 80012d2:	482b      	ldr	r0, [pc, #172]	@ (8001380 <MX_GPIO_Init+0x1d0>)
 80012d4:	f002 f820 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80012d8:	23ff      	movs	r3, #255	@ 0xff
 80012da:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012dc:	2300      	movs	r3, #0
 80012de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e4:	f107 031c 	add.w	r3, r7, #28
 80012e8:	4619      	mov	r1, r3
 80012ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ee:	f002 f813 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80012f2:	f641 4307 	movw	r3, #7175	@ 0x1c07
 80012f6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f8:	2300      	movs	r3, #0
 80012fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001300:	f107 031c 	add.w	r3, r7, #28
 8001304:	4619      	mov	r1, r3
 8001306:	481c      	ldr	r0, [pc, #112]	@ (8001378 <MX_GPIO_Init+0x1c8>)
 8001308:	f002 f806 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB3 PB4
                           PB5 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_4
 800130c:	f246 33f8 	movw	r3, #25592	@ 0x63f8
 8001310:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001312:	2301      	movs	r3, #1
 8001314:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001316:	2300      	movs	r3, #0
 8001318:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131a:	2300      	movs	r3, #0
 800131c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131e:	f107 031c 	add.w	r3, r7, #28
 8001322:	4619      	mov	r1, r3
 8001324:	4814      	ldr	r0, [pc, #80]	@ (8001378 <MX_GPIO_Init+0x1c8>)
 8001326:	f001 fff7 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 800132a:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 800132e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001330:	2301      	movs	r3, #1
 8001332:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001338:	2300      	movs	r3, #0
 800133a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133c:	f107 031c 	add.w	r3, r7, #28
 8001340:	4619      	mov	r1, r3
 8001342:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001346:	f001 ffe7 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800134a:	2304      	movs	r3, #4
 800134c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134e:	2301      	movs	r3, #1
 8001350:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001356:	2300      	movs	r3, #0
 8001358:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800135a:	f107 031c 	add.w	r3, r7, #28
 800135e:	4619      	mov	r1, r3
 8001360:	4806      	ldr	r0, [pc, #24]	@ (800137c <MX_GPIO_Init+0x1cc>)
 8001362:	f001 ffd9 	bl	8003318 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001366:	bf00      	nop
 8001368:	3730      	adds	r7, #48	@ 0x30
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40021000 	.word	0x40021000
 8001374:	48000800 	.word	0x48000800
 8001378:	48000400 	.word	0x48000400
 800137c:	48000c00 	.word	0x48000c00
 8001380:	48001800 	.word	0x48001800

08001384 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001388:	b672      	cpsid	i
}
 800138a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800138c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001390:	4804      	ldr	r0, [pc, #16]	@ (80013a4 <Error_Handler+0x20>)
 8001392:	f002 fa55 	bl	8003840 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8001396:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800139a:	f000 ffeb 	bl	8002374 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800139e:	bf00      	nop
 80013a0:	e7f4      	b.n	800138c <Error_Handler+0x8>
 80013a2:	bf00      	nop
 80013a4:	48000400 	.word	0x48000400

080013a8 <nslp_init>:
static uint8_t tx_busy = 0;

static struct Packet rx_packet;
static uint8_t rx_payload[MAX_PAYLOAD_SIZE];

void nslp_init(UART_HandleTypeDef *huart, CRC_HandleTypeDef *hcrc) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
    nslp_uart = huart;
 80013b2:	4a15      	ldr	r2, [pc, #84]	@ (8001408 <nslp_init+0x60>)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6013      	str	r3, [r2, #0]
    nslp_crc = hcrc;
 80013b8:	4a14      	ldr	r2, [pc, #80]	@ (800140c <nslp_init+0x64>)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	6013      	str	r3, [r2, #0]

    __HAL_UART_ENABLE_IT(nslp_uart, UART_IT_IDLE);
 80013be:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <nslp_init+0x60>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	4b10      	ldr	r3, [pc, #64]	@ (8001408 <nslp_init+0x60>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f042 0210 	orr.w	r2, r2, #16
 80013d0:	601a      	str	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 80013d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001408 <nslp_init+0x60>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f44f 7283 	mov.w	r2, #262	@ 0x106
 80013da:	490d      	ldr	r1, [pc, #52]	@ (8001410 <nslp_init+0x68>)
 80013dc:	4618      	mov	r0, r3
 80013de:	f006 fec8 	bl	8008172 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <nslp_init+0x60>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <nslp_init+0x60>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f022 0204 	bic.w	r2, r2, #4
 80013fc:	601a      	str	r2, [r3, #0]
}
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000794 	.word	0x20000794
 800140c:	20000798 	.word	0x20000798
 8001410:	2000079c 	.word	0x2000079c

08001414 <nslp_set_rx_callback>:

void nslp_set_rx_callback(void (*callback)(struct Packet *)) {
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
    rx_callback = callback;
 800141c:	4a04      	ldr	r2, [pc, #16]	@ (8001430 <nslp_set_rx_callback+0x1c>)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6013      	str	r3, [r2, #0]
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	200009ac 	.word	0x200009ac

08001434 <start_tx>:

static void start_tx(void) {
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
    if (tx_count == 0) return;
 800143a:	4b23      	ldr	r3, [pc, #140]	@ (80014c8 <start_tx+0x94>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d03e      	beq.n	80014c0 <start_tx+0x8c>

    struct Packet *p = tx_queue[tx_tail];
 8001442:	4b22      	ldr	r3, [pc, #136]	@ (80014cc <start_tx+0x98>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	461a      	mov	r2, r3
 8001448:	4b21      	ldr	r3, [pc, #132]	@ (80014d0 <start_tx+0x9c>)
 800144a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800144e:	60fb      	str	r3, [r7, #12]

    size_t packet_size = HEADER_SIZE + p->size;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	785b      	ldrb	r3, [r3, #1]
 8001454:	3302      	adds	r3, #2
 8001456:	60bb      	str	r3, [r7, #8]
    size_t total_size = FRAME_START_SIZE + packet_size + CHECKSUM_SIZE;
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	3305      	adds	r3, #5
 800145c:	607b      	str	r3, [r7, #4]

    tx_buffer[0] = FRAME_START;
 800145e:	4b1d      	ldr	r3, [pc, #116]	@ (80014d4 <start_tx+0xa0>)
 8001460:	227e      	movs	r2, #126	@ 0x7e
 8001462:	701a      	strb	r2, [r3, #0]
    tx_buffer[1] = p->type;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	781a      	ldrb	r2, [r3, #0]
 8001468:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <start_tx+0xa0>)
 800146a:	705a      	strb	r2, [r3, #1]
    tx_buffer[2] = p->size;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	785a      	ldrb	r2, [r3, #1]
 8001470:	4b18      	ldr	r3, [pc, #96]	@ (80014d4 <start_tx+0xa0>)
 8001472:	709a      	strb	r2, [r3, #2]

    memcpy(&tx_buffer[3], p->payload, p->size);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	6859      	ldr	r1, [r3, #4]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	785b      	ldrb	r3, [r3, #1]
 800147c:	461a      	mov	r2, r3
 800147e:	4816      	ldr	r0, [pc, #88]	@ (80014d8 <start_tx+0xa4>)
 8001480:	f006 ff46 	bl	8008310 <memcpy>

    uint32_t crc = HAL_CRC_Calculate(nslp_crc, (uint32_t *)&tx_buffer[1], HEADER_SIZE + p->size);
 8001484:	4b15      	ldr	r3, [pc, #84]	@ (80014dc <start_tx+0xa8>)
 8001486:	6818      	ldr	r0, [r3, #0]
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	785b      	ldrb	r3, [r3, #1]
 800148c:	3302      	adds	r3, #2
 800148e:	461a      	mov	r2, r3
 8001490:	4913      	ldr	r1, [pc, #76]	@ (80014e0 <start_tx+0xac>)
 8001492:	f001 f937 	bl	8002704 <HAL_CRC_Calculate>
 8001496:	4603      	mov	r3, r0
 8001498:	603b      	str	r3, [r7, #0]
    memcpy(&tx_buffer[3 + p->size], &crc, 4);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	785b      	ldrb	r3, [r3, #1]
 800149e:	3303      	adds	r3, #3
 80014a0:	4a0c      	ldr	r2, [pc, #48]	@ (80014d4 <start_tx+0xa0>)
 80014a2:	4413      	add	r3, r2
 80014a4:	683a      	ldr	r2, [r7, #0]
 80014a6:	601a      	str	r2, [r3, #0]

    tx_busy = 1;
 80014a8:	4b0e      	ldr	r3, [pc, #56]	@ (80014e4 <start_tx+0xb0>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(nslp_uart, tx_buffer, total_size);
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <start_tx+0xb4>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	b292      	uxth	r2, r2
 80014b6:	4907      	ldr	r1, [pc, #28]	@ (80014d4 <start_tx+0xa0>)
 80014b8:	4618      	mov	r0, r3
 80014ba:	f005 fa47 	bl	800694c <HAL_UART_Transmit_DMA>
 80014be:	e000      	b.n	80014c2 <start_tx+0x8e>
    if (tx_count == 0) return;
 80014c0:	bf00      	nop
}
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200009c2 	.word	0x200009c2
 80014cc:	200009c1 	.word	0x200009c1
 80014d0:	200009b0 	.word	0x200009b0
 80014d4:	200008a4 	.word	0x200008a4
 80014d8:	200008a7 	.word	0x200008a7
 80014dc:	20000798 	.word	0x20000798
 80014e0:	200008a5 	.word	0x200008a5
 80014e4:	200009c3 	.word	0x200009c3
 80014e8:	20000794 	.word	0x20000794

080014ec <nslp_send_packet>:

void nslp_send_packet(struct Packet *packet) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
    if (!packet || packet->size > MAX_PAYLOAD_SIZE || tx_count >= TX_QUEUE_LENGTH) return;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d024      	beq.n	8001544 <nslp_send_packet+0x58>
 80014fa:	4b14      	ldr	r3, [pc, #80]	@ (800154c <nslp_send_packet+0x60>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	2b03      	cmp	r3, #3
 8001500:	d820      	bhi.n	8001544 <nslp_send_packet+0x58>

    tx_queue[tx_head] = packet;
 8001502:	4b13      	ldr	r3, [pc, #76]	@ (8001550 <nslp_send_packet+0x64>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	4619      	mov	r1, r3
 8001508:	4a12      	ldr	r2, [pc, #72]	@ (8001554 <nslp_send_packet+0x68>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    tx_head = (tx_head + 1) % TX_QUEUE_LENGTH;
 8001510:	4b0f      	ldr	r3, [pc, #60]	@ (8001550 <nslp_send_packet+0x64>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	3301      	adds	r3, #1
 8001516:	425a      	negs	r2, r3
 8001518:	f003 0303 	and.w	r3, r3, #3
 800151c:	f002 0203 	and.w	r2, r2, #3
 8001520:	bf58      	it	pl
 8001522:	4253      	negpl	r3, r2
 8001524:	b2da      	uxtb	r2, r3
 8001526:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <nslp_send_packet+0x64>)
 8001528:	701a      	strb	r2, [r3, #0]
    tx_count++;
 800152a:	4b08      	ldr	r3, [pc, #32]	@ (800154c <nslp_send_packet+0x60>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	3301      	adds	r3, #1
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4b06      	ldr	r3, [pc, #24]	@ (800154c <nslp_send_packet+0x60>)
 8001534:	701a      	strb	r2, [r3, #0]

    if (!tx_busy) {
 8001536:	4b08      	ldr	r3, [pc, #32]	@ (8001558 <nslp_send_packet+0x6c>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d103      	bne.n	8001546 <nslp_send_packet+0x5a>
        start_tx();
 800153e:	f7ff ff79 	bl	8001434 <start_tx>
 8001542:	e000      	b.n	8001546 <nslp_send_packet+0x5a>
    if (!packet || packet->size > MAX_PAYLOAD_SIZE || tx_count >= TX_QUEUE_LENGTH) return;
 8001544:	bf00      	nop
    }
}
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	200009c2 	.word	0x200009c2
 8001550:	200009c0 	.word	0x200009c0
 8001554:	200009b0 	.word	0x200009b0
 8001558:	200009c3 	.word	0x200009c3

0800155c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
    if (huart != nslp_uart) return;
 8001564:	4b10      	ldr	r3, [pc, #64]	@ (80015a8 <HAL_UART_TxCpltCallback+0x4c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	429a      	cmp	r2, r3
 800156c:	d118      	bne.n	80015a0 <HAL_UART_TxCpltCallback+0x44>

    tx_tail = (tx_tail + 1) % TX_QUEUE_LENGTH;
 800156e:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <HAL_UART_TxCpltCallback+0x50>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	3301      	adds	r3, #1
 8001574:	425a      	negs	r2, r3
 8001576:	f003 0303 	and.w	r3, r3, #3
 800157a:	f002 0203 	and.w	r2, r2, #3
 800157e:	bf58      	it	pl
 8001580:	4253      	negpl	r3, r2
 8001582:	b2da      	uxtb	r2, r3
 8001584:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <HAL_UART_TxCpltCallback+0x50>)
 8001586:	701a      	strb	r2, [r3, #0]
    tx_count--;
 8001588:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <HAL_UART_TxCpltCallback+0x54>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	3b01      	subs	r3, #1
 800158e:	b2da      	uxtb	r2, r3
 8001590:	4b07      	ldr	r3, [pc, #28]	@ (80015b0 <HAL_UART_TxCpltCallback+0x54>)
 8001592:	701a      	strb	r2, [r3, #0]
    tx_busy = 0;
 8001594:	4b07      	ldr	r3, [pc, #28]	@ (80015b4 <HAL_UART_TxCpltCallback+0x58>)
 8001596:	2200      	movs	r2, #0
 8001598:	701a      	strb	r2, [r3, #0]
    start_tx();
 800159a:	f7ff ff4b 	bl	8001434 <start_tx>
 800159e:	e000      	b.n	80015a2 <HAL_UART_TxCpltCallback+0x46>
    if (huart != nslp_uart) return;
 80015a0:	bf00      	nop
}
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20000794 	.word	0x20000794
 80015ac:	200009c1 	.word	0x200009c1
 80015b0:	200009c2 	.word	0x200009c2
 80015b4:	200009c3 	.word	0x200009c3

080015b8 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	460b      	mov	r3, r1
 80015c2:	807b      	strh	r3, [r7, #2]
    if (huart != nslp_uart) {
 80015c4:	4b57      	ldr	r3, [pc, #348]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d019      	beq.n	8001602 <HAL_UARTEx_RxEventCallback+0x4a>
    	nslp_rx_active  = 0;
 80015ce:	4b56      	ldr	r3, [pc, #344]	@ (8001728 <HAL_UARTEx_RxEventCallback+0x170>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 80015d4:	4b53      	ldr	r3, [pc, #332]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f44f 7283 	mov.w	r2, #262	@ 0x106
 80015dc:	4953      	ldr	r1, [pc, #332]	@ (800172c <HAL_UARTEx_RxEventCallback+0x174>)
 80015de:	4618      	mov	r0, r3
 80015e0:	f006 fdc7 	bl	8008172 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 80015e4:	4b4f      	ldr	r3, [pc, #316]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	4b4c      	ldr	r3, [pc, #304]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f022 0204 	bic.w	r2, r2, #4
 80015fe:	601a      	str	r2, [r3, #0]
		return;
 8001600:	e08d      	b.n	800171e <HAL_UARTEx_RxEventCallback+0x166>
    }

    nslp_rx_active  = 1;
 8001602:	4b49      	ldr	r3, [pc, #292]	@ (8001728 <HAL_UARTEx_RxEventCallback+0x170>)
 8001604:	2201      	movs	r2, #1
 8001606:	701a      	strb	r2, [r3, #0]

    if (rx_buffer[0] != FRAME_START) {
 8001608:	4b48      	ldr	r3, [pc, #288]	@ (800172c <HAL_UARTEx_RxEventCallback+0x174>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	2b7e      	cmp	r3, #126	@ 0x7e
 800160e:	d019      	beq.n	8001644 <HAL_UARTEx_RxEventCallback+0x8c>
    	nslp_rx_active  = 0;
 8001610:	4b45      	ldr	r3, [pc, #276]	@ (8001728 <HAL_UARTEx_RxEventCallback+0x170>)
 8001612:	2200      	movs	r2, #0
 8001614:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 8001616:	4b43      	ldr	r3, [pc, #268]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800161e:	4943      	ldr	r1, [pc, #268]	@ (800172c <HAL_UARTEx_RxEventCallback+0x174>)
 8001620:	4618      	mov	r0, r3
 8001622:	f006 fda6 	bl	8008172 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 8001626:	4b3f      	ldr	r3, [pc, #252]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	4b3c      	ldr	r3, [pc, #240]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f022 0204 	bic.w	r2, r2, #4
 8001640:	601a      	str	r2, [r3, #0]
		return;
 8001642:	e06c      	b.n	800171e <HAL_UARTEx_RxEventCallback+0x166>
    }

    uint8_t type = rx_buffer[FRAME_START_SIZE];
 8001644:	4b39      	ldr	r3, [pc, #228]	@ (800172c <HAL_UARTEx_RxEventCallback+0x174>)
 8001646:	785b      	ldrb	r3, [r3, #1]
 8001648:	75fb      	strb	r3, [r7, #23]
    uint8_t payload_size = rx_buffer[HEADER_SIZE];
 800164a:	4b38      	ldr	r3, [pc, #224]	@ (800172c <HAL_UARTEx_RxEventCallback+0x174>)
 800164c:	789b      	ldrb	r3, [r3, #2]
 800164e:	75bb      	strb	r3, [r7, #22]

    uint32_t received_crc;
    memcpy(&received_crc, &rx_buffer[FRAME_START_SIZE + HEADER_SIZE + payload_size], 4);
 8001650:	7dbb      	ldrb	r3, [r7, #22]
 8001652:	3303      	adds	r3, #3
 8001654:	4a35      	ldr	r2, [pc, #212]	@ (800172c <HAL_UARTEx_RxEventCallback+0x174>)
 8001656:	4413      	add	r3, r2
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	60fb      	str	r3, [r7, #12]

    __HAL_CRC_DR_RESET(nslp_crc);
 800165c:	4b34      	ldr	r3, [pc, #208]	@ (8001730 <HAL_UARTEx_RxEventCallback+0x178>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	689a      	ldr	r2, [r3, #8]
 8001664:	4b32      	ldr	r3, [pc, #200]	@ (8001730 <HAL_UARTEx_RxEventCallback+0x178>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f042 0201 	orr.w	r2, r2, #1
 800166e:	609a      	str	r2, [r3, #8]
    uint32_t computed_crc = HAL_CRC_Calculate(nslp_crc, (uint32_t *)&rx_buffer[1], HEADER_SIZE + payload_size);
 8001670:	4b2f      	ldr	r3, [pc, #188]	@ (8001730 <HAL_UARTEx_RxEventCallback+0x178>)
 8001672:	6818      	ldr	r0, [r3, #0]
 8001674:	7dbb      	ldrb	r3, [r7, #22]
 8001676:	3302      	adds	r3, #2
 8001678:	461a      	mov	r2, r3
 800167a:	492e      	ldr	r1, [pc, #184]	@ (8001734 <HAL_UARTEx_RxEventCallback+0x17c>)
 800167c:	f001 f842 	bl	8002704 <HAL_CRC_Calculate>
 8001680:	6138      	str	r0, [r7, #16]

    if (received_crc != computed_crc) {
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	429a      	cmp	r2, r3
 8001688:	d019      	beq.n	80016be <HAL_UARTEx_RxEventCallback+0x106>
    	nslp_rx_active  = 0;
 800168a:	4b27      	ldr	r3, [pc, #156]	@ (8001728 <HAL_UARTEx_RxEventCallback+0x170>)
 800168c:	2200      	movs	r2, #0
 800168e:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 8001690:	4b24      	ldr	r3, [pc, #144]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f44f 7283 	mov.w	r2, #262	@ 0x106
 8001698:	4924      	ldr	r1, [pc, #144]	@ (800172c <HAL_UARTEx_RxEventCallback+0x174>)
 800169a:	4618      	mov	r0, r3
 800169c:	f006 fd69 	bl	8008172 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 80016a0:	4b20      	ldr	r3, [pc, #128]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f022 0204 	bic.w	r2, r2, #4
 80016ba:	601a      	str	r2, [r3, #0]
		return;
 80016bc:	e02f      	b.n	800171e <HAL_UARTEx_RxEventCallback+0x166>
    }

    memcpy(rx_payload, &rx_buffer[FRAME_START_SIZE + HEADER_SIZE], payload_size);
 80016be:	7dbb      	ldrb	r3, [r7, #22]
 80016c0:	461a      	mov	r2, r3
 80016c2:	491d      	ldr	r1, [pc, #116]	@ (8001738 <HAL_UARTEx_RxEventCallback+0x180>)
 80016c4:	481d      	ldr	r0, [pc, #116]	@ (800173c <HAL_UARTEx_RxEventCallback+0x184>)
 80016c6:	f006 fe23 	bl	8008310 <memcpy>

    rx_packet.type = type;
 80016ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001740 <HAL_UARTEx_RxEventCallback+0x188>)
 80016cc:	7dfb      	ldrb	r3, [r7, #23]
 80016ce:	7013      	strb	r3, [r2, #0]
    rx_packet.size = payload_size;
 80016d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001740 <HAL_UARTEx_RxEventCallback+0x188>)
 80016d2:	7dbb      	ldrb	r3, [r7, #22]
 80016d4:	7053      	strb	r3, [r2, #1]
    rx_packet.payload = rx_payload;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001740 <HAL_UARTEx_RxEventCallback+0x188>)
 80016d8:	4a18      	ldr	r2, [pc, #96]	@ (800173c <HAL_UARTEx_RxEventCallback+0x184>)
 80016da:	605a      	str	r2, [r3, #4]

    if (rx_callback) {
 80016dc:	4b19      	ldr	r3, [pc, #100]	@ (8001744 <HAL_UARTEx_RxEventCallback+0x18c>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d003      	beq.n	80016ec <HAL_UARTEx_RxEventCallback+0x134>
        rx_callback(&rx_packet);
 80016e4:	4b17      	ldr	r3, [pc, #92]	@ (8001744 <HAL_UARTEx_RxEventCallback+0x18c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4815      	ldr	r0, [pc, #84]	@ (8001740 <HAL_UARTEx_RxEventCallback+0x188>)
 80016ea:	4798      	blx	r3
    }


    nslp_rx_active  = 0;
 80016ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <HAL_UARTEx_RxEventCallback+0x170>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 80016f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f44f 7283 	mov.w	r2, #262	@ 0x106
 80016fa:	490c      	ldr	r1, [pc, #48]	@ (800172c <HAL_UARTEx_RxEventCallback+0x174>)
 80016fc:	4618      	mov	r0, r3
 80016fe:	f006 fd38 	bl	8008172 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 8001702:	4b08      	ldr	r3, [pc, #32]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f022 0204 	bic.w	r2, r2, #4
 800171c:	601a      	str	r2, [r3, #0]
}
 800171e:	3718      	adds	r7, #24
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20000794 	.word	0x20000794
 8001728:	20000792 	.word	0x20000792
 800172c:	2000079c 	.word	0x2000079c
 8001730:	20000798 	.word	0x20000798
 8001734:	2000079d 	.word	0x2000079d
 8001738:	2000079f 	.word	0x2000079f
 800173c:	200009cc 	.word	0x200009cc
 8001740:	200009c4 	.word	0x200009c4
 8001744:	200009ac 	.word	0x200009ac

08001748 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
    if (huart != nslp_uart) return;
 8001750:	4b13      	ldr	r3, [pc, #76]	@ (80017a0 <HAL_UART_ErrorCallback+0x58>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	429a      	cmp	r2, r3
 8001758:	d11e      	bne.n	8001798 <HAL_UART_ErrorCallback+0x50>

    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);  // Error indicator
 800175a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800175e:	4811      	ldr	r0, [pc, #68]	@ (80017a4 <HAL_UART_ErrorCallback+0x5c>)
 8001760:	f002 f86e 	bl	8003840 <HAL_GPIO_TogglePin>
    nslp_rx_active  = 0; // clear RX flag on error too
 8001764:	4b10      	ldr	r3, [pc, #64]	@ (80017a8 <HAL_UART_ErrorCallback+0x60>)
 8001766:	2200      	movs	r2, #0
 8001768:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 800176a:	4b0d      	ldr	r3, [pc, #52]	@ (80017a0 <HAL_UART_ErrorCallback+0x58>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f44f 7283 	mov.w	r2, #262	@ 0x106
 8001772:	490e      	ldr	r1, [pc, #56]	@ (80017ac <HAL_UART_ErrorCallback+0x64>)
 8001774:	4618      	mov	r0, r3
 8001776:	f006 fcfc 	bl	8008172 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 800177a:	4b09      	ldr	r3, [pc, #36]	@ (80017a0 <HAL_UART_ErrorCallback+0x58>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <HAL_UART_ErrorCallback+0x58>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 0204 	bic.w	r2, r2, #4
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	e000      	b.n	800179a <HAL_UART_ErrorCallback+0x52>
    if (huart != nslp_uart) return;
 8001798:	bf00      	nop
}
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000794 	.word	0x20000794
 80017a4:	48000400 	.word	0x48000400
 80017a8:	20000792 	.word	0x20000792
 80017ac:	2000079c 	.word	0x2000079c

080017b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017b6:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <HAL_MspInit+0x44>)
 80017b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ba:	4a0e      	ldr	r2, [pc, #56]	@ (80017f4 <HAL_MspInit+0x44>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80017c2:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <HAL_MspInit+0x44>)
 80017c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ce:	4b09      	ldr	r3, [pc, #36]	@ (80017f4 <HAL_MspInit+0x44>)
 80017d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d2:	4a08      	ldr	r2, [pc, #32]	@ (80017f4 <HAL_MspInit+0x44>)
 80017d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017da:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <HAL_MspInit+0x44>)
 80017dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017e2:	603b      	str	r3, [r7, #0]
 80017e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80017e6:	f004 f933 	bl	8005a50 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000

080017f8 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a0a      	ldr	r2, [pc, #40]	@ (8001830 <HAL_CRC_MspInit+0x38>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d10b      	bne.n	8001822 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800180a:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <HAL_CRC_MspInit+0x3c>)
 800180c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800180e:	4a09      	ldr	r2, [pc, #36]	@ (8001834 <HAL_CRC_MspInit+0x3c>)
 8001810:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001814:	6493      	str	r3, [r2, #72]	@ 0x48
 8001816:	4b07      	ldr	r3, [pc, #28]	@ (8001834 <HAL_CRC_MspInit+0x3c>)
 8001818:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800181a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001822:	bf00      	nop
 8001824:	3714      	adds	r7, #20
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40023000 	.word	0x40023000
 8001834:	40021000 	.word	0x40021000

08001838 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b09e      	sub	sp, #120	@ 0x78
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
 800184e:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001850:	f107 0310 	add.w	r3, r7, #16
 8001854:	2244      	movs	r2, #68	@ 0x44
 8001856:	2100      	movs	r1, #0
 8001858:	4618      	mov	r0, r3
 800185a:	f006 fd2d 	bl	80082b8 <memset>
  if(hi2c->Instance==I2C3)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a5e      	ldr	r2, [pc, #376]	@ (80019dc <HAL_I2C_MspInit+0x1a4>)
 8001864:	4293      	cmp	r3, r2
 8001866:	f040 80b4 	bne.w	80019d2 <HAL_I2C_MspInit+0x19a>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800186a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800186e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001870:	2300      	movs	r3, #0
 8001872:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001874:	f107 0310 	add.w	r3, r7, #16
 8001878:	4618      	mov	r0, r3
 800187a:	f004 fe27 	bl	80064cc <HAL_RCCEx_PeriphCLKConfig>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001884:	f7ff fd7e 	bl	8001384 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001888:	4b55      	ldr	r3, [pc, #340]	@ (80019e0 <HAL_I2C_MspInit+0x1a8>)
 800188a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188c:	4a54      	ldr	r2, [pc, #336]	@ (80019e0 <HAL_I2C_MspInit+0x1a8>)
 800188e:	f043 0304 	orr.w	r3, r3, #4
 8001892:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001894:	4b52      	ldr	r3, [pc, #328]	@ (80019e0 <HAL_I2C_MspInit+0x1a8>)
 8001896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	60fb      	str	r3, [r7, #12]
 800189e:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018a0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018a4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018a6:	2312      	movs	r3, #18
 80018a8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018aa:	2301      	movs	r3, #1
 80018ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018ae:	2302      	movs	r3, #2
 80018b0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 80018b2:	2308      	movs	r3, #8
 80018b4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018ba:	4619      	mov	r1, r3
 80018bc:	4849      	ldr	r0, [pc, #292]	@ (80019e4 <HAL_I2C_MspInit+0x1ac>)
 80018be:	f001 fd2b 	bl	8003318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80018c2:	4b47      	ldr	r3, [pc, #284]	@ (80019e0 <HAL_I2C_MspInit+0x1a8>)
 80018c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c6:	4a46      	ldr	r2, [pc, #280]	@ (80019e0 <HAL_I2C_MspInit+0x1a8>)
 80018c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80018cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80018ce:	4b44      	ldr	r3, [pc, #272]	@ (80019e0 <HAL_I2C_MspInit+0x1a8>)
 80018d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]

    /* I2C3 DMA Init */
    /* I2C3_TX Init */
    hdma_i2c3_tx.Instance = DMA1_Channel1;
 80018da:	4b43      	ldr	r3, [pc, #268]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 80018dc:	4a43      	ldr	r2, [pc, #268]	@ (80019ec <HAL_I2C_MspInit+0x1b4>)
 80018de:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Request = DMA_REQUEST_I2C3_TX;
 80018e0:	4b41      	ldr	r3, [pc, #260]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 80018e2:	2215      	movs	r2, #21
 80018e4:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018e6:	4b40      	ldr	r3, [pc, #256]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 80018e8:	2210      	movs	r2, #16
 80018ea:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018ec:	4b3e      	ldr	r3, [pc, #248]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018f2:	4b3d      	ldr	r3, [pc, #244]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 80018f4:	2280      	movs	r2, #128	@ 0x80
 80018f6:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018f8:	4b3b      	ldr	r3, [pc, #236]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018fe:	4b3a      	ldr	r3, [pc, #232]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 8001900:	2200      	movs	r2, #0
 8001902:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 8001904:	4b38      	ldr	r3, [pc, #224]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 8001906:	2200      	movs	r2, #0
 8001908:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800190a:	4b37      	ldr	r3, [pc, #220]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 800190c:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8001910:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 8001912:	4835      	ldr	r0, [pc, #212]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 8001914:	f001 f89a 	bl	8002a4c <HAL_DMA_Init>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <HAL_I2C_MspInit+0xea>
    {
      Error_Handler();
 800191e:	f7ff fd31 	bl	8001384 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a30      	ldr	r2, [pc, #192]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 8001926:	639a      	str	r2, [r3, #56]	@ 0x38
 8001928:	4a2f      	ldr	r2, [pc, #188]	@ (80019e8 <HAL_I2C_MspInit+0x1b0>)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3_RX Init */
    hdma_i2c3_rx.Instance = DMA1_Channel2;
 800192e:	4b30      	ldr	r3, [pc, #192]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 8001930:	4a30      	ldr	r2, [pc, #192]	@ (80019f4 <HAL_I2C_MspInit+0x1bc>)
 8001932:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Request = DMA_REQUEST_I2C3_RX;
 8001934:	4b2e      	ldr	r3, [pc, #184]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 8001936:	2214      	movs	r2, #20
 8001938:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800193a:	4b2d      	ldr	r3, [pc, #180]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 800193c:	2200      	movs	r2, #0
 800193e:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001940:	4b2b      	ldr	r3, [pc, #172]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 8001942:	2200      	movs	r2, #0
 8001944:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001946:	4b2a      	ldr	r3, [pc, #168]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 8001948:	2280      	movs	r2, #128	@ 0x80
 800194a:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800194c:	4b28      	ldr	r3, [pc, #160]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 800194e:	2200      	movs	r2, #0
 8001950:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001952:	4b27      	ldr	r3, [pc, #156]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 8001954:	2200      	movs	r2, #0
 8001956:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 8001958:	4b25      	ldr	r3, [pc, #148]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 800195a:	2200      	movs	r2, #0
 800195c:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800195e:	4b24      	ldr	r3, [pc, #144]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 8001960:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8001964:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8001966:	4822      	ldr	r0, [pc, #136]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 8001968:	f001 f870 	bl	8002a4c <HAL_DMA_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <HAL_I2C_MspInit+0x13e>
    {
      Error_Handler();
 8001972:	f7ff fd07 	bl	8001384 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8001976:	2300      	movs	r3, #0
 8001978:	657b      	str	r3, [r7, #84]	@ 0x54
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_RISING;
 800197a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800197e:	65bb      	str	r3, [r7, #88]	@ 0x58
    pSyncConfig.SyncEnable = DISABLE;
 8001980:	2300      	movs	r3, #0
 8001982:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    pSyncConfig.EventEnable = ENABLE;
 8001986:	2301      	movs	r3, #1
 8001988:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    pSyncConfig.RequestNumber = 1;
 800198c:	2301      	movs	r3, #1
 800198e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_DMAEx_ConfigMuxSync(&hdma_i2c3_rx, &pSyncConfig) != HAL_OK)
 8001990:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001994:	4619      	mov	r1, r3
 8001996:	4816      	ldr	r0, [pc, #88]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 8001998:	f001 fc2e 	bl	80031f8 <HAL_DMAEx_ConfigMuxSync>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <HAL_I2C_MspInit+0x16e>
    {
      Error_Handler();
 80019a2:	f7ff fcef 	bl	8001384 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a11      	ldr	r2, [pc, #68]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 80019aa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80019ac:	4a10      	ldr	r2, [pc, #64]	@ (80019f0 <HAL_I2C_MspInit+0x1b8>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 80019b2:	2200      	movs	r2, #0
 80019b4:	2100      	movs	r1, #0
 80019b6:	205c      	movs	r0, #92	@ 0x5c
 80019b8:	f000 fdfd 	bl	80025b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80019bc:	205c      	movs	r0, #92	@ 0x5c
 80019be:	f000 fe14 	bl	80025ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2100      	movs	r1, #0
 80019c6:	205d      	movs	r0, #93	@ 0x5d
 80019c8:	f000 fdf5 	bl	80025b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80019cc:	205d      	movs	r0, #93	@ 0x5d
 80019ce:	f000 fe0c 	bl	80025ea <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80019d2:	bf00      	nop
 80019d4:	3778      	adds	r7, #120	@ 0x78
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40007800 	.word	0x40007800
 80019e0:	40021000 	.word	0x40021000
 80019e4:	48000800 	.word	0x48000800
 80019e8:	2000057c 	.word	0x2000057c
 80019ec:	40020008 	.word	0x40020008
 80019f0:	200005dc 	.word	0x200005dc
 80019f4:	4002001c 	.word	0x4002001c

080019f8 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a13      	ldr	r2, [pc, #76]	@ (8001a54 <HAL_I2C_MspDeInit+0x5c>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d11f      	bne.n	8001a4a <HAL_I2C_MspDeInit+0x52>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001a0a:	4b13      	ldr	r3, [pc, #76]	@ (8001a58 <HAL_I2C_MspDeInit+0x60>)
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0e:	4a12      	ldr	r2, [pc, #72]	@ (8001a58 <HAL_I2C_MspDeInit+0x60>)
 8001a10:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001a14:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 8001a16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a1a:	4810      	ldr	r0, [pc, #64]	@ (8001a5c <HAL_I2C_MspDeInit+0x64>)
 8001a1c:	f001 fdfe 	bl	800361c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8001a20:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a24:	480d      	ldr	r0, [pc, #52]	@ (8001a5c <HAL_I2C_MspDeInit+0x64>)
 8001a26:	f001 fdf9 	bl	800361c <HAL_GPIO_DeInit>

    /* I2C3 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmatx);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f001 f8b4 	bl	8002b9c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f001 f8af 	bl	8002b9c <HAL_DMA_DeInit>

    /* I2C3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8001a3e:	205c      	movs	r0, #92	@ 0x5c
 8001a40:	f000 fde1 	bl	8002606 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8001a44:	205d      	movs	r0, #93	@ 0x5d
 8001a46:	f000 fdde 	bl	8002606 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40007800 	.word	0x40007800
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	48000800 	.word	0x48000800

08001a60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b09e      	sub	sp, #120	@ 0x78
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a68:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	60da      	str	r2, [r3, #12]
 8001a76:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a78:	f107 0310 	add.w	r3, r7, #16
 8001a7c:	2244      	movs	r2, #68	@ 0x44
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4618      	mov	r0, r3
 8001a82:	f006 fc19 	bl	80082b8 <memset>
  if(huart->Instance==USART1)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a65      	ldr	r2, [pc, #404]	@ (8001c20 <HAL_UART_MspInit+0x1c0>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	f040 80c2 	bne.w	8001c16 <HAL_UART_MspInit+0x1b6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a92:	2301      	movs	r3, #1
 8001a94:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a96:	2300      	movs	r3, #0
 8001a98:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a9a:	f107 0310 	add.w	r3, r7, #16
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f004 fd14 	bl	80064cc <HAL_RCCEx_PeriphCLKConfig>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001aaa:	f7ff fc6b 	bl	8001384 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001aae:	4b5d      	ldr	r3, [pc, #372]	@ (8001c24 <HAL_UART_MspInit+0x1c4>)
 8001ab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ab2:	4a5c      	ldr	r2, [pc, #368]	@ (8001c24 <HAL_UART_MspInit+0x1c4>)
 8001ab4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ab8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aba:	4b5a      	ldr	r3, [pc, #360]	@ (8001c24 <HAL_UART_MspInit+0x1c4>)
 8001abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001abe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ac6:	4b57      	ldr	r3, [pc, #348]	@ (8001c24 <HAL_UART_MspInit+0x1c4>)
 8001ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aca:	4a56      	ldr	r2, [pc, #344]	@ (8001c24 <HAL_UART_MspInit+0x1c4>)
 8001acc:	f043 0304 	orr.w	r3, r3, #4
 8001ad0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad2:	4b54      	ldr	r3, [pc, #336]	@ (8001c24 <HAL_UART_MspInit+0x1c4>)
 8001ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad6:	f003 0304 	and.w	r3, r3, #4
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001ade:	2330      	movs	r3, #48	@ 0x30
 8001ae0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aea:	2300      	movs	r3, #0
 8001aec:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001aee:	2307      	movs	r3, #7
 8001af0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001af6:	4619      	mov	r1, r3
 8001af8:	484b      	ldr	r0, [pc, #300]	@ (8001c28 <HAL_UART_MspInit+0x1c8>)
 8001afa:	f001 fc0d 	bl	8003318 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel5;
 8001afe:	4b4b      	ldr	r3, [pc, #300]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b00:	4a4b      	ldr	r2, [pc, #300]	@ (8001c30 <HAL_UART_MspInit+0x1d0>)
 8001b02:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001b04:	4b49      	ldr	r3, [pc, #292]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b06:	2218      	movs	r2, #24
 8001b08:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b0a:	4b48      	ldr	r3, [pc, #288]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b10:	4b46      	ldr	r3, [pc, #280]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b16:	4b45      	ldr	r3, [pc, #276]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b18:	2280      	movs	r2, #128	@ 0x80
 8001b1a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b1c:	4b43      	ldr	r3, [pc, #268]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b22:	4b42      	ldr	r3, [pc, #264]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001b28:	4b40      	ldr	r3, [pc, #256]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001b2e:	4b3f      	ldr	r3, [pc, #252]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b30:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8001b34:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001b36:	483d      	ldr	r0, [pc, #244]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b38:	f000 ff88 	bl	8002a4c <HAL_DMA_Init>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001b42:	f7ff fc1f 	bl	8001384 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	657b      	str	r3, [r7, #84]	@ 0x54
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_RISING;
 8001b4a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b4e:	65bb      	str	r3, [r7, #88]	@ 0x58
    pSyncConfig.SyncEnable = DISABLE;
 8001b50:	2300      	movs	r3, #0
 8001b52:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    pSyncConfig.EventEnable = ENABLE;
 8001b56:	2301      	movs	r3, #1
 8001b58:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    pSyncConfig.RequestNumber = 1;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart1_rx, &pSyncConfig) != HAL_OK)
 8001b60:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b64:	4619      	mov	r1, r3
 8001b66:	4831      	ldr	r0, [pc, #196]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b68:	f001 fb46 	bl	80031f8 <HAL_DMAEx_ConfigMuxSync>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8001b72:	f7ff fc07 	bl	8001384 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a2c      	ldr	r2, [pc, #176]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001b7e:	4a2b      	ldr	r2, [pc, #172]	@ (8001c2c <HAL_UART_MspInit+0x1cc>)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 8001b84:	4b2b      	ldr	r3, [pc, #172]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001b86:	4a2c      	ldr	r2, [pc, #176]	@ (8001c38 <HAL_UART_MspInit+0x1d8>)
 8001b88:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001b8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001b8c:	2219      	movs	r2, #25
 8001b8e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b90:	4b28      	ldr	r3, [pc, #160]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001b92:	2210      	movs	r2, #16
 8001b94:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b96:	4b27      	ldr	r3, [pc, #156]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b9c:	4b25      	ldr	r3, [pc, #148]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001b9e:	2280      	movs	r2, #128	@ 0x80
 8001ba0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ba2:	4b24      	ldr	r3, [pc, #144]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ba8:	4b22      	ldr	r3, [pc, #136]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001bae:	4b21      	ldr	r3, [pc, #132]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001bba:	481e      	ldr	r0, [pc, #120]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001bbc:	f000 ff46 	bl	8002a4c <HAL_DMA_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 8001bc6:	f7ff fbdd 	bl	8001384 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	657b      	str	r3, [r7, #84]	@ 0x54
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_RISING;
 8001bce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bd2:	65bb      	str	r3, [r7, #88]	@ 0x58
    pSyncConfig.SyncEnable = DISABLE;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    pSyncConfig.EventEnable = ENABLE;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    pSyncConfig.RequestNumber = 1;
 8001be0:	2301      	movs	r3, #1
 8001be2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart1_tx, &pSyncConfig) != HAL_OK)
 8001be4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001be8:	4619      	mov	r1, r3
 8001bea:	4812      	ldr	r0, [pc, #72]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001bec:	f001 fb04 	bl	80031f8 <HAL_DMAEx_ConfigMuxSync>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_UART_MspInit+0x19a>
    {
      Error_Handler();
 8001bf6:	f7ff fbc5 	bl	8001384 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001bfe:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001c00:	4a0c      	ldr	r2, [pc, #48]	@ (8001c34 <HAL_UART_MspInit+0x1d4>)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c06:	2200      	movs	r2, #0
 8001c08:	2100      	movs	r1, #0
 8001c0a:	2025      	movs	r0, #37	@ 0x25
 8001c0c:	f000 fcd3 	bl	80025b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c10:	2025      	movs	r0, #37	@ 0x25
 8001c12:	f000 fcea 	bl	80025ea <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001c16:	bf00      	nop
 8001c18:	3778      	adds	r7, #120	@ 0x78
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40013800 	.word	0x40013800
 8001c24:	40021000 	.word	0x40021000
 8001c28:	48000800 	.word	0x48000800
 8001c2c:	200006d0 	.word	0x200006d0
 8001c30:	40020458 	.word	0x40020458
 8001c34:	20000730 	.word	0x20000730
 8001c38:	4002046c 	.word	0x4002046c

08001c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <NMI_Handler+0x4>

08001c44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <HardFault_Handler+0x4>

08001c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <MemManage_Handler+0x4>

08001c54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <BusFault_Handler+0x4>

08001c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <UsageFault_Handler+0x4>

08001c64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c92:	f000 fb51 	bl	8002338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 8001ca0:	4802      	ldr	r0, [pc, #8]	@ (8001cac <DMA1_Channel1_IRQHandler+0x10>)
 8001ca2:	f001 f94c 	bl	8002f3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	2000057c 	.word	0x2000057c

08001cb0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8001cb4:	4802      	ldr	r0, [pc, #8]	@ (8001cc0 <DMA1_Channel2_IRQHandler+0x10>)
 8001cb6:	f001 f942 	bl	8002f3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	200005dc 	.word	0x200005dc

08001cc4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001cc8:	4802      	ldr	r0, [pc, #8]	@ (8001cd4 <USART1_IRQHandler+0x10>)
 8001cca:	f004 febf 	bl	8006a4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  //HAL_UART_IDLECallback(&huart1);  	  	  //remove this
  /* USER CODE END USART1_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	2000063c 	.word	0x2000063c

08001cd8 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001cdc:	4802      	ldr	r0, [pc, #8]	@ (8001ce8 <DMA2_Channel5_IRQHandler+0x10>)
 8001cde:	f001 f92e 	bl	8002f3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	200006d0 	.word	0x200006d0

08001cec <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt / I2C3 wake-up interrupt through EXTI line 27.
  */
void I2C3_EV_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8001cf0:	4802      	ldr	r0, [pc, #8]	@ (8001cfc <I2C3_EV_IRQHandler+0x10>)
 8001cf2:	f002 f88d 	bl	8003e10 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000528 	.word	0x20000528

08001d00 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8001d04:	4802      	ldr	r0, [pc, #8]	@ (8001d10 <I2C3_ER_IRQHandler+0x10>)
 8001d06:	f002 f89d 	bl	8003e44 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000528 	.word	0x20000528

08001d14 <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 0 */

  /* USER CODE END DMAMUX_OVR_IRQn 0 */
  // Handle DMA1_Channel2
  HAL_DMAEx_MUX_IRQHandler(&hdma_i2c3_rx);
 8001d18:	4805      	ldr	r0, [pc, #20]	@ (8001d30 <DMAMUX_OVR_IRQHandler+0x1c>)
 8001d1a:	f001 faab 	bl	8003274 <HAL_DMAEx_MUX_IRQHandler>
  // Handle DMA2_Channel5
  HAL_DMAEx_MUX_IRQHandler(&hdma_usart1_rx);
 8001d1e:	4805      	ldr	r0, [pc, #20]	@ (8001d34 <DMAMUX_OVR_IRQHandler+0x20>)
 8001d20:	f001 faa8 	bl	8003274 <HAL_DMAEx_MUX_IRQHandler>
  // Handle DMA2_Channel6
  HAL_DMAEx_MUX_IRQHandler(&hdma_usart1_tx);
 8001d24:	4804      	ldr	r0, [pc, #16]	@ (8001d38 <DMAMUX_OVR_IRQHandler+0x24>)
 8001d26:	f001 faa5 	bl	8003274 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200005dc 	.word	0x200005dc
 8001d34:	200006d0 	.word	0x200006d0
 8001d38:	20000730 	.word	0x20000730

08001d3c <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001d40:	4802      	ldr	r0, [pc, #8]	@ (8001d4c <DMA2_Channel6_IRQHandler+0x10>)
 8001d42:	f001 f8fc 	bl	8002f3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000730 	.word	0x20000730

08001d50 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d54:	4b06      	ldr	r3, [pc, #24]	@ (8001d70 <SystemInit+0x20>)
 8001d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d5a:	4a05      	ldr	r2, [pc, #20]	@ (8001d70 <SystemInit+0x20>)
 8001d5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d64:	bf00      	nop
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <valve_set_openness>:
 *  Created on: Jun 6, 2025
 *      Author: Leon
 */
#include "valve.h"

void valve_set_openness(ValveController* valve, uint8_t openness) {
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	70fb      	strb	r3, [r7, #3]
    if (openness > 255) openness = 255;
    valve->target_openness = openness;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	78fa      	ldrb	r2, [r7, #3]
 8001d84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    // New logic will handle real-time change in valve_update
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <valve_update>:

#define DIRECTION_CHANGE_DELAY    1000    // Delay before changing direction
#define MOVEMENT_COOLDOWN_DELAY   1000    // Delay after movement completes
#define POSITION_TOLERANCE         0     // Allowable position difference

void valve_update(ValveController* valve) {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8001d9c:	f000 fade 	bl	800235c <HAL_GetTick>
 8001da0:	6178      	str	r0, [r7, #20]
    int16_t delta;
    uint32_t elapsed;

    switch (valve->state) {
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001da8:	2b04      	cmp	r3, #4
 8001daa:	f000 811f 	beq.w	8001fec <valve_update+0x258>
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	f300 8126 	bgt.w	8002000 <valve_update+0x26c>
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d007      	beq.n	8001dc8 <valve_update+0x34>
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	f2c0 8121 	blt.w	8002000 <valve_update+0x26c>
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	f200 811d 	bhi.w	8002000 <valve_update+0x26c>
 8001dc6:	e05a      	b.n	8001e7e <valve_update+0xea>
        case VALVE_IDLE:
            // Check if we need to start new movement after cooldown
            if (now >= valve->cooldown_end_time) {
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dcc:	697a      	ldr	r2, [r7, #20]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	f0c0 811b 	bcc.w	800200a <valve_update+0x276>
                delta = valve->target_openness - valve->current_openness;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001dda:	461a      	mov	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	b29b      	uxth	r3, r3
 8001de6:	827b      	strh	r3, [r7, #18]

                // Only move if beyond tolerance threshold
                if (delta > POSITION_TOLERANCE || -delta > POSITION_TOLERANCE) {
 8001de8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	dc04      	bgt.n	8001dfa <valve_update+0x66>
 8001df0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f280 8108 	bge.w	800200a <valve_update+0x276>
                    if (delta > 0) {
 8001dfa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	dd1d      	ble.n	8001e3e <valve_update+0xaa>
                        valve->move_duration = ((uint32_t)delta * valve->timeO) / 255;
 8001e02:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	69d2      	ldr	r2, [r2, #28]
 8001e0a:	fb02 f303 	mul.w	r3, r2, r3
 8001e0e:	4a82      	ldr	r2, [pc, #520]	@ (8002018 <valve_update+0x284>)
 8001e10:	fba2 2303 	umull	r2, r3, r2, r3
 8001e14:	09da      	lsrs	r2, r3, #7
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	62da      	str	r2, [r3, #44]	@ 0x2c
                        valve->start_time = now;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_GPIO_WritePin(valve->busO, valve->pinO, GPIO_PIN_SET);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	4618      	mov	r0, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4619      	mov	r1, r3
 8001e30:	f001 fcee 	bl	8003810 <HAL_GPIO_WritePin>
                        valve->state = VALVE_OPENING;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                        HAL_GPIO_WritePin(valve->busC, valve->pinC, GPIO_PIN_SET);
                        valve->state = VALVE_CLOSING;
                    }
                }
            }
            break;
 8001e3c:	e0e5      	b.n	800200a <valve_update+0x276>
                        valve->move_duration = ((uint32_t)(-delta) * valve->timeC) / 255;
 8001e3e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e42:	425b      	negs	r3, r3
 8001e44:	461a      	mov	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	fb02 f303 	mul.w	r3, r2, r3
 8001e4e:	4a72      	ldr	r2, [pc, #456]	@ (8002018 <valve_update+0x284>)
 8001e50:	fba2 2303 	umull	r2, r3, r2, r3
 8001e54:	09da      	lsrs	r2, r3, #7
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	62da      	str	r2, [r3, #44]	@ 0x2c
                        valve->start_time = now;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_GPIO_WritePin(valve->busC, valve->pinC, GPIO_PIN_SET);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	4618      	mov	r0, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f001 fcce 	bl	8003810 <HAL_GPIO_WritePin>
                        valve->state = VALVE_CLOSING;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2202      	movs	r2, #2
 8001e78:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 8001e7c:	e0c5      	b.n	800200a <valve_update+0x276>

        case VALVE_OPENING:
        case VALVE_CLOSING:
            // Immediately stop movement if target changes
            delta = valve->target_openness - valve->current_openness;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e84:	461a      	mov	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	827b      	strh	r3, [r7, #18]
            if ((valve->state == VALVE_OPENING && delta <= POSITION_TOLERANCE) ||
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d103      	bne.n	8001ea4 <valve_update+0x110>
 8001e9c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	dd08      	ble.n	8001eb6 <valve_update+0x122>
                (valve->state == VALVE_CLOSING && -delta <= POSITION_TOLERANCE)) {
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
            if ((valve->state == VALVE_OPENING && delta <= POSITION_TOLERANCE) ||
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d128      	bne.n	8001f00 <valve_update+0x16c>
                (valve->state == VALVE_CLOSING && -delta <= POSITION_TOLERANCE)) {
 8001eae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	db24      	blt.n	8001f00 <valve_update+0x16c>
                // Stop movement and enter cooldown
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d102      	bne.n	8001ec6 <valve_update+0x132>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	e001      	b.n	8001eca <valve_update+0x136>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	4618      	mov	r0, r3
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d103      	bne.n	8001ede <valve_update+0x14a>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	e002      	b.n	8001ee4 <valve_update+0x150>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689b      	ldr	r3, [r3, #8]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f001 fc92 	bl	8003810 <HAL_GPIO_WritePin>
                                 GPIO_PIN_RESET);
                valve->cooldown_end_time = now + MOVEMENT_COOLDOWN_DELAY;
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	645a      	str	r2, [r3, #68]	@ 0x44
                valve->state = VALVE_COOLDOWN;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2204      	movs	r2, #4
 8001efa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 8001efe:	e087      	b.n	8002010 <valve_update+0x27c>
            }

            // Continue normal movement
            elapsed = now - valve->start_time;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f04:	697a      	ldr	r2, [r7, #20]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	60fb      	str	r3, [r7, #12]
            if (elapsed >= valve->move_duration) {
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d32a      	bcc.n	8001f6a <valve_update+0x1d6>
                // Movement complete
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d102      	bne.n	8001f24 <valve_update+0x190>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	e001      	b.n	8001f28 <valve_update+0x194>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	4618      	mov	r0, r3
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d103      	bne.n	8001f3c <valve_update+0x1a8>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	e002      	b.n	8001f42 <valve_update+0x1ae>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	2200      	movs	r2, #0
 8001f44:	4619      	mov	r1, r3
 8001f46:	f001 fc63 	bl	8003810 <HAL_GPIO_WritePin>
                                 GPIO_PIN_RESET);
                valve->current_openness = valve->target_openness;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->cooldown_end_time = now + MOVEMENT_COOLDOWN_DELAY;
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	645a      	str	r2, [r3, #68]	@ 0x44
                valve->state = VALVE_COOLDOWN;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2204      	movs	r2, #4
 8001f64:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                    valve->current_openness = valve->target_openness +
                                            ((valve->move_duration * 255) / valve->timeC) -
                                            ((elapsed * 255) / valve->timeC);
                }
            }
            break;
 8001f68:	e052      	b.n	8002010 <valve_update+0x27c>
                if (valve->state == VALVE_OPENING) {
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d11d      	bne.n	8001fb0 <valve_update+0x21c>
                    valve->current_openness = ((elapsed * 255) / valve->timeO) +
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	4613      	mov	r3, r2
 8001f78:	021b      	lsls	r3, r3, #8
 8001f7a:	1a9a      	subs	r2, r3, r2
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	69db      	ldr	r3, [r3, #28]
 8001f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f84:	b2d9      	uxtb	r1, r3
                                            (valve->target_openness - ((valve->move_duration * 255) / valve->timeO));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f893 0025 	ldrb.w	r0, [r3, #37]	@ 0x25
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f90:	4613      	mov	r3, r2
 8001f92:	021b      	lsls	r3, r3, #8
 8001f94:	1a9a      	subs	r2, r3, r2
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	1ac3      	subs	r3, r0, r3
 8001fa2:	b2db      	uxtb	r3, r3
                    valve->current_openness = ((elapsed * 255) / valve->timeO) +
 8001fa4:	440b      	add	r3, r1
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            break;
 8001fae:	e02f      	b.n	8002010 <valve_update+0x27c>
                    valve->current_openness = valve->target_openness +
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f893 1025 	ldrb.w	r1, [r3, #37]	@ 0x25
                                            ((valve->move_duration * 255) / valve->timeC) -
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fba:	4613      	mov	r3, r2
 8001fbc:	021b      	lsls	r3, r3, #8
 8001fbe:	1a9a      	subs	r2, r3, r2
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	fbb2 f3f3 	udiv	r3, r2, r3
                    valve->current_openness = valve->target_openness +
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	440b      	add	r3, r1
 8001fcc:	b2d9      	uxtb	r1, r3
                                            ((elapsed * 255) / valve->timeC);
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	021b      	lsls	r3, r3, #8
 8001fd4:	1a9a      	subs	r2, r3, r2
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
 8001fda:	fbb2 f3f3 	udiv	r3, r2, r3
                                            ((valve->move_duration * 255) / valve->timeC) -
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	1acb      	subs	r3, r1, r3
 8001fe2:	b2da      	uxtb	r2, r3
                    valve->current_openness = valve->target_openness +
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            break;
 8001fea:	e011      	b.n	8002010 <valve_update+0x27c>

        case VALVE_COOLDOWN:
            if (now >= valve->cooldown_end_time) {
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff0:	697a      	ldr	r2, [r7, #20]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d30b      	bcc.n	800200e <valve_update+0x27a>
                valve->state = VALVE_IDLE;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            }
            break;
 8001ffe:	e006      	b.n	800200e <valve_update+0x27a>

        default:
            valve->state = VALVE_IDLE;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 8002008:	e002      	b.n	8002010 <valve_update+0x27c>
            break;
 800200a:	bf00      	nop
 800200c:	e000      	b.n	8002010 <valve_update+0x27c>
            break;
 800200e:	bf00      	nop
    }
}
 8002010:	bf00      	nop
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	80808081 	.word	0x80808081

0800201c <valve_calibrate>:
*/




void valve_calibrate(ValveController* valve){
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  	uint32_t timeRef1 = 0;
 8002024:	2300      	movs	r3, #0
 8002026:	60fb      	str	r3, [r7, #12]
  	uint32_t timeRef2 = 0;
 8002028:	2300      	movs	r3, #0
 800202a:	60bb      	str	r3, [r7, #8]
  	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, 0);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	4618      	mov	r0, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	b29b      	uxth	r3, r3
 8002038:	2200      	movs	r2, #0
 800203a:	4619      	mov	r1, r3
 800203c:	f001 fbe8 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(valve->busC, valve->pinC, 0);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	4618      	mov	r0, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	b29b      	uxth	r3, r3
 800204c:	2200      	movs	r2, #0
 800204e:	4619      	mov	r1, r3
 8002050:	f001 fbde 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, 1);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	4618      	mov	r0, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	b29b      	uxth	r3, r3
 8002060:	2201      	movs	r2, #1
 8002062:	4619      	mov	r1, r3
 8002064:	f001 fbd4 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_Delay(4000);
 8002068:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800206c:	f000 f982 	bl	8002374 <HAL_Delay>
	HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, 0);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	4618      	mov	r0, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	b29b      	uxth	r3, r3
 800207c:	2200      	movs	r2, #0
 800207e:	4619      	mov	r1, r3
 8002080:	f001 fbc6 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(valve->busC, valve->pinC, 0);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	4618      	mov	r0, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	b29b      	uxth	r3, r3
 8002090:	2200      	movs	r2, #0
 8002092:	4619      	mov	r1, r3
 8002094:	f001 fbbc 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8002098:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800209c:	f000 f96a 	bl	8002374 <HAL_Delay>
	while(1){
		HAL_GPIO_WritePin((GPIO_TypeDef*)valve->busO, valve->pinO, 0);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	4618      	mov	r0, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	2200      	movs	r2, #0
 80020ae:	4619      	mov	r1, r3
 80020b0:	f001 fbae 	bl	8003810 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(valve->busC, valve->pinC, 1);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	4618      	mov	r0, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	b29b      	uxth	r3, r3
 80020c0:	2201      	movs	r2, #1
 80020c2:	4619      	mov	r1, r3
 80020c4:	f001 fba4 	bl	8003810 <HAL_GPIO_WritePin>
		valve->isMax = 0;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	761a      	strb	r2, [r3, #24]
		HAL_Delay(1000);
 80020ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020d2:	f000 f94f 	bl	8002374 <HAL_Delay>

		while (!valve->isMax){
 80020d6:	e019      	b.n	800210c <valve_calibrate+0xf0>
			if (!HAL_GPIO_ReadPin((GPIO_TypeDef*)valve->funBus, valve->funPin)){
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	695b      	ldr	r3, [r3, #20]
 80020dc:	461a      	mov	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	4619      	mov	r1, r3
 80020e6:	4610      	mov	r0, r2
 80020e8:	f001 fb7a 	bl	80037e0 <HAL_GPIO_ReadPin>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d10c      	bne.n	800210c <valve_calibrate+0xf0>
				HAL_GPIO_WritePin(valve->busC, valve->pinC, 0);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	4618      	mov	r0, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	2200      	movs	r2, #0
 8002100:	4619      	mov	r1, r3
 8002102:	f001 fb85 	bl	8003810 <HAL_GPIO_WritePin>
				valve->isMax = 1;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2201      	movs	r2, #1
 800210a:	761a      	strb	r2, [r3, #24]
		while (!valve->isMax){
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	7e1b      	ldrb	r3, [r3, #24]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0e1      	beq.n	80020d8 <valve_calibrate+0xbc>
			}
		}
		HAL_Delay(1000);
 8002114:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002118:	f000 f92c 	bl	8002374 <HAL_Delay>
		timeRef1 = HAL_GetTick();
 800211c:	f000 f91e 	bl	800235c <HAL_GetTick>
 8002120:	60f8      	str	r0, [r7, #12]
		HAL_GPIO_WritePin(valve->busC, valve->pinC, 0);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	4618      	mov	r0, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	b29b      	uxth	r3, r3
 800212e:	2200      	movs	r2, #0
 8002130:	4619      	mov	r1, r3
 8002132:	f001 fb6d 	bl	8003810 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(valve->busO, valve->pinO, 1);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	4618      	mov	r0, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	b29b      	uxth	r3, r3
 8002142:	2201      	movs	r2, #1
 8002144:	4619      	mov	r1, r3
 8002146:	f001 fb63 	bl	8003810 <HAL_GPIO_WritePin>
		valve->isMax = 0;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	761a      	strb	r2, [r3, #24]
		HAL_Delay(6000);
 8002150:	f241 7070 	movw	r0, #6000	@ 0x1770
 8002154:	f000 f90e 	bl	8002374 <HAL_Delay>
		while (!valve->isMax){
 8002158:	e020      	b.n	800219c <valve_calibrate+0x180>
			if (!HAL_GPIO_ReadPin((GPIO_TypeDef*)valve->funBus, valve->funPin)){
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	461a      	mov	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	b29b      	uxth	r3, r3
 8002166:	4619      	mov	r1, r3
 8002168:	4610      	mov	r0, r2
 800216a:	f001 fb39 	bl	80037e0 <HAL_GPIO_ReadPin>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d113      	bne.n	800219c <valve_calibrate+0x180>
				valve->timeO = (HAL_GetTick() - timeRef1);///valve->valvecal;
 8002174:	f000 f8f2 	bl	800235c <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	1ad2      	subs	r2, r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	61da      	str	r2, [r3, #28]
				HAL_GPIO_WritePin(valve->busO, valve->pinO, 0);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	4618      	mov	r0, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	b29b      	uxth	r3, r3
 800218e:	2200      	movs	r2, #0
 8002190:	4619      	mov	r1, r3
 8002192:	f001 fb3d 	bl	8003810 <HAL_GPIO_WritePin>
				valve->isMax = 1;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	761a      	strb	r2, [r3, #24]
		while (!valve->isMax){
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7e1b      	ldrb	r3, [r3, #24]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0da      	beq.n	800215a <valve_calibrate+0x13e>
			}
		}

		HAL_Delay(1000);
 80021a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021a8:	f000 f8e4 	bl	8002374 <HAL_Delay>
		timeRef2 = HAL_GetTick();
 80021ac:	f000 f8d6 	bl	800235c <HAL_GetTick>
 80021b0:	60b8      	str	r0, [r7, #8]
		HAL_GPIO_WritePin(valve->busO, valve->pinO, 0);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	4618      	mov	r0, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	b29b      	uxth	r3, r3
 80021be:	2200      	movs	r2, #0
 80021c0:	4619      	mov	r1, r3
 80021c2:	f001 fb25 	bl	8003810 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(valve->busC, valve->pinC, 1);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	4618      	mov	r0, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	2201      	movs	r2, #1
 80021d4:	4619      	mov	r1, r3
 80021d6:	f001 fb1b 	bl	8003810 <HAL_GPIO_WritePin>
		valve->isMax = 0;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	761a      	strb	r2, [r3, #24]
		HAL_Delay(6000);
 80021e0:	f241 7070 	movw	r0, #6000	@ 0x1770
 80021e4:	f000 f8c6 	bl	8002374 <HAL_Delay>
		while (!valve->isMax){
 80021e8:	e020      	b.n	800222c <valve_calibrate+0x210>
			if (!HAL_GPIO_ReadPin((GPIO_TypeDef*)valve->funBus, valve->funPin)){
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	461a      	mov	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	691b      	ldr	r3, [r3, #16]
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	4619      	mov	r1, r3
 80021f8:	4610      	mov	r0, r2
 80021fa:	f001 faf1 	bl	80037e0 <HAL_GPIO_ReadPin>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d113      	bne.n	800222c <valve_calibrate+0x210>
				valve->timeC = (HAL_GetTick() - timeRef2);
 8002204:	f000 f8aa 	bl	800235c <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	1ad2      	subs	r2, r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	621a      	str	r2, [r3, #32]
				HAL_GPIO_WritePin(valve->busC, valve->pinC, 0);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	4618      	mov	r0, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	b29b      	uxth	r3, r3
 800221e:	2200      	movs	r2, #0
 8002220:	4619      	mov	r1, r3
 8002222:	f001 faf5 	bl	8003810 <HAL_GPIO_WritePin>
				valve->isMax = 1;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2201      	movs	r2, #1
 800222a:	761a      	strb	r2, [r3, #24]
		while (!valve->isMax){
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	7e1b      	ldrb	r3, [r3, #24]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d0da      	beq.n	80021ea <valve_calibrate+0x1ce>
			}
		}
		break;
 8002234:	bf00      	nop
	}
}
 8002236:	bf00      	nop
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
	...

08002240 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002240:	480d      	ldr	r0, [pc, #52]	@ (8002278 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002242:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002244:	f7ff fd84 	bl	8001d50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002248:	480c      	ldr	r0, [pc, #48]	@ (800227c <LoopForever+0x6>)
  ldr r1, =_edata
 800224a:	490d      	ldr	r1, [pc, #52]	@ (8002280 <LoopForever+0xa>)
  ldr r2, =_sidata
 800224c:	4a0d      	ldr	r2, [pc, #52]	@ (8002284 <LoopForever+0xe>)
  movs r3, #0
 800224e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002250:	e002      	b.n	8002258 <LoopCopyDataInit>

08002252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002256:	3304      	adds	r3, #4

08002258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800225a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800225c:	d3f9      	bcc.n	8002252 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800225e:	4a0a      	ldr	r2, [pc, #40]	@ (8002288 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002260:	4c0a      	ldr	r4, [pc, #40]	@ (800228c <LoopForever+0x16>)
  movs r3, #0
 8002262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002264:	e001      	b.n	800226a <LoopFillZerobss>

08002266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002268:	3204      	adds	r2, #4

0800226a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800226a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800226c:	d3fb      	bcc.n	8002266 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800226e:	f006 f82b 	bl	80082c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002272:	f7fe fd0d 	bl	8000c90 <main>

08002276 <LoopForever>:

LoopForever:
    b LoopForever
 8002276:	e7fe      	b.n	8002276 <LoopForever>
  ldr   r0, =_estack
 8002278:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800227c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002280:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8002284:	080083b0 	.word	0x080083b0
  ldr r2, =_sbss
 8002288:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 800228c:	20000ad0 	.word	0x20000ad0

08002290 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002290:	e7fe      	b.n	8002290 <ADC1_2_IRQHandler>

08002292 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002298:	2300      	movs	r3, #0
 800229a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800229c:	2003      	movs	r0, #3
 800229e:	f000 f97f 	bl	80025a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022a2:	200f      	movs	r0, #15
 80022a4:	f000 f80e 	bl	80022c4 <HAL_InitTick>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d002      	beq.n	80022b4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	71fb      	strb	r3, [r7, #7]
 80022b2:	e001      	b.n	80022b8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022b4:	f7ff fa7c 	bl	80017b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022b8:	79fb      	ldrb	r3, [r7, #7]

}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022cc:	2300      	movs	r3, #0
 80022ce:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80022d0:	4b16      	ldr	r3, [pc, #88]	@ (800232c <HAL_InitTick+0x68>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d022      	beq.n	800231e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80022d8:	4b15      	ldr	r3, [pc, #84]	@ (8002330 <HAL_InitTick+0x6c>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	4b13      	ldr	r3, [pc, #76]	@ (800232c <HAL_InitTick+0x68>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80022e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 f998 	bl	8002622 <HAL_SYSTICK_Config>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d10f      	bne.n	8002318 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b0f      	cmp	r3, #15
 80022fc:	d809      	bhi.n	8002312 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022fe:	2200      	movs	r2, #0
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	f04f 30ff 	mov.w	r0, #4294967295
 8002306:	f000 f956 	bl	80025b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800230a:	4a0a      	ldr	r2, [pc, #40]	@ (8002334 <HAL_InitTick+0x70>)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6013      	str	r3, [r2, #0]
 8002310:	e007      	b.n	8002322 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	73fb      	strb	r3, [r7, #15]
 8002316:	e004      	b.n	8002322 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	73fb      	strb	r3, [r7, #15]
 800231c:	e001      	b.n	8002322 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002322:	7bfb      	ldrb	r3, [r7, #15]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	200000d0 	.word	0x200000d0
 8002330:	200000c8 	.word	0x200000c8
 8002334:	200000cc 	.word	0x200000cc

08002338 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800233c:	4b05      	ldr	r3, [pc, #20]	@ (8002354 <HAL_IncTick+0x1c>)
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	4b05      	ldr	r3, [pc, #20]	@ (8002358 <HAL_IncTick+0x20>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4413      	add	r3, r2
 8002346:	4a03      	ldr	r2, [pc, #12]	@ (8002354 <HAL_IncTick+0x1c>)
 8002348:	6013      	str	r3, [r2, #0]
}
 800234a:	bf00      	nop
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	20000acc 	.word	0x20000acc
 8002358:	200000d0 	.word	0x200000d0

0800235c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  return uwTick;
 8002360:	4b03      	ldr	r3, [pc, #12]	@ (8002370 <HAL_GetTick+0x14>)
 8002362:	681b      	ldr	r3, [r3, #0]
}
 8002364:	4618      	mov	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	20000acc 	.word	0x20000acc

08002374 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800237c:	f7ff ffee 	bl	800235c <HAL_GetTick>
 8002380:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800238c:	d004      	beq.n	8002398 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800238e:	4b09      	ldr	r3, [pc, #36]	@ (80023b4 <HAL_Delay+0x40>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	4413      	add	r3, r2
 8002396:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002398:	bf00      	nop
 800239a:	f7ff ffdf 	bl	800235c <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d8f7      	bhi.n	800239a <HAL_Delay+0x26>
  {
  }
}
 80023aa:	bf00      	nop
 80023ac:	bf00      	nop
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	200000d0 	.word	0x200000d0

080023b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023c8:	4b0c      	ldr	r3, [pc, #48]	@ (80023fc <__NVIC_SetPriorityGrouping+0x44>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ce:	68ba      	ldr	r2, [r7, #8]
 80023d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023d4:	4013      	ands	r3, r2
 80023d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023ea:	4a04      	ldr	r2, [pc, #16]	@ (80023fc <__NVIC_SetPriorityGrouping+0x44>)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	60d3      	str	r3, [r2, #12]
}
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	e000ed00 	.word	0xe000ed00

08002400 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002404:	4b04      	ldr	r3, [pc, #16]	@ (8002418 <__NVIC_GetPriorityGrouping+0x18>)
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	0a1b      	lsrs	r3, r3, #8
 800240a:	f003 0307 	and.w	r3, r3, #7
}
 800240e:	4618      	mov	r0, r3
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242a:	2b00      	cmp	r3, #0
 800242c:	db0b      	blt.n	8002446 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	f003 021f 	and.w	r2, r3, #31
 8002434:	4907      	ldr	r1, [pc, #28]	@ (8002454 <__NVIC_EnableIRQ+0x38>)
 8002436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243a:	095b      	lsrs	r3, r3, #5
 800243c:	2001      	movs	r0, #1
 800243e:	fa00 f202 	lsl.w	r2, r0, r2
 8002442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	e000e100 	.word	0xe000e100

08002458 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002466:	2b00      	cmp	r3, #0
 8002468:	db12      	blt.n	8002490 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	f003 021f 	and.w	r2, r3, #31
 8002470:	490a      	ldr	r1, [pc, #40]	@ (800249c <__NVIC_DisableIRQ+0x44>)
 8002472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002476:	095b      	lsrs	r3, r3, #5
 8002478:	2001      	movs	r0, #1
 800247a:	fa00 f202 	lsl.w	r2, r0, r2
 800247e:	3320      	adds	r3, #32
 8002480:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002484:	f3bf 8f4f 	dsb	sy
}
 8002488:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800248a:	f3bf 8f6f 	isb	sy
}
 800248e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	e000e100 	.word	0xe000e100

080024a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	6039      	str	r1, [r7, #0]
 80024aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	db0a      	blt.n	80024ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	490c      	ldr	r1, [pc, #48]	@ (80024ec <__NVIC_SetPriority+0x4c>)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	0112      	lsls	r2, r2, #4
 80024c0:	b2d2      	uxtb	r2, r2
 80024c2:	440b      	add	r3, r1
 80024c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024c8:	e00a      	b.n	80024e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	b2da      	uxtb	r2, r3
 80024ce:	4908      	ldr	r1, [pc, #32]	@ (80024f0 <__NVIC_SetPriority+0x50>)
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	f003 030f 	and.w	r3, r3, #15
 80024d6:	3b04      	subs	r3, #4
 80024d8:	0112      	lsls	r2, r2, #4
 80024da:	b2d2      	uxtb	r2, r2
 80024dc:	440b      	add	r3, r1
 80024de:	761a      	strb	r2, [r3, #24]
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	e000e100 	.word	0xe000e100
 80024f0:	e000ed00 	.word	0xe000ed00

080024f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b089      	sub	sp, #36	@ 0x24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	f1c3 0307 	rsb	r3, r3, #7
 800250e:	2b04      	cmp	r3, #4
 8002510:	bf28      	it	cs
 8002512:	2304      	movcs	r3, #4
 8002514:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	3304      	adds	r3, #4
 800251a:	2b06      	cmp	r3, #6
 800251c:	d902      	bls.n	8002524 <NVIC_EncodePriority+0x30>
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	3b03      	subs	r3, #3
 8002522:	e000      	b.n	8002526 <NVIC_EncodePriority+0x32>
 8002524:	2300      	movs	r3, #0
 8002526:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002528:	f04f 32ff 	mov.w	r2, #4294967295
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	fa02 f303 	lsl.w	r3, r2, r3
 8002532:	43da      	mvns	r2, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	401a      	ands	r2, r3
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800253c:	f04f 31ff 	mov.w	r1, #4294967295
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	fa01 f303 	lsl.w	r3, r1, r3
 8002546:	43d9      	mvns	r1, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800254c:	4313      	orrs	r3, r2
         );
}
 800254e:	4618      	mov	r0, r3
 8002550:	3724      	adds	r7, #36	@ 0x24
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
	...

0800255c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3b01      	subs	r3, #1
 8002568:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800256c:	d301      	bcc.n	8002572 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800256e:	2301      	movs	r3, #1
 8002570:	e00f      	b.n	8002592 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002572:	4a0a      	ldr	r2, [pc, #40]	@ (800259c <SysTick_Config+0x40>)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3b01      	subs	r3, #1
 8002578:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800257a:	210f      	movs	r1, #15
 800257c:	f04f 30ff 	mov.w	r0, #4294967295
 8002580:	f7ff ff8e 	bl	80024a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002584:	4b05      	ldr	r3, [pc, #20]	@ (800259c <SysTick_Config+0x40>)
 8002586:	2200      	movs	r2, #0
 8002588:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800258a:	4b04      	ldr	r3, [pc, #16]	@ (800259c <SysTick_Config+0x40>)
 800258c:	2207      	movs	r2, #7
 800258e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	e000e010 	.word	0xe000e010

080025a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f7ff ff05 	bl	80023b8 <__NVIC_SetPriorityGrouping>
}
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b086      	sub	sp, #24
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	4603      	mov	r3, r0
 80025be:	60b9      	str	r1, [r7, #8]
 80025c0:	607a      	str	r2, [r7, #4]
 80025c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80025c4:	f7ff ff1c 	bl	8002400 <__NVIC_GetPriorityGrouping>
 80025c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	68b9      	ldr	r1, [r7, #8]
 80025ce:	6978      	ldr	r0, [r7, #20]
 80025d0:	f7ff ff90 	bl	80024f4 <NVIC_EncodePriority>
 80025d4:	4602      	mov	r2, r0
 80025d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025da:	4611      	mov	r1, r2
 80025dc:	4618      	mov	r0, r3
 80025de:	f7ff ff5f 	bl	80024a0 <__NVIC_SetPriority>
}
 80025e2:	bf00      	nop
 80025e4:	3718      	adds	r7, #24
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b082      	sub	sp, #8
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	4603      	mov	r3, r0
 80025f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ff0f 	bl	800241c <__NVIC_EnableIRQ>
}
 80025fe:	bf00      	nop
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	4603      	mov	r3, r0
 800260e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff ff1f 	bl	8002458 <__NVIC_DisableIRQ>
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b082      	sub	sp, #8
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7ff ff96 	bl	800255c <SysTick_Config>
 8002630:	4603      	mov	r3, r0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
	...

0800263c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e054      	b.n	80026f8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	7f5b      	ldrb	r3, [r3, #29]
 8002652:	b2db      	uxtb	r3, r3
 8002654:	2b00      	cmp	r3, #0
 8002656:	d105      	bne.n	8002664 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff f8ca 	bl	80017f8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2202      	movs	r2, #2
 8002668:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	791b      	ldrb	r3, [r3, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10c      	bne.n	800268c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a22      	ldr	r2, [pc, #136]	@ (8002700 <HAL_CRC_Init+0xc4>)
 8002678:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 0218 	bic.w	r2, r2, #24
 8002688:	609a      	str	r2, [r3, #8]
 800268a:	e00c      	b.n	80026a6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6899      	ldr	r1, [r3, #8]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	461a      	mov	r2, r3
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f000 f94a 	bl	8002930 <HAL_CRCEx_Polynomial_Set>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e028      	b.n	80026f8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	795b      	ldrb	r3, [r3, #5]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d105      	bne.n	80026ba <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f04f 32ff 	mov.w	r2, #4294967295
 80026b6:	611a      	str	r2, [r3, #16]
 80026b8:	e004      	b.n	80026c4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6912      	ldr	r2, [r2, #16]
 80026c2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	695a      	ldr	r2, [r3, #20]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	430a      	orrs	r2, r1
 80026d8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	699a      	ldr	r2, [r3, #24]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	430a      	orrs	r2, r1
 80026ee:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	04c11db7 	.word	0x04c11db7

08002704 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b086      	sub	sp, #24
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8002710:	2300      	movs	r3, #0
 8002712:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2202      	movs	r2, #2
 8002718:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f042 0201 	orr.w	r2, r2, #1
 8002728:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	2b03      	cmp	r3, #3
 8002730:	d006      	beq.n	8002740 <HAL_CRC_Calculate+0x3c>
 8002732:	2b03      	cmp	r3, #3
 8002734:	d829      	bhi.n	800278a <HAL_CRC_Calculate+0x86>
 8002736:	2b01      	cmp	r3, #1
 8002738:	d019      	beq.n	800276e <HAL_CRC_Calculate+0x6a>
 800273a:	2b02      	cmp	r3, #2
 800273c:	d01e      	beq.n	800277c <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800273e:	e024      	b.n	800278a <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]
 8002744:	e00a      	b.n	800275c <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	68ba      	ldr	r2, [r7, #8]
 800274c:	441a      	add	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	3301      	adds	r3, #1
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	697a      	ldr	r2, [r7, #20]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	429a      	cmp	r2, r3
 8002762:	d3f0      	bcc.n	8002746 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	613b      	str	r3, [r7, #16]
      break;
 800276c:	e00e      	b.n	800278c <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	68b9      	ldr	r1, [r7, #8]
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f000 f812 	bl	800279c <CRC_Handle_8>
 8002778:	6138      	str	r0, [r7, #16]
      break;
 800277a:	e007      	b.n	800278c <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	68b9      	ldr	r1, [r7, #8]
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f000 f89b 	bl	80028bc <CRC_Handle_16>
 8002786:	6138      	str	r0, [r7, #16]
      break;
 8002788:	e000      	b.n	800278c <HAL_CRC_Calculate+0x88>
      break;
 800278a:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2201      	movs	r2, #1
 8002790:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8002792:	693b      	ldr	r3, [r7, #16]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800279c:	b480      	push	{r7}
 800279e:	b089      	sub	sp, #36	@ 0x24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80027a8:	2300      	movs	r3, #0
 80027aa:	61fb      	str	r3, [r7, #28]
 80027ac:	e023      	b.n	80027f6 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	4413      	add	r3, r2
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	3301      	adds	r3, #1
 80027c0:	68b9      	ldr	r1, [r7, #8]
 80027c2:	440b      	add	r3, r1
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80027c8:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	3302      	adds	r3, #2
 80027d0:	68b9      	ldr	r1, [r7, #8]
 80027d2:	440b      	add	r3, r1
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80027d8:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	3303      	adds	r3, #3
 80027e0:	68b9      	ldr	r1, [r7, #8]
 80027e2:	440b      	add	r3, r1
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80027ec:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80027ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	3301      	adds	r3, #1
 80027f4:	61fb      	str	r3, [r7, #28]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	089b      	lsrs	r3, r3, #2
 80027fa:	69fa      	ldr	r2, [r7, #28]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d3d6      	bcc.n	80027ae <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d04f      	beq.n	80028aa <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	2b01      	cmp	r3, #1
 8002812:	d107      	bne.n	8002824 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	68ba      	ldr	r2, [r7, #8]
 800281a:	4413      	add	r3, r2
 800281c:	68fa      	ldr	r2, [r7, #12]
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f003 0303 	and.w	r3, r3, #3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d117      	bne.n	800285e <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	4413      	add	r3, r2
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	b21b      	sxth	r3, r3
 800283a:	021b      	lsls	r3, r3, #8
 800283c:	b21a      	sxth	r2, r3
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	3301      	adds	r3, #1
 8002844:	68b9      	ldr	r1, [r7, #8]
 8002846:	440b      	add	r3, r1
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	b21b      	sxth	r3, r3
 800284c:	4313      	orrs	r3, r2
 800284e:	b21b      	sxth	r3, r3
 8002850:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	8b7a      	ldrh	r2, [r7, #26]
 800285c:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f003 0303 	and.w	r3, r3, #3
 8002864:	2b03      	cmp	r3, #3
 8002866:	d120      	bne.n	80028aa <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	4413      	add	r3, r2
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	b21b      	sxth	r3, r3
 8002874:	021b      	lsls	r3, r3, #8
 8002876:	b21a      	sxth	r2, r3
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	3301      	adds	r3, #1
 800287e:	68b9      	ldr	r1, [r7, #8]
 8002880:	440b      	add	r3, r1
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	b21b      	sxth	r3, r3
 8002886:	4313      	orrs	r3, r2
 8002888:	b21b      	sxth	r3, r3
 800288a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	8b7a      	ldrh	r2, [r7, #26]
 8002896:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	3302      	adds	r3, #2
 800289e:	68ba      	ldr	r2, [r7, #8]
 80028a0:	4413      	add	r3, r2
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3724      	adds	r7, #36	@ 0x24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80028bc:	b480      	push	{r7}
 80028be:	b087      	sub	sp, #28
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 80028c8:	2300      	movs	r3, #0
 80028ca:	617b      	str	r3, [r7, #20]
 80028cc:	e013      	b.n	80028f6 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	68ba      	ldr	r2, [r7, #8]
 80028d4:	4413      	add	r3, r2
 80028d6:	881b      	ldrh	r3, [r3, #0]
 80028d8:	041a      	lsls	r2, r3, #16
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	3302      	adds	r3, #2
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	440b      	add	r3, r1
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	4619      	mov	r1, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	430a      	orrs	r2, r1
 80028ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	3301      	adds	r3, #1
 80028f4:	617b      	str	r3, [r7, #20]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	085b      	lsrs	r3, r3, #1
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d3e6      	bcc.n	80028ce <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	d009      	beq.n	800291e <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	68ba      	ldr	r2, [r7, #8]
 8002916:	4413      	add	r3, r2
 8002918:	881a      	ldrh	r2, [r3, #0]
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
}
 8002924:	4618      	mov	r0, r3
 8002926:	371c      	adds	r7, #28
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002930:	b480      	push	{r7}
 8002932:	b087      	sub	sp, #28
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800293c:	2300      	movs	r3, #0
 800293e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002940:	231f      	movs	r3, #31
 8002942:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b00      	cmp	r3, #0
 800294c:	d102      	bne.n	8002954 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	75fb      	strb	r3, [r7, #23]
 8002952:	e063      	b.n	8002a1c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002954:	bf00      	nop
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1e5a      	subs	r2, r3, #1
 800295a:	613a      	str	r2, [r7, #16]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d009      	beq.n	8002974 <HAL_CRCEx_Polynomial_Set+0x44>
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	f003 031f 	and.w	r3, r3, #31
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	fa22 f303 	lsr.w	r3, r2, r3
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b00      	cmp	r3, #0
 8002972:	d0f0      	beq.n	8002956 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2b18      	cmp	r3, #24
 8002978:	d846      	bhi.n	8002a08 <HAL_CRCEx_Polynomial_Set+0xd8>
 800297a:	a201      	add	r2, pc, #4	@ (adr r2, 8002980 <HAL_CRCEx_Polynomial_Set+0x50>)
 800297c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002980:	08002a0f 	.word	0x08002a0f
 8002984:	08002a09 	.word	0x08002a09
 8002988:	08002a09 	.word	0x08002a09
 800298c:	08002a09 	.word	0x08002a09
 8002990:	08002a09 	.word	0x08002a09
 8002994:	08002a09 	.word	0x08002a09
 8002998:	08002a09 	.word	0x08002a09
 800299c:	08002a09 	.word	0x08002a09
 80029a0:	080029fd 	.word	0x080029fd
 80029a4:	08002a09 	.word	0x08002a09
 80029a8:	08002a09 	.word	0x08002a09
 80029ac:	08002a09 	.word	0x08002a09
 80029b0:	08002a09 	.word	0x08002a09
 80029b4:	08002a09 	.word	0x08002a09
 80029b8:	08002a09 	.word	0x08002a09
 80029bc:	08002a09 	.word	0x08002a09
 80029c0:	080029f1 	.word	0x080029f1
 80029c4:	08002a09 	.word	0x08002a09
 80029c8:	08002a09 	.word	0x08002a09
 80029cc:	08002a09 	.word	0x08002a09
 80029d0:	08002a09 	.word	0x08002a09
 80029d4:	08002a09 	.word	0x08002a09
 80029d8:	08002a09 	.word	0x08002a09
 80029dc:	08002a09 	.word	0x08002a09
 80029e0:	080029e5 	.word	0x080029e5
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	2b06      	cmp	r3, #6
 80029e8:	d913      	bls.n	8002a12 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80029ee:	e010      	b.n	8002a12 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	2b07      	cmp	r3, #7
 80029f4:	d90f      	bls.n	8002a16 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80029fa:	e00c      	b.n	8002a16 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	2b0f      	cmp	r3, #15
 8002a00:	d90b      	bls.n	8002a1a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002a06:	e008      	b.n	8002a1a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	75fb      	strb	r3, [r7, #23]
        break;
 8002a0c:	e006      	b.n	8002a1c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002a0e:	bf00      	nop
 8002a10:	e004      	b.n	8002a1c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002a12:	bf00      	nop
 8002a14:	e002      	b.n	8002a1c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002a16:	bf00      	nop
 8002a18:	e000      	b.n	8002a1c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002a1a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002a1c:	7dfb      	ldrb	r3, [r7, #23]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10d      	bne.n	8002a3e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68ba      	ldr	r2, [r7, #8]
 8002a28:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f023 0118 	bic.w	r1, r3, #24
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	371c      	adds	r7, #28
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e08d      	b.n	8002b7a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	461a      	mov	r2, r3
 8002a64:	4b47      	ldr	r3, [pc, #284]	@ (8002b84 <HAL_DMA_Init+0x138>)
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d80f      	bhi.n	8002a8a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	4b45      	ldr	r3, [pc, #276]	@ (8002b88 <HAL_DMA_Init+0x13c>)
 8002a72:	4413      	add	r3, r2
 8002a74:	4a45      	ldr	r2, [pc, #276]	@ (8002b8c <HAL_DMA_Init+0x140>)
 8002a76:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7a:	091b      	lsrs	r3, r3, #4
 8002a7c:	009a      	lsls	r2, r3, #2
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a42      	ldr	r2, [pc, #264]	@ (8002b90 <HAL_DMA_Init+0x144>)
 8002a86:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a88:	e00e      	b.n	8002aa8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	4b40      	ldr	r3, [pc, #256]	@ (8002b94 <HAL_DMA_Init+0x148>)
 8002a92:	4413      	add	r3, r2
 8002a94:	4a3d      	ldr	r2, [pc, #244]	@ (8002b8c <HAL_DMA_Init+0x140>)
 8002a96:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9a:	091b      	lsrs	r3, r3, #4
 8002a9c:	009a      	lsls	r2, r3, #2
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a3c      	ldr	r2, [pc, #240]	@ (8002b98 <HAL_DMA_Init+0x14c>)
 8002aa6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2202      	movs	r2, #2
 8002aac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002abe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ac2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002acc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ad8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ae4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68fa      	ldr	r2, [r7, #12]
 8002af8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 fb1a 	bl	8003134 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b08:	d102      	bne.n	8002b10 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685a      	ldr	r2, [r3, #4]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b18:	b2d2      	uxtb	r2, r2
 8002b1a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b24:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d010      	beq.n	8002b50 <HAL_DMA_Init+0x104>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d80c      	bhi.n	8002b50 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 fb3a 	bl	80031b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002b4c:	605a      	str	r2, [r3, #4]
 8002b4e:	e008      	b.n	8002b62 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	40020407 	.word	0x40020407
 8002b88:	bffdfff8 	.word	0xbffdfff8
 8002b8c:	cccccccd 	.word	0xcccccccd
 8002b90:	40020000 	.word	0x40020000
 8002b94:	bffdfbf8 	.word	0xbffdfbf8
 8002b98:	40020400 	.word	0x40020400

08002b9c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e07b      	b.n	8002ca6 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0201 	bic.w	r2, r2, #1
 8002bbc:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	4b3a      	ldr	r3, [pc, #232]	@ (8002cb0 <HAL_DMA_DeInit+0x114>)
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d80f      	bhi.n	8002bea <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	461a      	mov	r2, r3
 8002bd0:	4b38      	ldr	r3, [pc, #224]	@ (8002cb4 <HAL_DMA_DeInit+0x118>)
 8002bd2:	4413      	add	r3, r2
 8002bd4:	4a38      	ldr	r2, [pc, #224]	@ (8002cb8 <HAL_DMA_DeInit+0x11c>)
 8002bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bda:	091b      	lsrs	r3, r3, #4
 8002bdc:	009a      	lsls	r2, r3, #2
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a35      	ldr	r2, [pc, #212]	@ (8002cbc <HAL_DMA_DeInit+0x120>)
 8002be6:	641a      	str	r2, [r3, #64]	@ 0x40
 8002be8:	e00e      	b.n	8002c08 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	4b33      	ldr	r3, [pc, #204]	@ (8002cc0 <HAL_DMA_DeInit+0x124>)
 8002bf2:	4413      	add	r3, r2
 8002bf4:	4a30      	ldr	r2, [pc, #192]	@ (8002cb8 <HAL_DMA_DeInit+0x11c>)
 8002bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfa:	091b      	lsrs	r3, r3, #4
 8002bfc:	009a      	lsls	r2, r3, #2
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a2f      	ldr	r2, [pc, #188]	@ (8002cc4 <HAL_DMA_DeInit+0x128>)
 8002c06:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c14:	f003 021f 	and.w	r2, r3, #31
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c22:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 fa85 	bl	8003134 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c3a:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00f      	beq.n	8002c64 <HAL_DMA_DeInit+0xc8>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2b04      	cmp	r3, #4
 8002c4a:	d80b      	bhi.n	8002c64 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 faaf 	bl	80031b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c56:	2200      	movs	r2, #0
 8002c58:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002c62:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40020407 	.word	0x40020407
 8002cb4:	bffdfff8 	.word	0xbffdfff8
 8002cb8:	cccccccd 	.word	0xcccccccd
 8002cbc:	40020000 	.word	0x40020000
 8002cc0:	bffdfbf8 	.word	0xbffdfbf8
 8002cc4:	40020400 	.word	0x40020400

08002cc8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
 8002cd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <HAL_DMA_Start_IT+0x20>
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	e066      	b.n	8002db6 <HAL_DMA_Start_IT+0xee>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d155      	bne.n	8002da8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2202      	movs	r2, #2
 8002d00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f022 0201 	bic.w	r2, r2, #1
 8002d18:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	68b9      	ldr	r1, [r7, #8]
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f000 f9c9 	bl	80030b8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d008      	beq.n	8002d40 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f042 020e 	orr.w	r2, r2, #14
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	e00f      	b.n	8002d60 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f022 0204 	bic.w	r2, r2, #4
 8002d4e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f042 020a 	orr.w	r2, r2, #10
 8002d5e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d007      	beq.n	8002d7e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d7c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d007      	beq.n	8002d96 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d94:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f042 0201 	orr.w	r2, r2, #1
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	e005      	b.n	8002db4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002db0:	2302      	movs	r3, #2
 8002db2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002db4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3718      	adds	r7, #24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b085      	sub	sp, #20
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d005      	beq.n	8002de2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2204      	movs	r2, #4
 8002dda:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	73fb      	strb	r3, [r7, #15]
 8002de0:	e037      	b.n	8002e52 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 020e 	bic.w	r2, r2, #14
 8002df0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e00:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f022 0201 	bic.w	r2, r2, #1
 8002e10:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e16:	f003 021f 	and.w	r2, r3, #31
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1e:	2101      	movs	r1, #1
 8002e20:	fa01 f202 	lsl.w	r2, r1, r2
 8002e24:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e2e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00c      	beq.n	8002e52 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e46:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002e50:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d00d      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2204      	movs	r2, #4
 8002e8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	73fb      	strb	r3, [r7, #15]
 8002ea2:	e047      	b.n	8002f34 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f022 020e 	bic.w	r2, r2, #14
 8002eb2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f022 0201 	bic.w	r2, r2, #1
 8002ec2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ece:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ed2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed8:	f003 021f 	and.w	r2, r3, #31
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ef0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00c      	beq.n	8002f14 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f08:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002f12:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d003      	beq.n	8002f34 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	4798      	blx	r3
    }
  }
  return status;
 8002f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b084      	sub	sp, #16
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f5a:	f003 031f 	and.w	r3, r3, #31
 8002f5e:	2204      	movs	r2, #4
 8002f60:	409a      	lsls	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	4013      	ands	r3, r2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d026      	beq.n	8002fb8 <HAL_DMA_IRQHandler+0x7a>
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d021      	beq.n	8002fb8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0320 	and.w	r3, r3, #32
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d107      	bne.n	8002f92 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f022 0204 	bic.w	r2, r2, #4
 8002f90:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f96:	f003 021f 	and.w	r2, r3, #31
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9e:	2104      	movs	r1, #4
 8002fa0:	fa01 f202 	lsl.w	r2, r1, r2
 8002fa4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d071      	beq.n	8003092 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002fb6:	e06c      	b.n	8003092 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fbc:	f003 031f 	and.w	r3, r3, #31
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	409a      	lsls	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d02e      	beq.n	800302a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d029      	beq.n	800302a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0320 	and.w	r3, r3, #32
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d10b      	bne.n	8002ffc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 020a 	bic.w	r2, r2, #10
 8002ff2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003000:	f003 021f 	and.w	r2, r3, #31
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003008:	2102      	movs	r1, #2
 800300a:	fa01 f202 	lsl.w	r2, r1, r2
 800300e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301c:	2b00      	cmp	r3, #0
 800301e:	d038      	beq.n	8003092 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003028:	e033      	b.n	8003092 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302e:	f003 031f 	and.w	r3, r3, #31
 8003032:	2208      	movs	r2, #8
 8003034:	409a      	lsls	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	4013      	ands	r3, r2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d02a      	beq.n	8003094 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	f003 0308 	and.w	r3, r3, #8
 8003044:	2b00      	cmp	r3, #0
 8003046:	d025      	beq.n	8003094 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 020e 	bic.w	r2, r2, #14
 8003056:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305c:	f003 021f 	and.w	r2, r3, #31
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003064:	2101      	movs	r1, #1
 8003066:	fa01 f202 	lsl.w	r2, r1, r2
 800306a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003086:	2b00      	cmp	r3, #0
 8003088:	d004      	beq.n	8003094 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003092:	bf00      	nop
 8003094:	bf00      	nop
}
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80030aa:	b2db      	uxtb	r3, r3
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
 80030c4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80030ce:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d004      	beq.n	80030e2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80030e0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e6:	f003 021f 	and.w	r2, r3, #31
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ee:	2101      	movs	r1, #1
 80030f0:	fa01 f202 	lsl.w	r2, r1, r2
 80030f4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	2b10      	cmp	r3, #16
 8003104:	d108      	bne.n	8003118 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003116:	e007      	b.n	8003128 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	60da      	str	r2, [r3, #12]
}
 8003128:	bf00      	nop
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003134:	b480      	push	{r7}
 8003136:	b087      	sub	sp, #28
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	461a      	mov	r2, r3
 8003142:	4b16      	ldr	r3, [pc, #88]	@ (800319c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003144:	429a      	cmp	r2, r3
 8003146:	d802      	bhi.n	800314e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003148:	4b15      	ldr	r3, [pc, #84]	@ (80031a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800314a:	617b      	str	r3, [r7, #20]
 800314c:	e001      	b.n	8003152 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800314e:	4b15      	ldr	r3, [pc, #84]	@ (80031a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003150:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	b2db      	uxtb	r3, r3
 800315c:	3b08      	subs	r3, #8
 800315e:	4a12      	ldr	r2, [pc, #72]	@ (80031a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003160:	fba2 2303 	umull	r2, r3, r2, r3
 8003164:	091b      	lsrs	r3, r3, #4
 8003166:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800316c:	089b      	lsrs	r3, r3, #2
 800316e:	009a      	lsls	r2, r3, #2
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	4413      	add	r3, r2
 8003174:	461a      	mov	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a0b      	ldr	r2, [pc, #44]	@ (80031ac <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800317e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f003 031f 	and.w	r3, r3, #31
 8003186:	2201      	movs	r2, #1
 8003188:	409a      	lsls	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800318e:	bf00      	nop
 8003190:	371c      	adds	r7, #28
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40020407 	.word	0x40020407
 80031a0:	40020800 	.word	0x40020800
 80031a4:	40020820 	.word	0x40020820
 80031a8:	cccccccd 	.word	0xcccccccd
 80031ac:	40020880 	.word	0x40020880

080031b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80031c0:	68fa      	ldr	r2, [r7, #12]
 80031c2:	4b0b      	ldr	r3, [pc, #44]	@ (80031f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80031c4:	4413      	add	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	461a      	mov	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a08      	ldr	r2, [pc, #32]	@ (80031f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80031d2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	3b01      	subs	r3, #1
 80031d8:	f003 031f 	and.w	r3, r3, #31
 80031dc:	2201      	movs	r2, #1
 80031de:	409a      	lsls	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	1000823f 	.word	0x1000823f
 80031f4:	40020940 	.word	0x40020940

080031f8 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA channel.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b01      	cmp	r3, #1
 800320c:	d12b      	bne.n	8003266 <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003214:	2b01      	cmp	r3, #1
 8003216:	d101      	bne.n	800321c <HAL_DMAEx_ConfigMuxSync+0x24>
 8003218:	2302      	movs	r3, #2
 800321a:	e025      	b.n	8003268 <HAL_DMAEx_ConfigMuxSync+0x70>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	b2d9      	uxtb	r1, r3
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	061a      	lsls	r2, r3, #24
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	3b01      	subs	r3, #1
 8003238:	04db      	lsls	r3, r3, #19
 800323a:	431a      	orrs	r2, r3
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	431a      	orrs	r2, r3
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	7a1b      	ldrb	r3, [r3, #8]
 8003246:	041b      	lsls	r3, r3, #16
 8003248:	431a      	orrs	r2, r3
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	7a5b      	ldrb	r3, [r3, #9]
 800324e:	025b      	lsls	r3, r3, #9
 8003250:	431a      	orrs	r2, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003256:	430a      	orrs	r2, r1
 8003258:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_OK;
 8003262:	2300      	movs	r3, #0
 8003264:	e000      	b.n	8003268 <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
  }
}
 8003268:	4618      	mov	r0, r3
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003286:	4013      	ands	r3, r2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d01a      	beq.n	80032c2 <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003296:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800329a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80032a4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032aa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    if (hdma->XferErrorCallback != NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d003      	beq.n	80032c2 <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d022      	beq.n	8003310 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032d4:	4013      	ands	r3, r2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d01a      	beq.n	8003310 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032e8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80032f2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032f8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	63da      	str	r2, [r3, #60]	@ 0x3c

      if (hdma->XferErrorCallback != NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	4798      	blx	r3
      }
    }
  }
}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003318:	b480      	push	{r7}
 800331a:	b087      	sub	sp, #28
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003322:	2300      	movs	r3, #0
 8003324:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003326:	e15a      	b.n	80035de <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	2101      	movs	r1, #1
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	fa01 f303 	lsl.w	r3, r1, r3
 8003334:	4013      	ands	r3, r2
 8003336:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2b00      	cmp	r3, #0
 800333c:	f000 814c 	beq.w	80035d8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f003 0303 	and.w	r3, r3, #3
 8003348:	2b01      	cmp	r3, #1
 800334a:	d005      	beq.n	8003358 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003354:	2b02      	cmp	r3, #2
 8003356:	d130      	bne.n	80033ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	2203      	movs	r2, #3
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	43db      	mvns	r3, r3
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4013      	ands	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	68da      	ldr	r2, [r3, #12]
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	fa02 f303 	lsl.w	r3, r2, r3
 800337c:	693a      	ldr	r2, [r7, #16]
 800337e:	4313      	orrs	r3, r2
 8003380:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	693a      	ldr	r2, [r7, #16]
 8003386:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800338e:	2201      	movs	r2, #1
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	43db      	mvns	r3, r3
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	4013      	ands	r3, r2
 800339c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	091b      	lsrs	r3, r3, #4
 80033a4:	f003 0201 	and.w	r2, r3, #1
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	fa02 f303 	lsl.w	r3, r2, r3
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f003 0303 	and.w	r3, r3, #3
 80033c2:	2b03      	cmp	r3, #3
 80033c4:	d017      	beq.n	80033f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	2203      	movs	r2, #3
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43db      	mvns	r3, r3
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	4013      	ands	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	693a      	ldr	r2, [r7, #16]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f003 0303 	and.w	r3, r3, #3
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d123      	bne.n	800344a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	08da      	lsrs	r2, r3, #3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	3208      	adds	r2, #8
 800340a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800340e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	220f      	movs	r2, #15
 800341a:	fa02 f303 	lsl.w	r3, r2, r3
 800341e:	43db      	mvns	r3, r3
 8003420:	693a      	ldr	r2, [r7, #16]
 8003422:	4013      	ands	r3, r2
 8003424:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	691a      	ldr	r2, [r3, #16]
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	f003 0307 	and.w	r3, r3, #7
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	4313      	orrs	r3, r2
 800343a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	08da      	lsrs	r2, r3, #3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	3208      	adds	r2, #8
 8003444:	6939      	ldr	r1, [r7, #16]
 8003446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	2203      	movs	r2, #3
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	43db      	mvns	r3, r3
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	4013      	ands	r3, r2
 8003460:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f003 0203 	and.w	r2, r3, #3
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	4313      	orrs	r3, r2
 8003476:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003486:	2b00      	cmp	r3, #0
 8003488:	f000 80a6 	beq.w	80035d8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800348c:	4b5b      	ldr	r3, [pc, #364]	@ (80035fc <HAL_GPIO_Init+0x2e4>)
 800348e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003490:	4a5a      	ldr	r2, [pc, #360]	@ (80035fc <HAL_GPIO_Init+0x2e4>)
 8003492:	f043 0301 	orr.w	r3, r3, #1
 8003496:	6613      	str	r3, [r2, #96]	@ 0x60
 8003498:	4b58      	ldr	r3, [pc, #352]	@ (80035fc <HAL_GPIO_Init+0x2e4>)
 800349a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	60bb      	str	r3, [r7, #8]
 80034a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034a4:	4a56      	ldr	r2, [pc, #344]	@ (8003600 <HAL_GPIO_Init+0x2e8>)
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	089b      	lsrs	r3, r3, #2
 80034aa:	3302      	adds	r3, #2
 80034ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f003 0303 	and.w	r3, r3, #3
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	220f      	movs	r2, #15
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	43db      	mvns	r3, r3
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	4013      	ands	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80034ce:	d01f      	beq.n	8003510 <HAL_GPIO_Init+0x1f8>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a4c      	ldr	r2, [pc, #304]	@ (8003604 <HAL_GPIO_Init+0x2ec>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d019      	beq.n	800350c <HAL_GPIO_Init+0x1f4>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a4b      	ldr	r2, [pc, #300]	@ (8003608 <HAL_GPIO_Init+0x2f0>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d013      	beq.n	8003508 <HAL_GPIO_Init+0x1f0>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a4a      	ldr	r2, [pc, #296]	@ (800360c <HAL_GPIO_Init+0x2f4>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d00d      	beq.n	8003504 <HAL_GPIO_Init+0x1ec>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a49      	ldr	r2, [pc, #292]	@ (8003610 <HAL_GPIO_Init+0x2f8>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d007      	beq.n	8003500 <HAL_GPIO_Init+0x1e8>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a48      	ldr	r2, [pc, #288]	@ (8003614 <HAL_GPIO_Init+0x2fc>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d101      	bne.n	80034fc <HAL_GPIO_Init+0x1e4>
 80034f8:	2305      	movs	r3, #5
 80034fa:	e00a      	b.n	8003512 <HAL_GPIO_Init+0x1fa>
 80034fc:	2306      	movs	r3, #6
 80034fe:	e008      	b.n	8003512 <HAL_GPIO_Init+0x1fa>
 8003500:	2304      	movs	r3, #4
 8003502:	e006      	b.n	8003512 <HAL_GPIO_Init+0x1fa>
 8003504:	2303      	movs	r3, #3
 8003506:	e004      	b.n	8003512 <HAL_GPIO_Init+0x1fa>
 8003508:	2302      	movs	r3, #2
 800350a:	e002      	b.n	8003512 <HAL_GPIO_Init+0x1fa>
 800350c:	2301      	movs	r3, #1
 800350e:	e000      	b.n	8003512 <HAL_GPIO_Init+0x1fa>
 8003510:	2300      	movs	r3, #0
 8003512:	697a      	ldr	r2, [r7, #20]
 8003514:	f002 0203 	and.w	r2, r2, #3
 8003518:	0092      	lsls	r2, r2, #2
 800351a:	4093      	lsls	r3, r2
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	4313      	orrs	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003522:	4937      	ldr	r1, [pc, #220]	@ (8003600 <HAL_GPIO_Init+0x2e8>)
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	089b      	lsrs	r3, r3, #2
 8003528:	3302      	adds	r3, #2
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003530:	4b39      	ldr	r3, [pc, #228]	@ (8003618 <HAL_GPIO_Init+0x300>)
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	43db      	mvns	r3, r3
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	4013      	ands	r3, r2
 800353e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4313      	orrs	r3, r2
 8003552:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003554:	4a30      	ldr	r2, [pc, #192]	@ (8003618 <HAL_GPIO_Init+0x300>)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800355a:	4b2f      	ldr	r3, [pc, #188]	@ (8003618 <HAL_GPIO_Init+0x300>)
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	43db      	mvns	r3, r3
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	4013      	ands	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	4313      	orrs	r3, r2
 800357c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800357e:	4a26      	ldr	r2, [pc, #152]	@ (8003618 <HAL_GPIO_Init+0x300>)
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003584:	4b24      	ldr	r3, [pc, #144]	@ (8003618 <HAL_GPIO_Init+0x300>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	43db      	mvns	r3, r3
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	4013      	ands	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d003      	beq.n	80035a8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80035a0:	693a      	ldr	r2, [r7, #16]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035a8:	4a1b      	ldr	r2, [pc, #108]	@ (8003618 <HAL_GPIO_Init+0x300>)
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80035ae:	4b1a      	ldr	r3, [pc, #104]	@ (8003618 <HAL_GPIO_Init+0x300>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	43db      	mvns	r3, r3
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	4013      	ands	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d003      	beq.n	80035d2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035d2:	4a11      	ldr	r2, [pc, #68]	@ (8003618 <HAL_GPIO_Init+0x300>)
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	3301      	adds	r3, #1
 80035dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	fa22 f303 	lsr.w	r3, r2, r3
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f47f ae9d 	bne.w	8003328 <HAL_GPIO_Init+0x10>
  }
}
 80035ee:	bf00      	nop
 80035f0:	bf00      	nop
 80035f2:	371c      	adds	r7, #28
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	40021000 	.word	0x40021000
 8003600:	40010000 	.word	0x40010000
 8003604:	48000400 	.word	0x48000400
 8003608:	48000800 	.word	0x48000800
 800360c:	48000c00 	.word	0x48000c00
 8003610:	48001000 	.word	0x48001000
 8003614:	48001400 	.word	0x48001400
 8003618:	40010400 	.word	0x40010400

0800361c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800361c:	b480      	push	{r7}
 800361e:	b087      	sub	sp, #28
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003626:	2300      	movs	r3, #0
 8003628:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800362a:	e0bd      	b.n	80037a8 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800362c:	2201      	movs	r2, #1
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	4013      	ands	r3, r2
 8003638:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 80b0 	beq.w	80037a2 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8003642:	4a60      	ldr	r2, [pc, #384]	@ (80037c4 <HAL_GPIO_DeInit+0x1a8>)
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	089b      	lsrs	r3, r3, #2
 8003648:	3302      	adds	r3, #2
 800364a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800364e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	f003 0303 	and.w	r3, r3, #3
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	220f      	movs	r2, #15
 800365a:	fa02 f303 	lsl.w	r3, r2, r3
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	4013      	ands	r3, r2
 8003662:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800366a:	d01f      	beq.n	80036ac <HAL_GPIO_DeInit+0x90>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	4a56      	ldr	r2, [pc, #344]	@ (80037c8 <HAL_GPIO_DeInit+0x1ac>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d019      	beq.n	80036a8 <HAL_GPIO_DeInit+0x8c>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4a55      	ldr	r2, [pc, #340]	@ (80037cc <HAL_GPIO_DeInit+0x1b0>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d013      	beq.n	80036a4 <HAL_GPIO_DeInit+0x88>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a54      	ldr	r2, [pc, #336]	@ (80037d0 <HAL_GPIO_DeInit+0x1b4>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d00d      	beq.n	80036a0 <HAL_GPIO_DeInit+0x84>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a53      	ldr	r2, [pc, #332]	@ (80037d4 <HAL_GPIO_DeInit+0x1b8>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d007      	beq.n	800369c <HAL_GPIO_DeInit+0x80>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a52      	ldr	r2, [pc, #328]	@ (80037d8 <HAL_GPIO_DeInit+0x1bc>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d101      	bne.n	8003698 <HAL_GPIO_DeInit+0x7c>
 8003694:	2305      	movs	r3, #5
 8003696:	e00a      	b.n	80036ae <HAL_GPIO_DeInit+0x92>
 8003698:	2306      	movs	r3, #6
 800369a:	e008      	b.n	80036ae <HAL_GPIO_DeInit+0x92>
 800369c:	2304      	movs	r3, #4
 800369e:	e006      	b.n	80036ae <HAL_GPIO_DeInit+0x92>
 80036a0:	2303      	movs	r3, #3
 80036a2:	e004      	b.n	80036ae <HAL_GPIO_DeInit+0x92>
 80036a4:	2302      	movs	r3, #2
 80036a6:	e002      	b.n	80036ae <HAL_GPIO_DeInit+0x92>
 80036a8:	2301      	movs	r3, #1
 80036aa:	e000      	b.n	80036ae <HAL_GPIO_DeInit+0x92>
 80036ac:	2300      	movs	r3, #0
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	f002 0203 	and.w	r2, r2, #3
 80036b4:	0092      	lsls	r2, r2, #2
 80036b6:	4093      	lsls	r3, r2
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d132      	bne.n	8003724 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80036be:	4b47      	ldr	r3, [pc, #284]	@ (80037dc <HAL_GPIO_DeInit+0x1c0>)
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	43db      	mvns	r3, r3
 80036c6:	4945      	ldr	r1, [pc, #276]	@ (80037dc <HAL_GPIO_DeInit+0x1c0>)
 80036c8:	4013      	ands	r3, r2
 80036ca:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80036cc:	4b43      	ldr	r3, [pc, #268]	@ (80037dc <HAL_GPIO_DeInit+0x1c0>)
 80036ce:	685a      	ldr	r2, [r3, #4]
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	43db      	mvns	r3, r3
 80036d4:	4941      	ldr	r1, [pc, #260]	@ (80037dc <HAL_GPIO_DeInit+0x1c0>)
 80036d6:	4013      	ands	r3, r2
 80036d8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80036da:	4b40      	ldr	r3, [pc, #256]	@ (80037dc <HAL_GPIO_DeInit+0x1c0>)
 80036dc:	68da      	ldr	r2, [r3, #12]
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	43db      	mvns	r3, r3
 80036e2:	493e      	ldr	r1, [pc, #248]	@ (80037dc <HAL_GPIO_DeInit+0x1c0>)
 80036e4:	4013      	ands	r3, r2
 80036e6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80036e8:	4b3c      	ldr	r3, [pc, #240]	@ (80037dc <HAL_GPIO_DeInit+0x1c0>)
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	43db      	mvns	r3, r3
 80036f0:	493a      	ldr	r1, [pc, #232]	@ (80037dc <HAL_GPIO_DeInit+0x1c0>)
 80036f2:	4013      	ands	r3, r2
 80036f4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	f003 0303 	and.w	r3, r3, #3
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	220f      	movs	r2, #15
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003706:	4a2f      	ldr	r2, [pc, #188]	@ (80037c4 <HAL_GPIO_DeInit+0x1a8>)
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	089b      	lsrs	r3, r3, #2
 800370c:	3302      	adds	r3, #2
 800370e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	43da      	mvns	r2, r3
 8003716:	482b      	ldr	r0, [pc, #172]	@ (80037c4 <HAL_GPIO_DeInit+0x1a8>)
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	089b      	lsrs	r3, r3, #2
 800371c:	400a      	ands	r2, r1
 800371e:	3302      	adds	r3, #2
 8003720:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	2103      	movs	r1, #3
 800372e:	fa01 f303 	lsl.w	r3, r1, r3
 8003732:	431a      	orrs	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	08da      	lsrs	r2, r3, #3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	3208      	adds	r2, #8
 8003740:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f003 0307 	and.w	r3, r3, #7
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	220f      	movs	r2, #15
 800374e:	fa02 f303 	lsl.w	r3, r2, r3
 8003752:	43db      	mvns	r3, r3
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	08d2      	lsrs	r2, r2, #3
 8003758:	4019      	ands	r1, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	3208      	adds	r2, #8
 800375e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	68da      	ldr	r2, [r3, #12]
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	2103      	movs	r1, #3
 800376c:	fa01 f303 	lsl.w	r3, r1, r3
 8003770:	43db      	mvns	r3, r3
 8003772:	401a      	ands	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	2101      	movs	r1, #1
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	fa01 f303 	lsl.w	r3, r1, r3
 8003784:	43db      	mvns	r3, r3
 8003786:	401a      	ands	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	2103      	movs	r1, #3
 8003796:	fa01 f303 	lsl.w	r3, r1, r3
 800379a:	43db      	mvns	r3, r3
 800379c:	401a      	ands	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	609a      	str	r2, [r3, #8]
    }

    position++;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	3301      	adds	r3, #1
 80037a6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	fa22 f303 	lsr.w	r3, r2, r3
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f47f af3b 	bne.w	800362c <HAL_GPIO_DeInit+0x10>
  }
}
 80037b6:	bf00      	nop
 80037b8:	bf00      	nop
 80037ba:	371c      	adds	r7, #28
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr
 80037c4:	40010000 	.word	0x40010000
 80037c8:	48000400 	.word	0x48000400
 80037cc:	48000800 	.word	0x48000800
 80037d0:	48000c00 	.word	0x48000c00
 80037d4:	48001000 	.word	0x48001000
 80037d8:	48001400 	.word	0x48001400
 80037dc:	40010400 	.word	0x40010400

080037e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	460b      	mov	r3, r1
 80037ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691a      	ldr	r2, [r3, #16]
 80037f0:	887b      	ldrh	r3, [r7, #2]
 80037f2:	4013      	ands	r3, r2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d002      	beq.n	80037fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037f8:	2301      	movs	r3, #1
 80037fa:	73fb      	strb	r3, [r7, #15]
 80037fc:	e001      	b.n	8003802 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037fe:	2300      	movs	r3, #0
 8003800:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003802:	7bfb      	ldrb	r3, [r7, #15]
}
 8003804:	4618      	mov	r0, r3
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	807b      	strh	r3, [r7, #2]
 800381c:	4613      	mov	r3, r2
 800381e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003820:	787b      	ldrb	r3, [r7, #1]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003826:	887a      	ldrh	r2, [r7, #2]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800382c:	e002      	b.n	8003834 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800382e:	887a      	ldrh	r2, [r7, #2]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003834:	bf00      	nop
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	460b      	mov	r3, r1
 800384a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	695b      	ldr	r3, [r3, #20]
 8003850:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003852:	887a      	ldrh	r2, [r7, #2]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	4013      	ands	r3, r2
 8003858:	041a      	lsls	r2, r3, #16
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	43d9      	mvns	r1, r3
 800385e:	887b      	ldrh	r3, [r7, #2]
 8003860:	400b      	ands	r3, r1
 8003862:	431a      	orrs	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	619a      	str	r2, [r3, #24]
}
 8003868:	bf00      	nop
 800386a:	3714      	adds	r7, #20
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e08d      	b.n	80039a2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d106      	bne.n	80038a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f7fd ffcc 	bl	8001838 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2224      	movs	r2, #36	@ 0x24
 80038a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f022 0201 	bic.w	r2, r2, #1
 80038b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685a      	ldr	r2, [r3, #4]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80038c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d107      	bne.n	80038ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	689a      	ldr	r2, [r3, #8]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038ea:	609a      	str	r2, [r3, #8]
 80038ec:	e006      	b.n	80038fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689a      	ldr	r2, [r3, #8]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80038fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	2b02      	cmp	r3, #2
 8003902:	d108      	bne.n	8003916 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003912:	605a      	str	r2, [r3, #4]
 8003914:	e007      	b.n	8003926 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	685a      	ldr	r2, [r3, #4]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003924:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003934:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003938:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68da      	ldr	r2, [r3, #12]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003948:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	691a      	ldr	r2, [r3, #16]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	430a      	orrs	r2, r1
 8003962:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	69d9      	ldr	r1, [r3, #28]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a1a      	ldr	r2, [r3, #32]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	430a      	orrs	r2, r1
 8003972:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f042 0201 	orr.w	r2, r2, #1
 8003982:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2220      	movs	r2, #32
 800398e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b082      	sub	sp, #8
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d101      	bne.n	80039bc <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e021      	b.n	8003a00 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2224      	movs	r2, #36	@ 0x24
 80039c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 0201 	bic.w	r2, r2, #1
 80039d2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f7fe f80f 	bl	80019f8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b08a      	sub	sp, #40	@ 0x28
 8003a0c:	af02      	add	r7, sp, #8
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	607a      	str	r2, [r7, #4]
 8003a12:	461a      	mov	r2, r3
 8003a14:	460b      	mov	r3, r1
 8003a16:	817b      	strh	r3, [r7, #10]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b20      	cmp	r3, #32
 8003a2a:	f040 80ef 	bne.w	8003c0c <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a3c:	d101      	bne.n	8003a42 <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8003a3e:	2302      	movs	r3, #2
 8003a40:	e0e5      	b.n	8003c0e <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d101      	bne.n	8003a50 <HAL_I2C_Master_Transmit_DMA+0x48>
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	e0de      	b.n	8003c0e <HAL_I2C_Master_Transmit_DMA+0x206>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2221      	movs	r2, #33	@ 0x21
 8003a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2210      	movs	r2, #16
 8003a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	893a      	ldrh	r2, [r7, #8]
 8003a78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	4a66      	ldr	r2, [pc, #408]	@ (8003c18 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8003a7e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	4a66      	ldr	r2, [pc, #408]	@ (8003c1c <HAL_I2C_Master_Transmit_DMA+0x214>)
 8003a84:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	2bff      	cmp	r3, #255	@ 0xff
 8003a8e:	d906      	bls.n	8003a9e <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	22ff      	movs	r2, #255	@ 0xff
 8003a94:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003a96:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a9a:	61fb      	str	r3, [r7, #28]
 8003a9c:	e007      	b.n	8003aae <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003aa8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003aac:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d01a      	beq.n	8003aec <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aba:	781a      	ldrb	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac6:	1c5a      	adds	r2, r3, #1
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad0:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae4:	3b01      	subs	r3, #1
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d074      	beq.n	8003bde <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d022      	beq.n	8003b42 <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b00:	4a47      	ldr	r2, [pc, #284]	@ (8003c20 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8003b02:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b08:	4a46      	ldr	r2, [pc, #280]	@ (8003c24 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8003b0a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b10:	2200      	movs	r2, #0
 8003b12:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b18:	2200      	movs	r2, #0
 8003b1a:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b24:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8003b2c:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8003b32:	f7ff f8c9 	bl	8002cc8 <HAL_DMA_Start_IT>
 8003b36:	4603      	mov	r3, r0
 8003b38:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003b3a:	7dfb      	ldrb	r3, [r7, #23]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d13a      	bne.n	8003bb6 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8003b40:	e013      	b.n	8003b6a <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2220      	movs	r2, #32
 8003b46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b56:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e051      	b.n	8003c0e <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	3301      	adds	r3, #1
 8003b72:	b2da      	uxtb	r2, r3
 8003b74:	8979      	ldrh	r1, [r7, #10]
 8003b76:	4b2c      	ldr	r3, [pc, #176]	@ (8003c28 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f001 fcf7 	bl	8005570 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003b9c:	2110      	movs	r1, #16
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f001 fd18 	bl	80055d4 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	e028      	b.n	8003c08 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bca:	f043 0210 	orr.w	r2, r3, #16
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e017      	b.n	8003c0e <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	4a12      	ldr	r2, [pc, #72]	@ (8003c2c <HAL_I2C_Master_Transmit_DMA+0x224>)
 8003be2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	8979      	ldrh	r1, [r7, #10]
 8003bea:	4b0f      	ldr	r3, [pc, #60]	@ (8003c28 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8003bec:	9300      	str	r3, [sp, #0]
 8003bee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f001 fcbc 	bl	8005570 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003c00:	2101      	movs	r1, #1
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	f001 fce6 	bl	80055d4 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	e000      	b.n	8003c0e <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8003c0c:	2302      	movs	r3, #2
  }
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3720      	adds	r7, #32
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	ffff0000 	.word	0xffff0000
 8003c1c:	0800440b 	.word	0x0800440b
 8003c20:	080053db 	.word	0x080053db
 8003c24:	08005507 	.word	0x08005507
 8003c28:	80002000 	.word	0x80002000
 8003c2c:	08003f9b 	.word	0x08003f9b

08003c30 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b088      	sub	sp, #32
 8003c34:	af02      	add	r7, sp, #8
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	607a      	str	r2, [r7, #4]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	817b      	strh	r3, [r7, #10]
 8003c40:	4613      	mov	r3, r2
 8003c42:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b20      	cmp	r3, #32
 8003c4e:	f040 80cd 	bne.w	8003dec <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c60:	d101      	bne.n	8003c66 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8003c62:	2302      	movs	r3, #2
 8003c64:	e0c3      	b.n	8003dee <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d101      	bne.n	8003c74 <HAL_I2C_Master_Receive_DMA+0x44>
 8003c70:	2302      	movs	r3, #2
 8003c72:	e0bc      	b.n	8003dee <HAL_I2C_Master_Receive_DMA+0x1be>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2222      	movs	r2, #34	@ 0x22
 8003c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2210      	movs	r2, #16
 8003c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	893a      	ldrh	r2, [r7, #8]
 8003c9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	4a55      	ldr	r2, [pc, #340]	@ (8003df8 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8003ca2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	4a55      	ldr	r2, [pc, #340]	@ (8003dfc <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8003ca8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	2bff      	cmp	r3, #255	@ 0xff
 8003cb2:	d906      	bls.n	8003cc2 <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	22ff      	movs	r2, #255	@ 0xff
 8003cb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003cba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cbe:	617b      	str	r3, [r7, #20]
 8003cc0:	e007      	b.n	8003cd2 <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc6:	b29a      	uxth	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003ccc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003cd0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d070      	beq.n	8003dbc <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d020      	beq.n	8003d24 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce6:	4a46      	ldr	r2, [pc, #280]	@ (8003e00 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8003ce8:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cee:	4a45      	ldr	r2, [pc, #276]	@ (8003e04 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8003cf0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cfe:	2200      	movs	r2, #0
 8003d00:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	3324      	adds	r3, #36	@ 0x24
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003d14:	f7fe ffd8 	bl	8002cc8 <HAL_DMA_Start_IT>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003d1c:	7cfb      	ldrb	r3, [r7, #19]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d138      	bne.n	8003d94 <HAL_I2C_Master_Receive_DMA+0x164>
 8003d22:	e013      	b.n	8003d4c <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d38:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e050      	b.n	8003dee <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	8979      	ldrh	r1, [r7, #10]
 8003d54:	4b2c      	ldr	r3, [pc, #176]	@ (8003e08 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8003d56:	9300      	str	r3, [sp, #0]
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f001 fc08 	bl	8005570 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d64:	b29a      	uxth	r2, r3
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003d7a:	2110      	movs	r1, #16
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f001 fc29 	bl	80055d4 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d90:	601a      	str	r2, [r3, #0]
 8003d92:	e029      	b.n	8003de8 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da8:	f043 0210 	orr.w	r2, r3, #16
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e018      	b.n	8003dee <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	4a13      	ldr	r2, [pc, #76]	@ (8003e0c <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8003dc0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc6:	b2da      	uxtb	r2, r3
 8003dc8:	8979      	ldrh	r1, [r7, #10]
 8003dca:	4b0f      	ldr	r3, [pc, #60]	@ (8003e08 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f001 fbcc 	bl	8005570 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003de0:	2102      	movs	r1, #2
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f001 fbf6 	bl	80055d4 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003de8:	2300      	movs	r3, #0
 8003dea:	e000      	b.n	8003dee <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8003dec:	2302      	movs	r3, #2
  }
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3718      	adds	r7, #24
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	ffff0000 	.word	0xffff0000
 8003dfc:	0800440b 	.word	0x0800440b
 8003e00:	08005471 	.word	0x08005471
 8003e04:	08005507 	.word	0x08005507
 8003e08:	80002400 	.word	0x80002400
 8003e0c:	08003f9b 	.word	0x08003f9b

08003e10 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d005      	beq.n	8003e3c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	68f9      	ldr	r1, [r7, #12]
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	4798      	blx	r3
  }
}
 8003e3c:	bf00      	nop
 8003e3e:	3710      	adds	r7, #16
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	0a1b      	lsrs	r3, r3, #8
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d010      	beq.n	8003e8a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	09db      	lsrs	r3, r3, #7
 8003e6c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00a      	beq.n	8003e8a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e78:	f043 0201 	orr.w	r2, r3, #1
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e88:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	0a9b      	lsrs	r3, r3, #10
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d010      	beq.n	8003eb8 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	09db      	lsrs	r3, r3, #7
 8003e9a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea6:	f043 0208 	orr.w	r2, r3, #8
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003eb6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	0a5b      	lsrs	r3, r3, #9
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d010      	beq.n	8003ee6 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	09db      	lsrs	r3, r3, #7
 8003ec8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00a      	beq.n	8003ee6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed4:	f043 0202 	orr.w	r2, r3, #2
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ee4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f003 030b 	and.w	r3, r3, #11
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003ef6:	68f9      	ldr	r1, [r7, #12]
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f001 f933 	bl	8005164 <I2C_ITError>
  }
}
 8003efe:	bf00      	nop
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f06:	b480      	push	{r7}
 8003f08:	b083      	sub	sp, #12
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003f0e:	bf00      	nop
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr

08003f1a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003f22:	bf00      	nop
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	b083      	sub	sp, #12
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
 8003f36:	460b      	mov	r3, r1
 8003f38:	70fb      	strb	r3, [r7, #3]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr

08003f4a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f4a:	b480      	push	{r7}
 8003f4c:	b083      	sub	sp, #12
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003f52:	bf00      	nop
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr

08003f5e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b083      	sub	sp, #12
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003f66:	bf00      	nop
 8003f68:	370c      	adds	r7, #12
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr

08003f72 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f72:	b480      	push	{r7}
 8003f74:	b083      	sub	sp, #12
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003f7a:	bf00      	nop
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr

08003f86 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f86:	b480      	push	{r7}
 8003f88:	b083      	sub	sp, #12
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr

08003f9a <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b088      	sub	sp, #32
 8003f9e:	af02      	add	r7, sp, #8
 8003fa0:	60f8      	str	r0, [r7, #12]
 8003fa2:	60b9      	str	r1, [r7, #8]
 8003fa4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d101      	bne.n	8003fb8 <I2C_Master_ISR_IT+0x1e>
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	e120      	b.n	80041fa <I2C_Master_ISR_IT+0x260>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	091b      	lsrs	r3, r3, #4
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d013      	beq.n	8003ff4 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	091b      	lsrs	r3, r3, #4
 8003fd0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00d      	beq.n	8003ff4 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2210      	movs	r2, #16
 8003fde:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe4:	f043 0204 	orr.w	r2, r3, #4
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003fec:	68f8      	ldr	r0, [r7, #12]
 8003fee:	f001 f9d0 	bl	8005392 <I2C_Flush_TXDR>
 8003ff2:	e0ed      	b.n	80041d0 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	089b      	lsrs	r3, r3, #2
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d023      	beq.n	8004048 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	089b      	lsrs	r3, r3, #2
 8004004:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004008:	2b00      	cmp	r3, #0
 800400a:	d01d      	beq.n	8004048 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	f023 0304 	bic.w	r3, r3, #4
 8004012:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401e:	b2d2      	uxtb	r2, r2
 8004020:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004026:	1c5a      	adds	r2, r3, #1
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004030:	3b01      	subs	r3, #1
 8004032:	b29a      	uxth	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800403c:	b29b      	uxth	r3, r3
 800403e:	3b01      	subs	r3, #1
 8004040:	b29a      	uxth	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004046:	e0c3      	b.n	80041d0 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	099b      	lsrs	r3, r3, #6
 800404c:	f003 0301 	and.w	r3, r3, #1
 8004050:	2b00      	cmp	r3, #0
 8004052:	d12a      	bne.n	80040aa <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	085b      	lsrs	r3, r3, #1
 8004058:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800405c:	2b00      	cmp	r3, #0
 800405e:	d024      	beq.n	80040aa <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	085b      	lsrs	r3, r3, #1
 8004064:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004068:	2b00      	cmp	r3, #0
 800406a:	d01e      	beq.n	80040aa <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004070:	b29b      	uxth	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	f000 80ac 	beq.w	80041d0 <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407c:	781a      	ldrb	r2, [r3, #0]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004088:	1c5a      	adds	r2, r3, #1
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004092:	3b01      	subs	r3, #1
 8004094:	b29a      	uxth	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800409e:	b29b      	uxth	r3, r3
 80040a0:	3b01      	subs	r3, #1
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 80040a8:	e092      	b.n	80041d0 <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	09db      	lsrs	r3, r3, #7
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d05d      	beq.n	8004172 <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	099b      	lsrs	r3, r3, #6
 80040ba:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d057      	beq.n	8004172 <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d040      	beq.n	800414e <I2C_Master_ISR_IT+0x1b4>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d13c      	bne.n	800414e <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	b29b      	uxth	r3, r3
 80040dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040e0:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	2bff      	cmp	r3, #255	@ 0xff
 80040ea:	d90e      	bls.n	800410a <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	22ff      	movs	r2, #255	@ 0xff
 80040f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040f6:	b2da      	uxtb	r2, r3
 80040f8:	8a79      	ldrh	r1, [r7, #18]
 80040fa:	2300      	movs	r3, #0
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f001 fa34 	bl	8005570 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004108:	e032      	b.n	8004170 <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800410e:	b29a      	uxth	r2, r3
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004118:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800411c:	d00b      	beq.n	8004136 <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004122:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004128:	8a79      	ldrh	r1, [r7, #18]
 800412a:	2000      	movs	r0, #0
 800412c:	9000      	str	r0, [sp, #0]
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f001 fa1e 	bl	8005570 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004134:	e01c      	b.n	8004170 <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800413a:	b2da      	uxtb	r2, r3
 800413c:	8a79      	ldrh	r1, [r7, #18]
 800413e:	2300      	movs	r3, #0
 8004140:	9300      	str	r3, [sp, #0]
 8004142:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f001 fa12 	bl	8005570 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800414c:	e010      	b.n	8004170 <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004158:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800415c:	d003      	beq.n	8004166 <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 fcdb 	bl	8004b1a <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004164:	e034      	b.n	80041d0 <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004166:	2140      	movs	r1, #64	@ 0x40
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f000 fffb 	bl	8005164 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800416e:	e02f      	b.n	80041d0 <I2C_Master_ISR_IT+0x236>
 8004170:	e02e      	b.n	80041d0 <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	099b      	lsrs	r3, r3, #6
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	2b00      	cmp	r3, #0
 800417c:	d028      	beq.n	80041d0 <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	099b      	lsrs	r3, r3, #6
 8004182:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8004186:	2b00      	cmp	r3, #0
 8004188:	d022      	beq.n	80041d0 <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800418e:	b29b      	uxth	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	d119      	bne.n	80041c8 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80041a2:	d015      	beq.n	80041d0 <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80041ac:	d108      	bne.n	80041c0 <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041bc:	605a      	str	r2, [r3, #4]
 80041be:	e007      	b.n	80041d0 <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80041c0:	68f8      	ldr	r0, [r7, #12]
 80041c2:	f000 fcaa 	bl	8004b1a <I2C_ITMasterSeqCplt>
 80041c6:	e003      	b.n	80041d0 <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80041c8:	2140      	movs	r1, #64	@ 0x40
 80041ca:	68f8      	ldr	r0, [r7, #12]
 80041cc:	f000 ffca 	bl	8005164 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	095b      	lsrs	r3, r3, #5
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d009      	beq.n	80041f0 <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	095b      	lsrs	r3, r3, #5
 80041e0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80041e8:	6979      	ldr	r1, [r7, #20]
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f000 fd30 	bl	8004c50 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3718      	adds	r7, #24
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004202:	b580      	push	{r7, lr}
 8004204:	b086      	sub	sp, #24
 8004206:	af00      	add	r7, sp, #0
 8004208:	60f8      	str	r0, [r7, #12]
 800420a:	60b9      	str	r1, [r7, #8]
 800420c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004212:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800421e:	2b01      	cmp	r3, #1
 8004220:	d101      	bne.n	8004226 <I2C_Slave_ISR_IT+0x24>
 8004222:	2302      	movs	r3, #2
 8004224:	e0ed      	b.n	8004402 <I2C_Slave_ISR_IT+0x200>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2201      	movs	r2, #1
 800422a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	095b      	lsrs	r3, r3, #5
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00a      	beq.n	8004250 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	095b      	lsrs	r3, r3, #5
 800423e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004242:	2b00      	cmp	r3, #0
 8004244:	d004      	beq.n	8004250 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004246:	6939      	ldr	r1, [r7, #16]
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f000 fdcb 	bl	8004de4 <I2C_ITSlaveCplt>
 800424e:	e0d3      	b.n	80043f8 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	091b      	lsrs	r3, r3, #4
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b00      	cmp	r3, #0
 800425a:	d04d      	beq.n	80042f8 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	091b      	lsrs	r3, r3, #4
 8004260:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004264:	2b00      	cmp	r3, #0
 8004266:	d047      	beq.n	80042f8 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d128      	bne.n	80042c4 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b28      	cmp	r3, #40	@ 0x28
 800427c:	d108      	bne.n	8004290 <I2C_Slave_ISR_IT+0x8e>
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004284:	d104      	bne.n	8004290 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004286:	6939      	ldr	r1, [r7, #16]
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f000 ff15 	bl	80050b8 <I2C_ITListenCplt>
 800428e:	e032      	b.n	80042f6 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b29      	cmp	r3, #41	@ 0x29
 800429a:	d10e      	bne.n	80042ba <I2C_Slave_ISR_IT+0xb8>
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80042a2:	d00a      	beq.n	80042ba <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2210      	movs	r2, #16
 80042aa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80042ac:	68f8      	ldr	r0, [r7, #12]
 80042ae:	f001 f870 	bl	8005392 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f000 fc6e 	bl	8004b94 <I2C_ITSlaveSeqCplt>
 80042b8:	e01d      	b.n	80042f6 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	2210      	movs	r2, #16
 80042c0:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80042c2:	e096      	b.n	80043f2 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2210      	movs	r2, #16
 80042ca:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d0:	f043 0204 	orr.w	r2, r3, #4
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d004      	beq.n	80042e8 <I2C_Slave_ISR_IT+0xe6>
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042e4:	f040 8085 	bne.w	80043f2 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ec:	4619      	mov	r1, r3
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f000 ff38 	bl	8005164 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80042f4:	e07d      	b.n	80043f2 <I2C_Slave_ISR_IT+0x1f0>
 80042f6:	e07c      	b.n	80043f2 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	089b      	lsrs	r3, r3, #2
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	2b00      	cmp	r3, #0
 8004302:	d030      	beq.n	8004366 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	089b      	lsrs	r3, r3, #2
 8004308:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800430c:	2b00      	cmp	r3, #0
 800430e:	d02a      	beq.n	8004366 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d018      	beq.n	800434c <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004324:	b2d2      	uxtb	r2, r2
 8004326:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432c:	1c5a      	adds	r2, r3, #1
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004336:	3b01      	subs	r3, #1
 8004338:	b29a      	uxth	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004342:	b29b      	uxth	r3, r3
 8004344:	3b01      	subs	r3, #1
 8004346:	b29a      	uxth	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004350:	b29b      	uxth	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d14f      	bne.n	80043f6 <I2C_Slave_ISR_IT+0x1f4>
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800435c:	d04b      	beq.n	80043f6 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f000 fc18 	bl	8004b94 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004364:	e047      	b.n	80043f6 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	08db      	lsrs	r3, r3, #3
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00a      	beq.n	8004388 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	08db      	lsrs	r3, r3, #3
 8004376:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800437a:	2b00      	cmp	r3, #0
 800437c:	d004      	beq.n	8004388 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800437e:	6939      	ldr	r1, [r7, #16]
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 fb46 	bl	8004a12 <I2C_ITAddrCplt>
 8004386:	e037      	b.n	80043f8 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	085b      	lsrs	r3, r3, #1
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b00      	cmp	r3, #0
 8004392:	d031      	beq.n	80043f8 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	085b      	lsrs	r3, r3, #1
 8004398:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800439c:	2b00      	cmp	r3, #0
 800439e:	d02b      	beq.n	80043f8 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d018      	beq.n	80043dc <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ae:	781a      	ldrb	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ba:	1c5a      	adds	r2, r3, #1
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	3b01      	subs	r3, #1
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d2:	3b01      	subs	r3, #1
 80043d4:	b29a      	uxth	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	851a      	strh	r2, [r3, #40]	@ 0x28
 80043da:	e00d      	b.n	80043f8 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043e2:	d002      	beq.n	80043ea <I2C_Slave_ISR_IT+0x1e8>
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d106      	bne.n	80043f8 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80043ea:	68f8      	ldr	r0, [r7, #12]
 80043ec:	f000 fbd2 	bl	8004b94 <I2C_ITSlaveSeqCplt>
 80043f0:	e002      	b.n	80043f8 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80043f2:	bf00      	nop
 80043f4:	e000      	b.n	80043f8 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80043f6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3718      	adds	r7, #24
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b088      	sub	sp, #32
 800440e:	af02      	add	r7, sp, #8
 8004410:	60f8      	str	r0, [r7, #12]
 8004412:	60b9      	str	r1, [r7, #8]
 8004414:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800441c:	2b01      	cmp	r3, #1
 800441e:	d101      	bne.n	8004424 <I2C_Master_ISR_DMA+0x1a>
 8004420:	2302      	movs	r3, #2
 8004422:	e0e1      	b.n	80045e8 <I2C_Master_ISR_DMA+0x1de>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	091b      	lsrs	r3, r3, #4
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b00      	cmp	r3, #0
 8004436:	d017      	beq.n	8004468 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	091b      	lsrs	r3, r3, #4
 800443c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004440:	2b00      	cmp	r3, #0
 8004442:	d011      	beq.n	8004468 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2210      	movs	r2, #16
 800444a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004450:	f043 0204 	orr.w	r2, r3, #4
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004458:	2120      	movs	r1, #32
 800445a:	68f8      	ldr	r0, [r7, #12]
 800445c:	f001 f8ba 	bl	80055d4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f000 ff96 	bl	8005392 <I2C_Flush_TXDR>
 8004466:	e0ba      	b.n	80045de <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	09db      	lsrs	r3, r3, #7
 800446c:	f003 0301 	and.w	r3, r3, #1
 8004470:	2b00      	cmp	r3, #0
 8004472:	d072      	beq.n	800455a <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	099b      	lsrs	r3, r3, #6
 8004478:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800447c:	2b00      	cmp	r3, #0
 800447e:	d06c      	beq.n	800455a <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800448e:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004494:	b29b      	uxth	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d04e      	beq.n	8004538 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044a6:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	2bff      	cmp	r3, #255	@ 0xff
 80044b0:	d906      	bls.n	80044c0 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	22ff      	movs	r2, #255	@ 0xff
 80044b6:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 80044b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80044bc:	617b      	str	r3, [r7, #20]
 80044be:	e010      	b.n	80044e2 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ce:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044d2:	d003      	beq.n	80044dc <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d8:	617b      	str	r3, [r7, #20]
 80044da:	e002      	b.n	80044e2 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80044dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044e0:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044e6:	b2da      	uxtb	r2, r3
 80044e8:	8a79      	ldrh	r1, [r7, #18]
 80044ea:	2300      	movs	r3, #0
 80044ec:	9300      	str	r3, [sp, #0]
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f001 f83d 	bl	8005570 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044fa:	b29a      	uxth	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	b29a      	uxth	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800450e:	b2db      	uxtb	r3, r3
 8004510:	2b22      	cmp	r3, #34	@ 0x22
 8004512:	d108      	bne.n	8004526 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004522:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004524:	e05b      	b.n	80045de <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004534:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004536:	e052      	b.n	80045de <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004542:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004546:	d003      	beq.n	8004550 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 fae6 	bl	8004b1a <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800454e:	e046      	b.n	80045de <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004550:	2140      	movs	r1, #64	@ 0x40
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f000 fe06 	bl	8005164 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004558:	e041      	b.n	80045de <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	099b      	lsrs	r3, r3, #6
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	2b00      	cmp	r3, #0
 8004564:	d029      	beq.n	80045ba <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	099b      	lsrs	r3, r3, #6
 800456a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800456e:	2b00      	cmp	r3, #0
 8004570:	d023      	beq.n	80045ba <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004576:	b29b      	uxth	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d119      	bne.n	80045b0 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004586:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800458a:	d027      	beq.n	80045dc <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004590:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004594:	d108      	bne.n	80045a8 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685a      	ldr	r2, [r3, #4]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045a4:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80045a6:	e019      	b.n	80045dc <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f000 fab6 	bl	8004b1a <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80045ae:	e015      	b.n	80045dc <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80045b0:	2140      	movs	r1, #64	@ 0x40
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f000 fdd6 	bl	8005164 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80045b8:	e010      	b.n	80045dc <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	095b      	lsrs	r3, r3, #5
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00b      	beq.n	80045de <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	095b      	lsrs	r3, r3, #5
 80045ca:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d005      	beq.n	80045de <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80045d2:	68b9      	ldr	r1, [r7, #8]
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 fb3b 	bl	8004c50 <I2C_ITMasterCplt>
 80045da:	e000      	b.n	80045de <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80045dc:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80045e6:	2300      	movs	r3, #0
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3718      	adds	r7, #24
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b088      	sub	sp, #32
 80045f4:	af02      	add	r7, sp, #8
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80045fc:	4b92      	ldr	r3, [pc, #584]	@ (8004848 <I2C_Mem_ISR_DMA+0x258>)
 80045fe:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004606:	2b01      	cmp	r3, #1
 8004608:	d101      	bne.n	800460e <I2C_Mem_ISR_DMA+0x1e>
 800460a:	2302      	movs	r3, #2
 800460c:	e118      	b.n	8004840 <I2C_Mem_ISR_DMA+0x250>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	091b      	lsrs	r3, r3, #4
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d017      	beq.n	8004652 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	091b      	lsrs	r3, r3, #4
 8004626:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800462a:	2b00      	cmp	r3, #0
 800462c:	d011      	beq.n	8004652 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2210      	movs	r2, #16
 8004634:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800463a:	f043 0204 	orr.w	r2, r3, #4
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004642:	2120      	movs	r1, #32
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 ffc5 	bl	80055d4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 fea1 	bl	8005392 <I2C_Flush_TXDR>
 8004650:	e0f1      	b.n	8004836 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	085b      	lsrs	r3, r3, #1
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00f      	beq.n	800467e <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	085b      	lsrs	r3, r3, #1
 8004662:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004666:	2b00      	cmp	r3, #0
 8004668:	d009      	beq.n	800467e <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004672:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f04f 32ff 	mov.w	r2, #4294967295
 800467a:	651a      	str	r2, [r3, #80]	@ 0x50
 800467c:	e0db      	b.n	8004836 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	09db      	lsrs	r3, r3, #7
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b00      	cmp	r3, #0
 8004688:	d060      	beq.n	800474c <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	099b      	lsrs	r3, r3, #6
 800468e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004692:	2b00      	cmp	r3, #0
 8004694:	d05a      	beq.n	800474c <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004696:	2101      	movs	r1, #1
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f001 f81f 	bl	80056dc <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800469e:	2110      	movs	r1, #16
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f000 ff97 	bl	80055d4 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d048      	beq.n	8004742 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	2bff      	cmp	r3, #255	@ 0xff
 80046b8:	d910      	bls.n	80046dc <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	22ff      	movs	r2, #255	@ 0xff
 80046be:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046c4:	b299      	uxth	r1, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ca:	b2da      	uxtb	r2, r3
 80046cc:	2300      	movs	r3, #0
 80046ce:	9300      	str	r3, [sp, #0]
 80046d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f000 ff4b 	bl	8005570 <I2C_TransferConfig>
 80046da:	e011      	b.n	8004700 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ea:	b299      	uxth	r1, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f0:	b2da      	uxtb	r2, r3
 80046f2:	2300      	movs	r3, #0
 80046f4:	9300      	str	r3, [sp, #0]
 80046f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 ff38 	bl	8005570 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004704:	b29a      	uxth	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	b29a      	uxth	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004718:	b2db      	uxtb	r3, r3
 800471a:	2b22      	cmp	r3, #34	@ 0x22
 800471c:	d108      	bne.n	8004730 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800472c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800472e:	e082      	b.n	8004836 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800473e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004740:	e079      	b.n	8004836 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004742:	2140      	movs	r1, #64	@ 0x40
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f000 fd0d 	bl	8005164 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800474a:	e074      	b.n	8004836 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	099b      	lsrs	r3, r3, #6
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b00      	cmp	r3, #0
 8004756:	d05e      	beq.n	8004816 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	099b      	lsrs	r3, r3, #6
 800475c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004760:	2b00      	cmp	r3, #0
 8004762:	d058      	beq.n	8004816 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004764:	2101      	movs	r1, #1
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 ffb8 	bl	80056dc <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800476c:	2110      	movs	r1, #16
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f000 ff30 	bl	80055d4 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800477a:	b2db      	uxtb	r3, r3
 800477c:	2b22      	cmp	r3, #34	@ 0x22
 800477e:	d101      	bne.n	8004784 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8004780:	4b32      	ldr	r3, [pc, #200]	@ (800484c <I2C_Mem_ISR_DMA+0x25c>)
 8004782:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004788:	b29b      	uxth	r3, r3
 800478a:	2bff      	cmp	r3, #255	@ 0xff
 800478c:	d910      	bls.n	80047b0 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	22ff      	movs	r2, #255	@ 0xff
 8004792:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004798:	b299      	uxth	r1, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800479e:	b2da      	uxtb	r2, r3
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	9300      	str	r3, [sp, #0]
 80047a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f000 fee1 	bl	8005570 <I2C_TransferConfig>
 80047ae:	e011      	b.n	80047d4 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047b4:	b29a      	uxth	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047be:	b299      	uxth	r1, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c4:	b2da      	uxtb	r2, r3
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	9300      	str	r3, [sp, #0]
 80047ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 fece 	bl	8005570 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d8:	b29a      	uxth	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	b29a      	uxth	r2, r3
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b22      	cmp	r3, #34	@ 0x22
 80047f0:	d108      	bne.n	8004804 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004800:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004802:	e018      	b.n	8004836 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004812:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004814:	e00f      	b.n	8004836 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	095b      	lsrs	r3, r3, #5
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d009      	beq.n	8004836 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	095b      	lsrs	r3, r3, #5
 8004826:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800482a:	2b00      	cmp	r3, #0
 800482c:	d003      	beq.n	8004836 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800482e:	68b9      	ldr	r1, [r7, #8]
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f000 fa0d 	bl	8004c50 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2200      	movs	r2, #0
 800483a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3718      	adds	r7, #24
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	80002000 	.word	0x80002000
 800484c:	80002400 	.word	0x80002400

08004850 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b088      	sub	sp, #32
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004860:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8004862:	2300      	movs	r3, #0
 8004864:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800486c:	2b01      	cmp	r3, #1
 800486e:	d101      	bne.n	8004874 <I2C_Slave_ISR_DMA+0x24>
 8004870:	2302      	movs	r3, #2
 8004872:	e0ca      	b.n	8004a0a <I2C_Slave_ISR_DMA+0x1ba>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	095b      	lsrs	r3, r3, #5
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	095b      	lsrs	r3, r3, #5
 800488c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004890:	2b00      	cmp	r3, #0
 8004892:	d004      	beq.n	800489e <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004894:	68b9      	ldr	r1, [r7, #8]
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f000 faa4 	bl	8004de4 <I2C_ITSlaveCplt>
 800489c:	e0b0      	b.n	8004a00 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	091b      	lsrs	r3, r3, #4
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 809a 	beq.w	80049e0 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	091b      	lsrs	r3, r3, #4
 80048b0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 8093 	beq.w	80049e0 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	0b9b      	lsrs	r3, r3, #14
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d105      	bne.n	80048d2 <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	0bdb      	lsrs	r3, r3, #15
 80048ca:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d07f      	beq.n	80049d2 <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00d      	beq.n	80048f6 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	0bdb      	lsrs	r3, r3, #15
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d007      	beq.n	80048f6 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 80048f2:	2301      	movs	r3, #1
 80048f4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00d      	beq.n	800491a <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	0b9b      	lsrs	r3, r3, #14
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d007      	beq.n	800491a <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8004916:	2301      	movs	r3, #1
 8004918:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d128      	bne.n	8004972 <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004926:	b2db      	uxtb	r3, r3
 8004928:	2b28      	cmp	r3, #40	@ 0x28
 800492a:	d108      	bne.n	800493e <I2C_Slave_ISR_DMA+0xee>
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004932:	d104      	bne.n	800493e <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004934:	68b9      	ldr	r1, [r7, #8]
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 fbbe 	bl	80050b8 <I2C_ITListenCplt>
 800493c:	e048      	b.n	80049d0 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004944:	b2db      	uxtb	r3, r3
 8004946:	2b29      	cmp	r3, #41	@ 0x29
 8004948:	d10e      	bne.n	8004968 <I2C_Slave_ISR_DMA+0x118>
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004950:	d00a      	beq.n	8004968 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2210      	movs	r2, #16
 8004958:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f000 fd19 	bl	8005392 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004960:	68f8      	ldr	r0, [r7, #12]
 8004962:	f000 f917 	bl	8004b94 <I2C_ITSlaveSeqCplt>
 8004966:	e033      	b.n	80049d0 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2210      	movs	r2, #16
 800496e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004970:	e034      	b.n	80049dc <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2210      	movs	r2, #16
 8004978:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497e:	f043 0204 	orr.w	r2, r3, #4
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800498c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d003      	beq.n	800499c <I2C_Slave_ISR_DMA+0x14c>
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800499a:	d11f      	bne.n	80049dc <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800499c:	7dfb      	ldrb	r3, [r7, #23]
 800499e:	2b21      	cmp	r3, #33	@ 0x21
 80049a0:	d002      	beq.n	80049a8 <I2C_Slave_ISR_DMA+0x158>
 80049a2:	7dfb      	ldrb	r3, [r7, #23]
 80049a4:	2b29      	cmp	r3, #41	@ 0x29
 80049a6:	d103      	bne.n	80049b0 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2221      	movs	r2, #33	@ 0x21
 80049ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80049ae:	e008      	b.n	80049c2 <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80049b0:	7dfb      	ldrb	r3, [r7, #23]
 80049b2:	2b22      	cmp	r3, #34	@ 0x22
 80049b4:	d002      	beq.n	80049bc <I2C_Slave_ISR_DMA+0x16c>
 80049b6:	7dfb      	ldrb	r3, [r7, #23]
 80049b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80049ba:	d102      	bne.n	80049c2 <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2222      	movs	r2, #34	@ 0x22
 80049c0:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c6:	4619      	mov	r1, r3
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 fbcb 	bl	8005164 <I2C_ITError>
      if (treatdmanack == 1U)
 80049ce:	e005      	b.n	80049dc <I2C_Slave_ISR_DMA+0x18c>
 80049d0:	e004      	b.n	80049dc <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2210      	movs	r2, #16
 80049d8:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80049da:	e011      	b.n	8004a00 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 80049dc:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80049de:	e00f      	b.n	8004a00 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	08db      	lsrs	r3, r3, #3
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d009      	beq.n	8004a00 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	08db      	lsrs	r3, r3, #3
 80049f0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d003      	beq.n	8004a00 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80049f8:	68b9      	ldr	r1, [r7, #8]
 80049fa:	68f8      	ldr	r0, [r7, #12]
 80049fc:	f000 f809 	bl	8004a12 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3720      	adds	r7, #32
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b084      	sub	sp, #16
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
 8004a1a:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004a28:	2b28      	cmp	r3, #40	@ 0x28
 8004a2a:	d16a      	bne.n	8004b02 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	0c1b      	lsrs	r3, r3, #16
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	0c1b      	lsrs	r3, r3, #16
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004a4a:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a58:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004a66:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	2b02      	cmp	r3, #2
 8004a6e:	d138      	bne.n	8004ae2 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004a70:	897b      	ldrh	r3, [r7, #10]
 8004a72:	09db      	lsrs	r3, r3, #7
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	89bb      	ldrh	r3, [r7, #12]
 8004a78:	4053      	eors	r3, r2
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	f003 0306 	and.w	r3, r3, #6
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d11c      	bne.n	8004abe <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004a84:	897b      	ldrh	r3, [r7, #10]
 8004a86:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a8c:	1c5a      	adds	r2, r3, #1
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	d13b      	bne.n	8004b12 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2208      	movs	r2, #8
 8004aa6:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004ab0:	89ba      	ldrh	r2, [r7, #12]
 8004ab2:	7bfb      	ldrb	r3, [r7, #15]
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f7ff fa39 	bl	8003f2e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004abc:	e029      	b.n	8004b12 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004abe:	893b      	ldrh	r3, [r7, #8]
 8004ac0:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004ac2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 fe08 	bl	80056dc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004ad4:	89ba      	ldrh	r2, [r7, #12]
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	4619      	mov	r1, r3
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f7ff fa27 	bl	8003f2e <HAL_I2C_AddrCallback>
}
 8004ae0:	e017      	b.n	8004b12 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004ae2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 fdf8 	bl	80056dc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004af4:	89ba      	ldrh	r2, [r7, #12]
 8004af6:	7bfb      	ldrb	r3, [r7, #15]
 8004af8:	4619      	mov	r1, r3
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f7ff fa17 	bl	8003f2e <HAL_I2C_AddrCallback>
}
 8004b00:	e007      	b.n	8004b12 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2208      	movs	r2, #8
 8004b08:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004b12:	bf00      	nop
 8004b14:	3710      	adds	r7, #16
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b082      	sub	sp, #8
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b21      	cmp	r3, #33	@ 0x21
 8004b34:	d115      	bne.n	8004b62 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2220      	movs	r2, #32
 8004b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2211      	movs	r2, #17
 8004b42:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004b4a:	2101      	movs	r1, #1
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 fdc5 	bl	80056dc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fb fd9e 	bl	800069c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b60:	e014      	b.n	8004b8c <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2220      	movs	r2, #32
 8004b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2212      	movs	r2, #18
 8004b6e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004b76:	2102      	movs	r1, #2
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 fdaf 	bl	80056dc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f7fb fdee 	bl	8000768 <HAL_I2C_MasterRxCpltCallback>
}
 8004b8c:	bf00      	nop
 8004b8e:	3708      	adds	r7, #8
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}

08004b94 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	0b9b      	lsrs	r3, r3, #14
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d008      	beq.n	8004bca <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bc6:	601a      	str	r2, [r3, #0]
 8004bc8:	e00d      	b.n	8004be6 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	0bdb      	lsrs	r3, r3, #15
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d007      	beq.n	8004be6 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004be4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b29      	cmp	r3, #41	@ 0x29
 8004bf0:	d112      	bne.n	8004c18 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2228      	movs	r2, #40	@ 0x28
 8004bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2221      	movs	r2, #33	@ 0x21
 8004bfe:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004c00:	2101      	movs	r1, #1
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 fd6a 	bl	80056dc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f7ff f978 	bl	8003f06 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004c16:	e017      	b.n	8004c48 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c22:	d111      	bne.n	8004c48 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2228      	movs	r2, #40	@ 0x28
 8004c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2222      	movs	r2, #34	@ 0x22
 8004c30:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004c32:	2102      	movs	r1, #2
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f000 fd51 	bl	80056dc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f7ff f969 	bl	8003f1a <HAL_I2C_SlaveRxCpltCallback>
}
 8004c48:	bf00      	nop
 8004c4a:	3710      	adds	r7, #16
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2220      	movs	r2, #32
 8004c64:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	2b21      	cmp	r3, #33	@ 0x21
 8004c70:	d107      	bne.n	8004c82 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004c72:	2101      	movs	r1, #1
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 fd31 	bl	80056dc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2211      	movs	r2, #17
 8004c7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c80:	e00c      	b.n	8004c9c <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b22      	cmp	r3, #34	@ 0x22
 8004c8c:	d106      	bne.n	8004c9c <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004c8e:	2102      	movs	r1, #2
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 fd23 	bl	80056dc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2212      	movs	r2, #18
 8004c9a:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	6859      	ldr	r1, [r3, #4]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	4b4d      	ldr	r3, [pc, #308]	@ (8004ddc <I2C_ITMasterCplt+0x18c>)
 8004ca8:	400b      	ands	r3, r1
 8004caa:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a4a      	ldr	r2, [pc, #296]	@ (8004de0 <I2C_ITMasterCplt+0x190>)
 8004cb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	091b      	lsrs	r3, r3, #4
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d009      	beq.n	8004cd8 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2210      	movs	r2, #16
 8004cca:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd0:	f043 0204 	orr.w	r2, r3, #4
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b60      	cmp	r3, #96	@ 0x60
 8004ce2:	d10b      	bne.n	8004cfc <I2C_ITMasterCplt+0xac>
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	089b      	lsrs	r3, r3, #2
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d005      	beq.n	8004cfc <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 fb48 	bl	8005392 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d06:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2b60      	cmp	r3, #96	@ 0x60
 8004d12:	d002      	beq.n	8004d1a <I2C_ITMasterCplt+0xca>
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d006      	beq.n	8004d28 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d1e:	4619      	mov	r1, r3
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f000 fa1f 	bl	8005164 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004d26:	e054      	b.n	8004dd2 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b21      	cmp	r3, #33	@ 0x21
 8004d32:	d124      	bne.n	8004d7e <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2220      	movs	r2, #32
 8004d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b40      	cmp	r3, #64	@ 0x40
 8004d4c:	d10b      	bne.n	8004d66 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f7ff f8fd 	bl	8003f5e <HAL_I2C_MemTxCpltCallback>
}
 8004d64:	e035      	b.n	8004dd2 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7fb fc90 	bl	800069c <HAL_I2C_MasterTxCpltCallback>
}
 8004d7c:	e029      	b.n	8004dd2 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b22      	cmp	r3, #34	@ 0x22
 8004d88:	d123      	bne.n	8004dd2 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2220      	movs	r2, #32
 8004d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	2b40      	cmp	r3, #64	@ 0x40
 8004da2:	d10b      	bne.n	8004dbc <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f7ff f8dc 	bl	8003f72 <HAL_I2C_MemRxCpltCallback>
}
 8004dba:	e00a      	b.n	8004dd2 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f7fb fccb 	bl	8000768 <HAL_I2C_MasterRxCpltCallback>
}
 8004dd2:	bf00      	nop
 8004dd4:	3718      	adds	r7, #24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	fe00e800 	.word	0xfe00e800
 8004de0:	ffff0000 	.word	0xffff0000

08004de4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b086      	sub	sp, #24
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfe:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e06:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e10:	7afb      	ldrb	r3, [r7, #11]
 8004e12:	2b21      	cmp	r3, #33	@ 0x21
 8004e14:	d002      	beq.n	8004e1c <I2C_ITSlaveCplt+0x38>
 8004e16:	7afb      	ldrb	r3, [r7, #11]
 8004e18:	2b29      	cmp	r3, #41	@ 0x29
 8004e1a:	d108      	bne.n	8004e2e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004e1c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 fc5b 	bl	80056dc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2221      	movs	r2, #33	@ 0x21
 8004e2a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e2c:	e019      	b.n	8004e62 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e2e:	7afb      	ldrb	r3, [r7, #11]
 8004e30:	2b22      	cmp	r3, #34	@ 0x22
 8004e32:	d002      	beq.n	8004e3a <I2C_ITSlaveCplt+0x56>
 8004e34:	7afb      	ldrb	r3, [r7, #11]
 8004e36:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e38:	d108      	bne.n	8004e4c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004e3a:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f000 fc4c 	bl	80056dc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2222      	movs	r2, #34	@ 0x22
 8004e48:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e4a:	e00a      	b.n	8004e62 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004e4c:	7afb      	ldrb	r3, [r7, #11]
 8004e4e:	2b28      	cmp	r3, #40	@ 0x28
 8004e50:	d107      	bne.n	8004e62 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004e52:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fc40 	bl	80056dc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e70:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	6859      	ldr	r1, [r3, #4]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	4b8c      	ldr	r3, [pc, #560]	@ (80050b0 <I2C_ITSlaveCplt+0x2cc>)
 8004e7e:	400b      	ands	r3, r1
 8004e80:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 fa85 	bl	8005392 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	0b9b      	lsrs	r3, r3, #14
 8004e8c:	f003 0301 	and.w	r3, r3, #1
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d013      	beq.n	8004ebc <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004ea2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d020      	beq.n	8004eee <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004eba:	e018      	b.n	8004eee <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	0bdb      	lsrs	r3, r3, #15
 8004ec0:	f003 0301 	and.w	r3, r3, #1
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d012      	beq.n	8004eee <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ed6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d006      	beq.n	8004eee <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	089b      	lsrs	r3, r3, #2
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d020      	beq.n	8004f3c <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f023 0304 	bic.w	r3, r3, #4
 8004f00:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0c:	b2d2      	uxtb	r2, r2
 8004f0e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f14:	1c5a      	adds	r2, r3, #1
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00c      	beq.n	8004f3c <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	3b01      	subs	r3, #1
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d005      	beq.n	8004f52 <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f4a:	f043 0204 	orr.w	r2, r3, #4
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	091b      	lsrs	r3, r3, #4
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d04a      	beq.n	8004ff4 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	091b      	lsrs	r3, r3, #4
 8004f62:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d044      	beq.n	8004ff4 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d128      	bne.n	8004fc6 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b28      	cmp	r3, #40	@ 0x28
 8004f7e:	d108      	bne.n	8004f92 <I2C_ITSlaveCplt+0x1ae>
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f86:	d104      	bne.n	8004f92 <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004f88:	6979      	ldr	r1, [r7, #20]
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 f894 	bl	80050b8 <I2C_ITListenCplt>
 8004f90:	e030      	b.n	8004ff4 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b29      	cmp	r3, #41	@ 0x29
 8004f9c:	d10e      	bne.n	8004fbc <I2C_ITSlaveCplt+0x1d8>
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004fa4:	d00a      	beq.n	8004fbc <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2210      	movs	r2, #16
 8004fac:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 f9ef 	bl	8005392 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f7ff fded 	bl	8004b94 <I2C_ITSlaveSeqCplt>
 8004fba:	e01b      	b.n	8004ff4 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2210      	movs	r2, #16
 8004fc2:	61da      	str	r2, [r3, #28]
 8004fc4:	e016      	b.n	8004ff4 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2210      	movs	r2, #16
 8004fcc:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fd2:	f043 0204 	orr.w	r2, r3, #4
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d003      	beq.n	8004fe8 <I2C_ITSlaveCplt+0x204>
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fe6:	d105      	bne.n	8004ff4 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fec:	4619      	mov	r1, r3
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 f8b8 	bl	8005164 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005006:	2b00      	cmp	r3, #0
 8005008:	d010      	beq.n	800502c <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800500e:	4619      	mov	r1, r3
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f000 f8a7 	bl	8005164 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b28      	cmp	r3, #40	@ 0x28
 8005020:	d141      	bne.n	80050a6 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005022:	6979      	ldr	r1, [r7, #20]
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 f847 	bl	80050b8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800502a:	e03c      	b.n	80050a6 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005030:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005034:	d014      	beq.n	8005060 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f7ff fdac 	bl	8004b94 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	4a1d      	ldr	r2, [pc, #116]	@ (80050b4 <I2C_ITSlaveCplt+0x2d0>)
 8005040:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2220      	movs	r2, #32
 8005046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f7fe ff76 	bl	8003f4a <HAL_I2C_ListenCpltCallback>
}
 800505e:	e022      	b.n	80050a6 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b22      	cmp	r3, #34	@ 0x22
 800506a:	d10e      	bne.n	800508a <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2220      	movs	r2, #32
 8005070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7fe ff49 	bl	8003f1a <HAL_I2C_SlaveRxCpltCallback>
}
 8005088:	e00d      	b.n	80050a6 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2220      	movs	r2, #32
 800508e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f7fe ff30 	bl	8003f06 <HAL_I2C_SlaveTxCpltCallback>
}
 80050a6:	bf00      	nop
 80050a8:	3718      	adds	r7, #24
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	fe00e800 	.word	0xfe00e800
 80050b4:	ffff0000 	.word	0xffff0000

080050b8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a26      	ldr	r2, [pc, #152]	@ (8005160 <I2C_ITListenCplt+0xa8>)
 80050c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2220      	movs	r2, #32
 80050d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	089b      	lsrs	r3, r3, #2
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d022      	beq.n	8005136 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fa:	b2d2      	uxtb	r2, r2
 80050fc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005102:	1c5a      	adds	r2, r3, #1
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800510c:	2b00      	cmp	r3, #0
 800510e:	d012      	beq.n	8005136 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005114:	3b01      	subs	r3, #1
 8005116:	b29a      	uxth	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005120:	b29b      	uxth	r3, r3
 8005122:	3b01      	subs	r3, #1
 8005124:	b29a      	uxth	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800512e:	f043 0204 	orr.w	r2, r3, #4
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005136:	f248 0103 	movw	r1, #32771	@ 0x8003
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 face 	bl	80056dc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2210      	movs	r2, #16
 8005146:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f7fe fefa 	bl	8003f4a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005156:	bf00      	nop
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	ffff0000 	.word	0xffff0000

08005164 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005174:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a6d      	ldr	r2, [pc, #436]	@ (8005338 <I2C_ITError+0x1d4>)
 8005182:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	431a      	orrs	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005196:	7bfb      	ldrb	r3, [r7, #15]
 8005198:	2b28      	cmp	r3, #40	@ 0x28
 800519a:	d005      	beq.n	80051a8 <I2C_ITError+0x44>
 800519c:	7bfb      	ldrb	r3, [r7, #15]
 800519e:	2b29      	cmp	r3, #41	@ 0x29
 80051a0:	d002      	beq.n	80051a8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80051a2:	7bfb      	ldrb	r3, [r7, #15]
 80051a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80051a6:	d10b      	bne.n	80051c0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80051a8:	2103      	movs	r1, #3
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 fa96 	bl	80056dc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2228      	movs	r2, #40	@ 0x28
 80051b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a60      	ldr	r2, [pc, #384]	@ (800533c <I2C_ITError+0x1d8>)
 80051bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80051be:	e030      	b.n	8005222 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80051c0:	f248 0103 	movw	r1, #32771	@ 0x8003
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f000 fa89 	bl	80056dc <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 f8e1 	bl	8005392 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	2b60      	cmp	r3, #96	@ 0x60
 80051da:	d01f      	beq.n	800521c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	f003 0320 	and.w	r3, r3, #32
 80051ee:	2b20      	cmp	r3, #32
 80051f0:	d114      	bne.n	800521c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	699b      	ldr	r3, [r3, #24]
 80051f8:	f003 0310 	and.w	r3, r3, #16
 80051fc:	2b10      	cmp	r3, #16
 80051fe:	d109      	bne.n	8005214 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2210      	movs	r2, #16
 8005206:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800520c:	f043 0204 	orr.w	r2, r3, #4
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2220      	movs	r2, #32
 800521a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005226:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800522c:	2b00      	cmp	r3, #0
 800522e:	d039      	beq.n	80052a4 <I2C_ITError+0x140>
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	2b11      	cmp	r3, #17
 8005234:	d002      	beq.n	800523c <I2C_ITError+0xd8>
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2b21      	cmp	r3, #33	@ 0x21
 800523a:	d133      	bne.n	80052a4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005246:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800524a:	d107      	bne.n	800525c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800525a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005260:	4618      	mov	r0, r3
 8005262:	f7fd ff1b 	bl	800309c <HAL_DMA_GetState>
 8005266:	4603      	mov	r3, r0
 8005268:	2b01      	cmp	r3, #1
 800526a:	d017      	beq.n	800529c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005270:	4a33      	ldr	r2, [pc, #204]	@ (8005340 <I2C_ITError+0x1dc>)
 8005272:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005280:	4618      	mov	r0, r3
 8005282:	f7fd fdf5 	bl	8002e70 <HAL_DMA_Abort_IT>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d04d      	beq.n	8005328 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005296:	4610      	mov	r0, r2
 8005298:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800529a:	e045      	b.n	8005328 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 f851 	bl	8005344 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80052a2:	e041      	b.n	8005328 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d039      	beq.n	8005320 <I2C_ITError+0x1bc>
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2b12      	cmp	r3, #18
 80052b0:	d002      	beq.n	80052b8 <I2C_ITError+0x154>
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b22      	cmp	r3, #34	@ 0x22
 80052b6:	d133      	bne.n	8005320 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052c6:	d107      	bne.n	80052d8 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80052d6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052dc:	4618      	mov	r0, r3
 80052de:	f7fd fedd 	bl	800309c <HAL_DMA_GetState>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d017      	beq.n	8005318 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ec:	4a14      	ldr	r2, [pc, #80]	@ (8005340 <I2C_ITError+0x1dc>)
 80052ee:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7fd fdb7 	bl	8002e70 <HAL_DMA_Abort_IT>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d011      	beq.n	800532c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800530c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005312:	4610      	mov	r0, r2
 8005314:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005316:	e009      	b.n	800532c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 f813 	bl	8005344 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800531e:	e005      	b.n	800532c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 f80f 	bl	8005344 <I2C_TreatErrorCallback>
  }
}
 8005326:	e002      	b.n	800532e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005328:	bf00      	nop
 800532a:	e000      	b.n	800532e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800532c:	bf00      	nop
}
 800532e:	bf00      	nop
 8005330:	3710      	adds	r7, #16
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	ffff0000 	.word	0xffff0000
 800533c:	08004203 	.word	0x08004203
 8005340:	08005535 	.word	0x08005535

08005344 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b60      	cmp	r3, #96	@ 0x60
 8005356:	d10e      	bne.n	8005376 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f7fe fe09 	bl	8003f86 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005374:	e009      	b.n	800538a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f7fb fa87 	bl	8000898 <HAL_I2C_ErrorCallback>
}
 800538a:	bf00      	nop
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005392:	b480      	push	{r7}
 8005394:	b083      	sub	sp, #12
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	f003 0302 	and.w	r3, r3, #2
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d103      	bne.n	80053b0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2200      	movs	r2, #0
 80053ae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d007      	beq.n	80053ce <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	699a      	ldr	r2, [r3, #24]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f042 0201 	orr.w	r2, r2, #1
 80053cc:	619a      	str	r2, [r3, #24]
  }
}
 80053ce:	bf00      	nop
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b084      	sub	sp, #16
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e6:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053f6:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d104      	bne.n	800540c <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005402:	2120      	movs	r1, #32
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 f8e5 	bl	80055d4 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800540a:	e02d      	b.n	8005468 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8005414:	441a      	add	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800541e:	b29b      	uxth	r3, r3
 8005420:	2bff      	cmp	r3, #255	@ 0xff
 8005422:	d903      	bls.n	800542c <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	22ff      	movs	r2, #255	@ 0xff
 8005428:	851a      	strh	r2, [r3, #40]	@ 0x28
 800542a:	e004      	b.n	8005436 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005430:	b29a      	uxth	r2, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543e:	4619      	mov	r1, r3
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	3328      	adds	r3, #40	@ 0x28
 8005446:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800544c:	f7fd fc3c 	bl	8002cc8 <HAL_DMA_Start_IT>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d004      	beq.n	8005460 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005456:	2110      	movs	r1, #16
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f7ff fe83 	bl	8005164 <I2C_ITError>
}
 800545e:	e003      	b.n	8005468 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8005460:	2140      	movs	r1, #64	@ 0x40
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f000 f8b6 	bl	80055d4 <I2C_Enable_IRQ>
}
 8005468:	bf00      	nop
 800546a:	3710      	adds	r7, #16
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800547c:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800548c:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005492:	b29b      	uxth	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d104      	bne.n	80054a2 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005498:	2120      	movs	r1, #32
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f000 f89a 	bl	80055d4 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80054a0:	e02d      	b.n	80054fe <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80054aa:	441a      	add	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	2bff      	cmp	r3, #255	@ 0xff
 80054b8:	d903      	bls.n	80054c2 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	22ff      	movs	r2, #255	@ 0xff
 80054be:	851a      	strh	r2, [r3, #40]	@ 0x28
 80054c0:	e004      	b.n	80054cc <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054c6:	b29a      	uxth	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	3324      	adds	r3, #36	@ 0x24
 80054d6:	4619      	mov	r1, r3
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054dc:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80054e2:	f7fd fbf1 	bl	8002cc8 <HAL_DMA_Start_IT>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d004      	beq.n	80054f6 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80054ec:	2110      	movs	r1, #16
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f7ff fe38 	bl	8005164 <I2C_ITError>
}
 80054f4:	e003      	b.n	80054fe <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80054f6:	2140      	movs	r1, #64	@ 0x40
 80054f8:	68f8      	ldr	r0, [r7, #12]
 80054fa:	f000 f86b 	bl	80055d4 <I2C_Enable_IRQ>
}
 80054fe:	bf00      	nop
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}

08005506 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005506:	b580      	push	{r7, lr}
 8005508:	b084      	sub	sp, #16
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005512:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	685a      	ldr	r2, [r3, #4]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005522:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005524:	2110      	movs	r1, #16
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	f7ff fe1c 	bl	8005164 <I2C_ITError>
}
 800552c:	bf00      	nop
 800552e:	3710      	adds	r7, #16
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005540:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005546:	2b00      	cmp	r3, #0
 8005548:	d003      	beq.n	8005552 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554e:	2200      	movs	r2, #0
 8005550:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800555e:	2200      	movs	r2, #0
 8005560:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8005562:	68f8      	ldr	r0, [r7, #12]
 8005564:	f7ff feee 	bl	8005344 <I2C_TreatErrorCallback>
}
 8005568:	bf00      	nop
 800556a:	3710      	adds	r7, #16
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005570:	b480      	push	{r7}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	607b      	str	r3, [r7, #4]
 800557a:	460b      	mov	r3, r1
 800557c:	817b      	strh	r3, [r7, #10]
 800557e:	4613      	mov	r3, r2
 8005580:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005582:	897b      	ldrh	r3, [r7, #10]
 8005584:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005588:	7a7b      	ldrb	r3, [r7, #9]
 800558a:	041b      	lsls	r3, r3, #16
 800558c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005590:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005596:	6a3b      	ldr	r3, [r7, #32]
 8005598:	4313      	orrs	r3, r2
 800559a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800559e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	685a      	ldr	r2, [r3, #4]
 80055a6:	6a3b      	ldr	r3, [r7, #32]
 80055a8:	0d5b      	lsrs	r3, r3, #21
 80055aa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80055ae:	4b08      	ldr	r3, [pc, #32]	@ (80055d0 <I2C_TransferConfig+0x60>)
 80055b0:	430b      	orrs	r3, r1
 80055b2:	43db      	mvns	r3, r3
 80055b4:	ea02 0103 	and.w	r1, r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	697a      	ldr	r2, [r7, #20]
 80055be:	430a      	orrs	r2, r1
 80055c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80055c2:	bf00      	nop
 80055c4:	371c      	adds	r7, #28
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	03ff63ff 	.word	0x03ff63ff

080055d4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	460b      	mov	r3, r1
 80055de:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80055e0:	2300      	movs	r3, #0
 80055e2:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055e8:	4a39      	ldr	r2, [pc, #228]	@ (80056d0 <I2C_Enable_IRQ+0xfc>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d032      	beq.n	8005654 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80055f2:	4a38      	ldr	r2, [pc, #224]	@ (80056d4 <I2C_Enable_IRQ+0x100>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d02d      	beq.n	8005654 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80055fc:	4a36      	ldr	r2, [pc, #216]	@ (80056d8 <I2C_Enable_IRQ+0x104>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d028      	beq.n	8005654 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005602:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005606:	2b00      	cmp	r3, #0
 8005608:	da03      	bge.n	8005612 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005610:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005612:	887b      	ldrh	r3, [r7, #2]
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	d003      	beq.n	8005624 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8005622:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005624:	887b      	ldrh	r3, [r7, #2]
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d003      	beq.n	8005636 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8005634:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005636:	887b      	ldrh	r3, [r7, #2]
 8005638:	2b10      	cmp	r3, #16
 800563a:	d103      	bne.n	8005644 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005642:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005644:	887b      	ldrh	r3, [r7, #2]
 8005646:	2b20      	cmp	r3, #32
 8005648:	d133      	bne.n	80056b2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f043 0320 	orr.w	r3, r3, #32
 8005650:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005652:	e02e      	b.n	80056b2 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005654:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005658:	2b00      	cmp	r3, #0
 800565a:	da03      	bge.n	8005664 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005662:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005664:	887b      	ldrh	r3, [r7, #2]
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b00      	cmp	r3, #0
 800566c:	d003      	beq.n	8005676 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8005674:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005676:	887b      	ldrh	r3, [r7, #2]
 8005678:	f003 0302 	and.w	r3, r3, #2
 800567c:	2b00      	cmp	r3, #0
 800567e:	d003      	beq.n	8005688 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8005686:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005688:	887b      	ldrh	r3, [r7, #2]
 800568a:	2b10      	cmp	r3, #16
 800568c:	d103      	bne.n	8005696 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005694:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005696:	887b      	ldrh	r3, [r7, #2]
 8005698:	2b20      	cmp	r3, #32
 800569a:	d103      	bne.n	80056a4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80056a2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80056a4:	887b      	ldrh	r3, [r7, #2]
 80056a6:	2b40      	cmp	r3, #64	@ 0x40
 80056a8:	d103      	bne.n	80056b2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056b0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6819      	ldr	r1, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68fa      	ldr	r2, [r7, #12]
 80056be:	430a      	orrs	r2, r1
 80056c0:	601a      	str	r2, [r3, #0]
}
 80056c2:	bf00      	nop
 80056c4:	3714      	adds	r7, #20
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr
 80056ce:	bf00      	nop
 80056d0:	0800440b 	.word	0x0800440b
 80056d4:	08004851 	.word	0x08004851
 80056d8:	080045f1 	.word	0x080045f1

080056dc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	460b      	mov	r3, r1
 80056e6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80056e8:	2300      	movs	r3, #0
 80056ea:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80056ec:	887b      	ldrh	r3, [r7, #2]
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00f      	beq.n	8005716 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 80056fc:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005704:	b2db      	uxtb	r3, r3
 8005706:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800570a:	2b28      	cmp	r3, #40	@ 0x28
 800570c:	d003      	beq.n	8005716 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005714:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005716:	887b      	ldrh	r3, [r7, #2]
 8005718:	f003 0302 	and.w	r3, r3, #2
 800571c:	2b00      	cmp	r3, #0
 800571e:	d00f      	beq.n	8005740 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8005726:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800572e:	b2db      	uxtb	r3, r3
 8005730:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005734:	2b28      	cmp	r3, #40	@ 0x28
 8005736:	d003      	beq.n	8005740 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800573e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005740:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005744:	2b00      	cmp	r3, #0
 8005746:	da03      	bge.n	8005750 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800574e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005750:	887b      	ldrh	r3, [r7, #2]
 8005752:	2b10      	cmp	r3, #16
 8005754:	d103      	bne.n	800575e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800575c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800575e:	887b      	ldrh	r3, [r7, #2]
 8005760:	2b20      	cmp	r3, #32
 8005762:	d103      	bne.n	800576c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f043 0320 	orr.w	r3, r3, #32
 800576a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800576c:	887b      	ldrh	r3, [r7, #2]
 800576e:	2b40      	cmp	r3, #64	@ 0x40
 8005770:	d103      	bne.n	800577a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005778:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6819      	ldr	r1, [r3, #0]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	43da      	mvns	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	400a      	ands	r2, r1
 800578a:	601a      	str	r2, [r3, #0]
}
 800578c:	bf00      	nop
 800578e:	3714      	adds	r7, #20
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b20      	cmp	r3, #32
 80057ac:	d138      	bne.n	8005820 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d101      	bne.n	80057bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80057b8:	2302      	movs	r3, #2
 80057ba:	e032      	b.n	8005822 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2224      	movs	r2, #36	@ 0x24
 80057c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f022 0201 	bic.w	r2, r2, #1
 80057da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80057ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6819      	ldr	r1, [r3, #0]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	683a      	ldr	r2, [r7, #0]
 80057f8:	430a      	orrs	r2, r1
 80057fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f042 0201 	orr.w	r2, r2, #1
 800580a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2220      	movs	r2, #32
 8005810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800581c:	2300      	movs	r3, #0
 800581e:	e000      	b.n	8005822 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005820:	2302      	movs	r3, #2
  }
}
 8005822:	4618      	mov	r0, r3
 8005824:	370c      	adds	r7, #12
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr

0800582e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800582e:	b480      	push	{r7}
 8005830:	b085      	sub	sp, #20
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
 8005836:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800583e:	b2db      	uxtb	r3, r3
 8005840:	2b20      	cmp	r3, #32
 8005842:	d139      	bne.n	80058b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800584a:	2b01      	cmp	r3, #1
 800584c:	d101      	bne.n	8005852 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800584e:	2302      	movs	r3, #2
 8005850:	e033      	b.n	80058ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2224      	movs	r2, #36	@ 0x24
 800585e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 0201 	bic.w	r2, r2, #1
 8005870:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005880:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	021b      	lsls	r3, r3, #8
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	4313      	orrs	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f042 0201 	orr.w	r2, r2, #1
 80058a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80058b4:	2300      	movs	r3, #0
 80058b6:	e000      	b.n	80058ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80058b8:	2302      	movs	r3, #2
  }
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3714      	adds	r7, #20
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
	...

080058c8 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b085      	sub	sp, #20
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005900 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80058d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058d4:	4a0a      	ldr	r2, [pc, #40]	@ (8005900 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80058d6:	f043 0301 	orr.w	r3, r3, #1
 80058da:	6613      	str	r3, [r2, #96]	@ 0x60
 80058dc:	4b08      	ldr	r3, [pc, #32]	@ (8005900 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80058de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058e0:	f003 0301 	and.w	r3, r3, #1
 80058e4:	60fb      	str	r3, [r7, #12]
 80058e6:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80058e8:	4b06      	ldr	r3, [pc, #24]	@ (8005904 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	4905      	ldr	r1, [pc, #20]	@ (8005904 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	604b      	str	r3, [r1, #4]
}
 80058f4:	bf00      	nop
 80058f6:	3714      	adds	r7, #20
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr
 8005900:	40021000 	.word	0x40021000
 8005904:	40010000 	.word	0x40010000

08005908 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005908:	b480      	push	{r7}
 800590a:	b085      	sub	sp, #20
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d141      	bne.n	800599a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005916:	4b4b      	ldr	r3, [pc, #300]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800591e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005922:	d131      	bne.n	8005988 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005924:	4b47      	ldr	r3, [pc, #284]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800592a:	4a46      	ldr	r2, [pc, #280]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800592c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005930:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005934:	4b43      	ldr	r3, [pc, #268]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800593c:	4a41      	ldr	r2, [pc, #260]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800593e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005942:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005944:	4b40      	ldr	r3, [pc, #256]	@ (8005a48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2232      	movs	r2, #50	@ 0x32
 800594a:	fb02 f303 	mul.w	r3, r2, r3
 800594e:	4a3f      	ldr	r2, [pc, #252]	@ (8005a4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005950:	fba2 2303 	umull	r2, r3, r2, r3
 8005954:	0c9b      	lsrs	r3, r3, #18
 8005956:	3301      	adds	r3, #1
 8005958:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800595a:	e002      	b.n	8005962 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	3b01      	subs	r3, #1
 8005960:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005962:	4b38      	ldr	r3, [pc, #224]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800596a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800596e:	d102      	bne.n	8005976 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1f2      	bne.n	800595c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005976:	4b33      	ldr	r3, [pc, #204]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800597e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005982:	d158      	bne.n	8005a36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e057      	b.n	8005a38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005988:	4b2e      	ldr	r3, [pc, #184]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800598a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800598e:	4a2d      	ldr	r2, [pc, #180]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005990:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005994:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005998:	e04d      	b.n	8005a36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059a0:	d141      	bne.n	8005a26 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80059a2:	4b28      	ldr	r3, [pc, #160]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80059aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059ae:	d131      	bne.n	8005a14 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80059b0:	4b24      	ldr	r3, [pc, #144]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059b6:	4a23      	ldr	r2, [pc, #140]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80059c0:	4b20      	ldr	r3, [pc, #128]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80059c8:	4a1e      	ldr	r2, [pc, #120]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80059ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80059d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005a48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2232      	movs	r2, #50	@ 0x32
 80059d6:	fb02 f303 	mul.w	r3, r2, r3
 80059da:	4a1c      	ldr	r2, [pc, #112]	@ (8005a4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80059dc:	fba2 2303 	umull	r2, r3, r2, r3
 80059e0:	0c9b      	lsrs	r3, r3, #18
 80059e2:	3301      	adds	r3, #1
 80059e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80059e6:	e002      	b.n	80059ee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	3b01      	subs	r3, #1
 80059ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80059ee:	4b15      	ldr	r3, [pc, #84]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059fa:	d102      	bne.n	8005a02 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1f2      	bne.n	80059e8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005a02:	4b10      	ldr	r3, [pc, #64]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a0e:	d112      	bne.n	8005a36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e011      	b.n	8005a38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005a14:	4b0b      	ldr	r3, [pc, #44]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005a24:	e007      	b.n	8005a36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005a26:	4b07      	ldr	r3, [pc, #28]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005a2e:	4a05      	ldr	r2, [pc, #20]	@ (8005a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a30:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005a34:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr
 8005a44:	40007000 	.word	0x40007000
 8005a48:	200000c8 	.word	0x200000c8
 8005a4c:	431bde83 	.word	0x431bde83

08005a50 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005a50:	b480      	push	{r7}
 8005a52:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005a54:	4b05      	ldr	r3, [pc, #20]	@ (8005a6c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	4a04      	ldr	r2, [pc, #16]	@ (8005a6c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005a5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a5e:	6093      	str	r3, [r2, #8]
}
 8005a60:	bf00      	nop
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	40007000 	.word	0x40007000

08005a70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b088      	sub	sp, #32
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e2fe      	b.n	8006080 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d075      	beq.n	8005b7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a8e:	4b97      	ldr	r3, [pc, #604]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f003 030c 	and.w	r3, r3, #12
 8005a96:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a98:	4b94      	ldr	r3, [pc, #592]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	f003 0303 	and.w	r3, r3, #3
 8005aa0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	2b0c      	cmp	r3, #12
 8005aa6:	d102      	bne.n	8005aae <HAL_RCC_OscConfig+0x3e>
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	2b03      	cmp	r3, #3
 8005aac:	d002      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x44>
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	2b08      	cmp	r3, #8
 8005ab2:	d10b      	bne.n	8005acc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab4:	4b8d      	ldr	r3, [pc, #564]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d05b      	beq.n	8005b78 <HAL_RCC_OscConfig+0x108>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d157      	bne.n	8005b78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e2d9      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ad4:	d106      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x74>
 8005ad6:	4b85      	ldr	r3, [pc, #532]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a84      	ldr	r2, [pc, #528]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ae0:	6013      	str	r3, [r2, #0]
 8005ae2:	e01d      	b.n	8005b20 <HAL_RCC_OscConfig+0xb0>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005aec:	d10c      	bne.n	8005b08 <HAL_RCC_OscConfig+0x98>
 8005aee:	4b7f      	ldr	r3, [pc, #508]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a7e      	ldr	r2, [pc, #504]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005af4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005af8:	6013      	str	r3, [r2, #0]
 8005afa:	4b7c      	ldr	r3, [pc, #496]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a7b      	ldr	r2, [pc, #492]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	e00b      	b.n	8005b20 <HAL_RCC_OscConfig+0xb0>
 8005b08:	4b78      	ldr	r3, [pc, #480]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a77      	ldr	r2, [pc, #476]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005b0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b12:	6013      	str	r3, [r2, #0]
 8005b14:	4b75      	ldr	r3, [pc, #468]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a74      	ldr	r2, [pc, #464]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005b1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d013      	beq.n	8005b50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b28:	f7fc fc18 	bl	800235c <HAL_GetTick>
 8005b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b2e:	e008      	b.n	8005b42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b30:	f7fc fc14 	bl	800235c <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	2b64      	cmp	r3, #100	@ 0x64
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e29e      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b42:	4b6a      	ldr	r3, [pc, #424]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d0f0      	beq.n	8005b30 <HAL_RCC_OscConfig+0xc0>
 8005b4e:	e014      	b.n	8005b7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b50:	f7fc fc04 	bl	800235c <HAL_GetTick>
 8005b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b56:	e008      	b.n	8005b6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b58:	f7fc fc00 	bl	800235c <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	2b64      	cmp	r3, #100	@ 0x64
 8005b64:	d901      	bls.n	8005b6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e28a      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b6a:	4b60      	ldr	r3, [pc, #384]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1f0      	bne.n	8005b58 <HAL_RCC_OscConfig+0xe8>
 8005b76:	e000      	b.n	8005b7a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d075      	beq.n	8005c72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b86:	4b59      	ldr	r3, [pc, #356]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 030c 	and.w	r3, r3, #12
 8005b8e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005b90:	4b56      	ldr	r3, [pc, #344]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f003 0303 	and.w	r3, r3, #3
 8005b98:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	2b0c      	cmp	r3, #12
 8005b9e:	d102      	bne.n	8005ba6 <HAL_RCC_OscConfig+0x136>
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d002      	beq.n	8005bac <HAL_RCC_OscConfig+0x13c>
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	2b04      	cmp	r3, #4
 8005baa:	d11f      	bne.n	8005bec <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bac:	4b4f      	ldr	r3, [pc, #316]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d005      	beq.n	8005bc4 <HAL_RCC_OscConfig+0x154>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d101      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e25d      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bc4:	4b49      	ldr	r3, [pc, #292]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	691b      	ldr	r3, [r3, #16]
 8005bd0:	061b      	lsls	r3, r3, #24
 8005bd2:	4946      	ldr	r1, [pc, #280]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005bd8:	4b45      	ldr	r3, [pc, #276]	@ (8005cf0 <HAL_RCC_OscConfig+0x280>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7fc fb71 	bl	80022c4 <HAL_InitTick>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d043      	beq.n	8005c70 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e249      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d023      	beq.n	8005c3c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bf4:	4b3d      	ldr	r3, [pc, #244]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a3c      	ldr	r2, [pc, #240]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005bfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c00:	f7fc fbac 	bl	800235c <HAL_GetTick>
 8005c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c06:	e008      	b.n	8005c1a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c08:	f7fc fba8 	bl	800235c <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	d901      	bls.n	8005c1a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e232      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c1a:	4b34      	ldr	r3, [pc, #208]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d0f0      	beq.n	8005c08 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c26:	4b31      	ldr	r3, [pc, #196]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	061b      	lsls	r3, r3, #24
 8005c34:	492d      	ldr	r1, [pc, #180]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	604b      	str	r3, [r1, #4]
 8005c3a:	e01a      	b.n	8005c72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a2a      	ldr	r2, [pc, #168]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005c42:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c48:	f7fc fb88 	bl	800235c <HAL_GetTick>
 8005c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c4e:	e008      	b.n	8005c62 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c50:	f7fc fb84 	bl	800235c <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e20e      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c62:	4b22      	ldr	r3, [pc, #136]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1f0      	bne.n	8005c50 <HAL_RCC_OscConfig+0x1e0>
 8005c6e:	e000      	b.n	8005c72 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c70:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0308 	and.w	r3, r3, #8
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d041      	beq.n	8005d02 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d01c      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c86:	4b19      	ldr	r3, [pc, #100]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005c88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c8c:	4a17      	ldr	r2, [pc, #92]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005c8e:	f043 0301 	orr.w	r3, r3, #1
 8005c92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c96:	f7fc fb61 	bl	800235c <HAL_GetTick>
 8005c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c9c:	e008      	b.n	8005cb0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c9e:	f7fc fb5d 	bl	800235c <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	2b02      	cmp	r3, #2
 8005caa:	d901      	bls.n	8005cb0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e1e7      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005cb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cb6:	f003 0302 	and.w	r3, r3, #2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d0ef      	beq.n	8005c9e <HAL_RCC_OscConfig+0x22e>
 8005cbe:	e020      	b.n	8005d02 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cc6:	4a09      	ldr	r2, [pc, #36]	@ (8005cec <HAL_RCC_OscConfig+0x27c>)
 8005cc8:	f023 0301 	bic.w	r3, r3, #1
 8005ccc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cd0:	f7fc fb44 	bl	800235c <HAL_GetTick>
 8005cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005cd6:	e00d      	b.n	8005cf4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cd8:	f7fc fb40 	bl	800235c <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d906      	bls.n	8005cf4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e1ca      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
 8005cea:	bf00      	nop
 8005cec:	40021000 	.word	0x40021000
 8005cf0:	200000cc 	.word	0x200000cc
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005cf4:	4b8c      	ldr	r3, [pc, #560]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cfa:	f003 0302 	and.w	r3, r3, #2
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1ea      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0304 	and.w	r3, r3, #4
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f000 80a6 	beq.w	8005e5c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d10:	2300      	movs	r3, #0
 8005d12:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005d14:	4b84      	ldr	r3, [pc, #528]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d101      	bne.n	8005d24 <HAL_RCC_OscConfig+0x2b4>
 8005d20:	2301      	movs	r3, #1
 8005d22:	e000      	b.n	8005d26 <HAL_RCC_OscConfig+0x2b6>
 8005d24:	2300      	movs	r3, #0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00d      	beq.n	8005d46 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d2a:	4b7f      	ldr	r3, [pc, #508]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d2e:	4a7e      	ldr	r2, [pc, #504]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005d30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d34:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d36:	4b7c      	ldr	r3, [pc, #496]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005d42:	2301      	movs	r3, #1
 8005d44:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d46:	4b79      	ldr	r3, [pc, #484]	@ (8005f2c <HAL_RCC_OscConfig+0x4bc>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d118      	bne.n	8005d84 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d52:	4b76      	ldr	r3, [pc, #472]	@ (8005f2c <HAL_RCC_OscConfig+0x4bc>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a75      	ldr	r2, [pc, #468]	@ (8005f2c <HAL_RCC_OscConfig+0x4bc>)
 8005d58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d5e:	f7fc fafd 	bl	800235c <HAL_GetTick>
 8005d62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d64:	e008      	b.n	8005d78 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d66:	f7fc faf9 	bl	800235c <HAL_GetTick>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	1ad3      	subs	r3, r2, r3
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d901      	bls.n	8005d78 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005d74:	2303      	movs	r3, #3
 8005d76:	e183      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d78:	4b6c      	ldr	r3, [pc, #432]	@ (8005f2c <HAL_RCC_OscConfig+0x4bc>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d0f0      	beq.n	8005d66 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d108      	bne.n	8005d9e <HAL_RCC_OscConfig+0x32e>
 8005d8c:	4b66      	ldr	r3, [pc, #408]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d92:	4a65      	ldr	r2, [pc, #404]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005d94:	f043 0301 	orr.w	r3, r3, #1
 8005d98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d9c:	e024      	b.n	8005de8 <HAL_RCC_OscConfig+0x378>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	2b05      	cmp	r3, #5
 8005da4:	d110      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x358>
 8005da6:	4b60      	ldr	r3, [pc, #384]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dac:	4a5e      	ldr	r2, [pc, #376]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005dae:	f043 0304 	orr.w	r3, r3, #4
 8005db2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005db6:	4b5c      	ldr	r3, [pc, #368]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dbc:	4a5a      	ldr	r2, [pc, #360]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005dbe:	f043 0301 	orr.w	r3, r3, #1
 8005dc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005dc6:	e00f      	b.n	8005de8 <HAL_RCC_OscConfig+0x378>
 8005dc8:	4b57      	ldr	r3, [pc, #348]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dce:	4a56      	ldr	r2, [pc, #344]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005dd0:	f023 0301 	bic.w	r3, r3, #1
 8005dd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005dd8:	4b53      	ldr	r3, [pc, #332]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dde:	4a52      	ldr	r2, [pc, #328]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005de0:	f023 0304 	bic.w	r3, r3, #4
 8005de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d016      	beq.n	8005e1e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005df0:	f7fc fab4 	bl	800235c <HAL_GetTick>
 8005df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005df6:	e00a      	b.n	8005e0e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005df8:	f7fc fab0 	bl	800235c <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d901      	bls.n	8005e0e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	e138      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e0e:	4b46      	ldr	r3, [pc, #280]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d0ed      	beq.n	8005df8 <HAL_RCC_OscConfig+0x388>
 8005e1c:	e015      	b.n	8005e4a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e1e:	f7fc fa9d 	bl	800235c <HAL_GetTick>
 8005e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e24:	e00a      	b.n	8005e3c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e26:	f7fc fa99 	bl	800235c <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d901      	bls.n	8005e3c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e121      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e3c:	4b3a      	ldr	r3, [pc, #232]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e42:	f003 0302 	and.w	r3, r3, #2
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1ed      	bne.n	8005e26 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e4a:	7ffb      	ldrb	r3, [r7, #31]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d105      	bne.n	8005e5c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e50:	4b35      	ldr	r3, [pc, #212]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e54:	4a34      	ldr	r2, [pc, #208]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005e56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e5a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0320 	and.w	r3, r3, #32
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d03c      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d01c      	beq.n	8005eaa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e70:	4b2d      	ldr	r3, [pc, #180]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005e72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e76:	4a2c      	ldr	r2, [pc, #176]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005e78:	f043 0301 	orr.w	r3, r3, #1
 8005e7c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e80:	f7fc fa6c 	bl	800235c <HAL_GetTick>
 8005e84:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e86:	e008      	b.n	8005e9a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e88:	f7fc fa68 	bl	800235c <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d901      	bls.n	8005e9a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005e96:	2303      	movs	r3, #3
 8005e98:	e0f2      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e9a:	4b23      	ldr	r3, [pc, #140]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005e9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ea0:	f003 0302 	and.w	r3, r3, #2
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d0ef      	beq.n	8005e88 <HAL_RCC_OscConfig+0x418>
 8005ea8:	e01b      	b.n	8005ee2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005eaa:	4b1f      	ldr	r3, [pc, #124]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005eac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005eb0:	4a1d      	ldr	r2, [pc, #116]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005eb2:	f023 0301 	bic.w	r3, r3, #1
 8005eb6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eba:	f7fc fa4f 	bl	800235c <HAL_GetTick>
 8005ebe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ec0:	e008      	b.n	8005ed4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ec2:	f7fc fa4b 	bl	800235c <HAL_GetTick>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	1ad3      	subs	r3, r2, r3
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d901      	bls.n	8005ed4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	e0d5      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ed4:	4b14      	ldr	r3, [pc, #80]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005ed6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005eda:	f003 0302 	and.w	r3, r3, #2
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1ef      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	69db      	ldr	r3, [r3, #28]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	f000 80c9 	beq.w	800607e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005eec:	4b0e      	ldr	r3, [pc, #56]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f003 030c 	and.w	r3, r3, #12
 8005ef4:	2b0c      	cmp	r3, #12
 8005ef6:	f000 8083 	beq.w	8006000 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	69db      	ldr	r3, [r3, #28]
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	d15e      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f02:	4b09      	ldr	r3, [pc, #36]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a08      	ldr	r2, [pc, #32]	@ (8005f28 <HAL_RCC_OscConfig+0x4b8>)
 8005f08:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f0e:	f7fc fa25 	bl	800235c <HAL_GetTick>
 8005f12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f14:	e00c      	b.n	8005f30 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f16:	f7fc fa21 	bl	800235c <HAL_GetTick>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d905      	bls.n	8005f30 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e0ab      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
 8005f28:	40021000 	.word	0x40021000
 8005f2c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f30:	4b55      	ldr	r3, [pc, #340]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1ec      	bne.n	8005f16 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f3c:	4b52      	ldr	r3, [pc, #328]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005f3e:	68da      	ldr	r2, [r3, #12]
 8005f40:	4b52      	ldr	r3, [pc, #328]	@ (800608c <HAL_RCC_OscConfig+0x61c>)
 8005f42:	4013      	ands	r3, r2
 8005f44:	687a      	ldr	r2, [r7, #4]
 8005f46:	6a11      	ldr	r1, [r2, #32]
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f4c:	3a01      	subs	r2, #1
 8005f4e:	0112      	lsls	r2, r2, #4
 8005f50:	4311      	orrs	r1, r2
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005f56:	0212      	lsls	r2, r2, #8
 8005f58:	4311      	orrs	r1, r2
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005f5e:	0852      	lsrs	r2, r2, #1
 8005f60:	3a01      	subs	r2, #1
 8005f62:	0552      	lsls	r2, r2, #21
 8005f64:	4311      	orrs	r1, r2
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005f6a:	0852      	lsrs	r2, r2, #1
 8005f6c:	3a01      	subs	r2, #1
 8005f6e:	0652      	lsls	r2, r2, #25
 8005f70:	4311      	orrs	r1, r2
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005f76:	06d2      	lsls	r2, r2, #27
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	4943      	ldr	r1, [pc, #268]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f80:	4b41      	ldr	r3, [pc, #260]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a40      	ldr	r2, [pc, #256]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005f86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f8a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f8c:	4b3e      	ldr	r3, [pc, #248]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	4a3d      	ldr	r2, [pc, #244]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005f92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f96:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f98:	f7fc f9e0 	bl	800235c <HAL_GetTick>
 8005f9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f9e:	e008      	b.n	8005fb2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fa0:	f7fc f9dc 	bl	800235c <HAL_GetTick>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	d901      	bls.n	8005fb2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	e066      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fb2:	4b35      	ldr	r3, [pc, #212]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d0f0      	beq.n	8005fa0 <HAL_RCC_OscConfig+0x530>
 8005fbe:	e05e      	b.n	800607e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fc0:	4b31      	ldr	r3, [pc, #196]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a30      	ldr	r2, [pc, #192]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005fc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fcc:	f7fc f9c6 	bl	800235c <HAL_GetTick>
 8005fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fd2:	e008      	b.n	8005fe6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fd4:	f7fc f9c2 	bl	800235c <HAL_GetTick>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d901      	bls.n	8005fe6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	e04c      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fe6:	4b28      	ldr	r3, [pc, #160]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1f0      	bne.n	8005fd4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005ff2:	4b25      	ldr	r3, [pc, #148]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005ff4:	68da      	ldr	r2, [r3, #12]
 8005ff6:	4924      	ldr	r1, [pc, #144]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 8005ff8:	4b25      	ldr	r3, [pc, #148]	@ (8006090 <HAL_RCC_OscConfig+0x620>)
 8005ffa:	4013      	ands	r3, r2
 8005ffc:	60cb      	str	r3, [r1, #12]
 8005ffe:	e03e      	b.n	800607e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	69db      	ldr	r3, [r3, #28]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d101      	bne.n	800600c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e039      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800600c:	4b1e      	ldr	r3, [pc, #120]	@ (8006088 <HAL_RCC_OscConfig+0x618>)
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	f003 0203 	and.w	r2, r3, #3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6a1b      	ldr	r3, [r3, #32]
 800601c:	429a      	cmp	r2, r3
 800601e:	d12c      	bne.n	800607a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602a:	3b01      	subs	r3, #1
 800602c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800602e:	429a      	cmp	r2, r3
 8006030:	d123      	bne.n	800607a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800603e:	429a      	cmp	r2, r3
 8006040:	d11b      	bne.n	800607a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800604c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800604e:	429a      	cmp	r2, r3
 8006050:	d113      	bne.n	800607a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800605c:	085b      	lsrs	r3, r3, #1
 800605e:	3b01      	subs	r3, #1
 8006060:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006062:	429a      	cmp	r2, r3
 8006064:	d109      	bne.n	800607a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006070:	085b      	lsrs	r3, r3, #1
 8006072:	3b01      	subs	r3, #1
 8006074:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006076:	429a      	cmp	r2, r3
 8006078:	d001      	beq.n	800607e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e000      	b.n	8006080 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	3720      	adds	r7, #32
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	40021000 	.word	0x40021000
 800608c:	019f800c 	.word	0x019f800c
 8006090:	feeefffc 	.word	0xfeeefffc

08006094 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b086      	sub	sp, #24
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800609e:	2300      	movs	r3, #0
 80060a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d101      	bne.n	80060ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	e11e      	b.n	80062ea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80060ac:	4b91      	ldr	r3, [pc, #580]	@ (80062f4 <HAL_RCC_ClockConfig+0x260>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 030f 	and.w	r3, r3, #15
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d910      	bls.n	80060dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ba:	4b8e      	ldr	r3, [pc, #568]	@ (80062f4 <HAL_RCC_ClockConfig+0x260>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f023 020f 	bic.w	r2, r3, #15
 80060c2:	498c      	ldr	r1, [pc, #560]	@ (80062f4 <HAL_RCC_ClockConfig+0x260>)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060ca:	4b8a      	ldr	r3, [pc, #552]	@ (80062f4 <HAL_RCC_ClockConfig+0x260>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 030f 	and.w	r3, r3, #15
 80060d2:	683a      	ldr	r2, [r7, #0]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d001      	beq.n	80060dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e106      	b.n	80062ea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f003 0301 	and.w	r3, r3, #1
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d073      	beq.n	80061d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	2b03      	cmp	r3, #3
 80060ee:	d129      	bne.n	8006144 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060f0:	4b81      	ldr	r3, [pc, #516]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d101      	bne.n	8006100 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	e0f4      	b.n	80062ea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006100:	f000 f99e 	bl	8006440 <RCC_GetSysClockFreqFromPLLSource>
 8006104:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	4a7c      	ldr	r2, [pc, #496]	@ (80062fc <HAL_RCC_ClockConfig+0x268>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d93f      	bls.n	800618e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800610e:	4b7a      	ldr	r3, [pc, #488]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d009      	beq.n	800612e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006122:	2b00      	cmp	r3, #0
 8006124:	d033      	beq.n	800618e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800612a:	2b00      	cmp	r3, #0
 800612c:	d12f      	bne.n	800618e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800612e:	4b72      	ldr	r3, [pc, #456]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006136:	4a70      	ldr	r2, [pc, #448]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 8006138:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800613c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800613e:	2380      	movs	r3, #128	@ 0x80
 8006140:	617b      	str	r3, [r7, #20]
 8006142:	e024      	b.n	800618e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	2b02      	cmp	r3, #2
 800614a:	d107      	bne.n	800615c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800614c:	4b6a      	ldr	r3, [pc, #424]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d109      	bne.n	800616c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e0c6      	b.n	80062ea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800615c:	4b66      	ldr	r3, [pc, #408]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006164:	2b00      	cmp	r3, #0
 8006166:	d101      	bne.n	800616c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e0be      	b.n	80062ea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800616c:	f000 f8ce 	bl	800630c <HAL_RCC_GetSysClockFreq>
 8006170:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	4a61      	ldr	r2, [pc, #388]	@ (80062fc <HAL_RCC_ClockConfig+0x268>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d909      	bls.n	800618e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800617a:	4b5f      	ldr	r3, [pc, #380]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006182:	4a5d      	ldr	r2, [pc, #372]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 8006184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006188:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800618a:	2380      	movs	r3, #128	@ 0x80
 800618c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800618e:	4b5a      	ldr	r3, [pc, #360]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f023 0203 	bic.w	r2, r3, #3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	4957      	ldr	r1, [pc, #348]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 800619c:	4313      	orrs	r3, r2
 800619e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061a0:	f7fc f8dc 	bl	800235c <HAL_GetTick>
 80061a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061a6:	e00a      	b.n	80061be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061a8:	f7fc f8d8 	bl	800235c <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d901      	bls.n	80061be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e095      	b.n	80062ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061be:	4b4e      	ldr	r3, [pc, #312]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	f003 020c 	and.w	r2, r3, #12
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d1eb      	bne.n	80061a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 0302 	and.w	r3, r3, #2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d023      	beq.n	8006224 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0304 	and.w	r3, r3, #4
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d005      	beq.n	80061f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061e8:	4b43      	ldr	r3, [pc, #268]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	4a42      	ldr	r2, [pc, #264]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 80061ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80061f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0308 	and.w	r3, r3, #8
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d007      	beq.n	8006210 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006200:	4b3d      	ldr	r3, [pc, #244]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006208:	4a3b      	ldr	r2, [pc, #236]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 800620a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800620e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006210:	4b39      	ldr	r3, [pc, #228]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	4936      	ldr	r1, [pc, #216]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 800621e:	4313      	orrs	r3, r2
 8006220:	608b      	str	r3, [r1, #8]
 8006222:	e008      	b.n	8006236 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	2b80      	cmp	r3, #128	@ 0x80
 8006228:	d105      	bne.n	8006236 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800622a:	4b33      	ldr	r3, [pc, #204]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	4a32      	ldr	r2, [pc, #200]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 8006230:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006234:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006236:	4b2f      	ldr	r3, [pc, #188]	@ (80062f4 <HAL_RCC_ClockConfig+0x260>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 030f 	and.w	r3, r3, #15
 800623e:	683a      	ldr	r2, [r7, #0]
 8006240:	429a      	cmp	r2, r3
 8006242:	d21d      	bcs.n	8006280 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006244:	4b2b      	ldr	r3, [pc, #172]	@ (80062f4 <HAL_RCC_ClockConfig+0x260>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f023 020f 	bic.w	r2, r3, #15
 800624c:	4929      	ldr	r1, [pc, #164]	@ (80062f4 <HAL_RCC_ClockConfig+0x260>)
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	4313      	orrs	r3, r2
 8006252:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006254:	f7fc f882 	bl	800235c <HAL_GetTick>
 8006258:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800625a:	e00a      	b.n	8006272 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800625c:	f7fc f87e 	bl	800235c <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	f241 3288 	movw	r2, #5000	@ 0x1388
 800626a:	4293      	cmp	r3, r2
 800626c:	d901      	bls.n	8006272 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800626e:	2303      	movs	r3, #3
 8006270:	e03b      	b.n	80062ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006272:	4b20      	ldr	r3, [pc, #128]	@ (80062f4 <HAL_RCC_ClockConfig+0x260>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f003 030f 	and.w	r3, r3, #15
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	429a      	cmp	r2, r3
 800627e:	d1ed      	bne.n	800625c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0304 	and.w	r3, r3, #4
 8006288:	2b00      	cmp	r3, #0
 800628a:	d008      	beq.n	800629e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800628c:	4b1a      	ldr	r3, [pc, #104]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	4917      	ldr	r1, [pc, #92]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 800629a:	4313      	orrs	r3, r2
 800629c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0308 	and.w	r3, r3, #8
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d009      	beq.n	80062be <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062aa:	4b13      	ldr	r3, [pc, #76]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	00db      	lsls	r3, r3, #3
 80062b8:	490f      	ldr	r1, [pc, #60]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 80062ba:	4313      	orrs	r3, r2
 80062bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80062be:	f000 f825 	bl	800630c <HAL_RCC_GetSysClockFreq>
 80062c2:	4602      	mov	r2, r0
 80062c4:	4b0c      	ldr	r3, [pc, #48]	@ (80062f8 <HAL_RCC_ClockConfig+0x264>)
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	091b      	lsrs	r3, r3, #4
 80062ca:	f003 030f 	and.w	r3, r3, #15
 80062ce:	490c      	ldr	r1, [pc, #48]	@ (8006300 <HAL_RCC_ClockConfig+0x26c>)
 80062d0:	5ccb      	ldrb	r3, [r1, r3]
 80062d2:	f003 031f 	and.w	r3, r3, #31
 80062d6:	fa22 f303 	lsr.w	r3, r2, r3
 80062da:	4a0a      	ldr	r2, [pc, #40]	@ (8006304 <HAL_RCC_ClockConfig+0x270>)
 80062dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80062de:	4b0a      	ldr	r3, [pc, #40]	@ (8006308 <HAL_RCC_ClockConfig+0x274>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f7fb ffee 	bl	80022c4 <HAL_InitTick>
 80062e8:	4603      	mov	r3, r0
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	40022000 	.word	0x40022000
 80062f8:	40021000 	.word	0x40021000
 80062fc:	04c4b400 	.word	0x04c4b400
 8006300:	08008360 	.word	0x08008360
 8006304:	200000c8 	.word	0x200000c8
 8006308:	200000cc 	.word	0x200000cc

0800630c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800630c:	b480      	push	{r7}
 800630e:	b087      	sub	sp, #28
 8006310:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006312:	4b2c      	ldr	r3, [pc, #176]	@ (80063c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f003 030c 	and.w	r3, r3, #12
 800631a:	2b04      	cmp	r3, #4
 800631c:	d102      	bne.n	8006324 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800631e:	4b2a      	ldr	r3, [pc, #168]	@ (80063c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006320:	613b      	str	r3, [r7, #16]
 8006322:	e047      	b.n	80063b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006324:	4b27      	ldr	r3, [pc, #156]	@ (80063c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f003 030c 	and.w	r3, r3, #12
 800632c:	2b08      	cmp	r3, #8
 800632e:	d102      	bne.n	8006336 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006330:	4b26      	ldr	r3, [pc, #152]	@ (80063cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006332:	613b      	str	r3, [r7, #16]
 8006334:	e03e      	b.n	80063b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006336:	4b23      	ldr	r3, [pc, #140]	@ (80063c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f003 030c 	and.w	r3, r3, #12
 800633e:	2b0c      	cmp	r3, #12
 8006340:	d136      	bne.n	80063b0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006342:	4b20      	ldr	r3, [pc, #128]	@ (80063c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	f003 0303 	and.w	r3, r3, #3
 800634a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800634c:	4b1d      	ldr	r3, [pc, #116]	@ (80063c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	091b      	lsrs	r3, r3, #4
 8006352:	f003 030f 	and.w	r3, r3, #15
 8006356:	3301      	adds	r3, #1
 8006358:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2b03      	cmp	r3, #3
 800635e:	d10c      	bne.n	800637a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006360:	4a1a      	ldr	r2, [pc, #104]	@ (80063cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	fbb2 f3f3 	udiv	r3, r2, r3
 8006368:	4a16      	ldr	r2, [pc, #88]	@ (80063c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800636a:	68d2      	ldr	r2, [r2, #12]
 800636c:	0a12      	lsrs	r2, r2, #8
 800636e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006372:	fb02 f303 	mul.w	r3, r2, r3
 8006376:	617b      	str	r3, [r7, #20]
      break;
 8006378:	e00c      	b.n	8006394 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800637a:	4a13      	ldr	r2, [pc, #76]	@ (80063c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006382:	4a10      	ldr	r2, [pc, #64]	@ (80063c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006384:	68d2      	ldr	r2, [r2, #12]
 8006386:	0a12      	lsrs	r2, r2, #8
 8006388:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800638c:	fb02 f303 	mul.w	r3, r2, r3
 8006390:	617b      	str	r3, [r7, #20]
      break;
 8006392:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006394:	4b0b      	ldr	r3, [pc, #44]	@ (80063c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	0e5b      	lsrs	r3, r3, #25
 800639a:	f003 0303 	and.w	r3, r3, #3
 800639e:	3301      	adds	r3, #1
 80063a0:	005b      	lsls	r3, r3, #1
 80063a2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ac:	613b      	str	r3, [r7, #16]
 80063ae:	e001      	b.n	80063b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80063b0:	2300      	movs	r3, #0
 80063b2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80063b4:	693b      	ldr	r3, [r7, #16]
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	371c      	adds	r7, #28
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop
 80063c4:	40021000 	.word	0x40021000
 80063c8:	00f42400 	.word	0x00f42400
 80063cc:	007a1200 	.word	0x007a1200

080063d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063d0:	b480      	push	{r7}
 80063d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063d4:	4b03      	ldr	r3, [pc, #12]	@ (80063e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80063d6:	681b      	ldr	r3, [r3, #0]
}
 80063d8:	4618      	mov	r0, r3
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop
 80063e4:	200000c8 	.word	0x200000c8

080063e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80063ec:	f7ff fff0 	bl	80063d0 <HAL_RCC_GetHCLKFreq>
 80063f0:	4602      	mov	r2, r0
 80063f2:	4b06      	ldr	r3, [pc, #24]	@ (800640c <HAL_RCC_GetPCLK1Freq+0x24>)
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	0a1b      	lsrs	r3, r3, #8
 80063f8:	f003 0307 	and.w	r3, r3, #7
 80063fc:	4904      	ldr	r1, [pc, #16]	@ (8006410 <HAL_RCC_GetPCLK1Freq+0x28>)
 80063fe:	5ccb      	ldrb	r3, [r1, r3]
 8006400:	f003 031f 	and.w	r3, r3, #31
 8006404:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006408:	4618      	mov	r0, r3
 800640a:	bd80      	pop	{r7, pc}
 800640c:	40021000 	.word	0x40021000
 8006410:	08008370 	.word	0x08008370

08006414 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006418:	f7ff ffda 	bl	80063d0 <HAL_RCC_GetHCLKFreq>
 800641c:	4602      	mov	r2, r0
 800641e:	4b06      	ldr	r3, [pc, #24]	@ (8006438 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	0adb      	lsrs	r3, r3, #11
 8006424:	f003 0307 	and.w	r3, r3, #7
 8006428:	4904      	ldr	r1, [pc, #16]	@ (800643c <HAL_RCC_GetPCLK2Freq+0x28>)
 800642a:	5ccb      	ldrb	r3, [r1, r3]
 800642c:	f003 031f 	and.w	r3, r3, #31
 8006430:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006434:	4618      	mov	r0, r3
 8006436:	bd80      	pop	{r7, pc}
 8006438:	40021000 	.word	0x40021000
 800643c:	08008370 	.word	0x08008370

08006440 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006440:	b480      	push	{r7}
 8006442:	b087      	sub	sp, #28
 8006444:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006446:	4b1e      	ldr	r3, [pc, #120]	@ (80064c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	f003 0303 	and.w	r3, r3, #3
 800644e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006450:	4b1b      	ldr	r3, [pc, #108]	@ (80064c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	091b      	lsrs	r3, r3, #4
 8006456:	f003 030f 	and.w	r3, r3, #15
 800645a:	3301      	adds	r3, #1
 800645c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	2b03      	cmp	r3, #3
 8006462:	d10c      	bne.n	800647e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006464:	4a17      	ldr	r2, [pc, #92]	@ (80064c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	fbb2 f3f3 	udiv	r3, r2, r3
 800646c:	4a14      	ldr	r2, [pc, #80]	@ (80064c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800646e:	68d2      	ldr	r2, [r2, #12]
 8006470:	0a12      	lsrs	r2, r2, #8
 8006472:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006476:	fb02 f303 	mul.w	r3, r2, r3
 800647a:	617b      	str	r3, [r7, #20]
    break;
 800647c:	e00c      	b.n	8006498 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800647e:	4a12      	ldr	r2, [pc, #72]	@ (80064c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	fbb2 f3f3 	udiv	r3, r2, r3
 8006486:	4a0e      	ldr	r2, [pc, #56]	@ (80064c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006488:	68d2      	ldr	r2, [r2, #12]
 800648a:	0a12      	lsrs	r2, r2, #8
 800648c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006490:	fb02 f303 	mul.w	r3, r2, r3
 8006494:	617b      	str	r3, [r7, #20]
    break;
 8006496:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006498:	4b09      	ldr	r3, [pc, #36]	@ (80064c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	0e5b      	lsrs	r3, r3, #25
 800649e:	f003 0303 	and.w	r3, r3, #3
 80064a2:	3301      	adds	r3, #1
 80064a4:	005b      	lsls	r3, r3, #1
 80064a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80064a8:	697a      	ldr	r2, [r7, #20]
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80064b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80064b2:	687b      	ldr	r3, [r7, #4]
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	371c      	adds	r7, #28
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr
 80064c0:	40021000 	.word	0x40021000
 80064c4:	007a1200 	.word	0x007a1200
 80064c8:	00f42400 	.word	0x00f42400

080064cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b086      	sub	sp, #24
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80064d4:	2300      	movs	r3, #0
 80064d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80064d8:	2300      	movs	r3, #0
 80064da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f000 8098 	beq.w	800661a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064ea:	2300      	movs	r3, #0
 80064ec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064ee:	4b43      	ldr	r3, [pc, #268]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d10d      	bne.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064fa:	4b40      	ldr	r3, [pc, #256]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064fe:	4a3f      	ldr	r2, [pc, #252]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006504:	6593      	str	r3, [r2, #88]	@ 0x58
 8006506:	4b3d      	ldr	r3, [pc, #244]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800650a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800650e:	60bb      	str	r3, [r7, #8]
 8006510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006512:	2301      	movs	r3, #1
 8006514:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006516:	4b3a      	ldr	r3, [pc, #232]	@ (8006600 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a39      	ldr	r2, [pc, #228]	@ (8006600 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800651c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006520:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006522:	f7fb ff1b 	bl	800235c <HAL_GetTick>
 8006526:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006528:	e009      	b.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800652a:	f7fb ff17 	bl	800235c <HAL_GetTick>
 800652e:	4602      	mov	r2, r0
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	2b02      	cmp	r3, #2
 8006536:	d902      	bls.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	74fb      	strb	r3, [r7, #19]
        break;
 800653c:	e005      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800653e:	4b30      	ldr	r3, [pc, #192]	@ (8006600 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006546:	2b00      	cmp	r3, #0
 8006548:	d0ef      	beq.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800654a:	7cfb      	ldrb	r3, [r7, #19]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d159      	bne.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006550:	4b2a      	ldr	r3, [pc, #168]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006556:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800655a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d01e      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006566:	697a      	ldr	r2, [r7, #20]
 8006568:	429a      	cmp	r2, r3
 800656a:	d019      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800656c:	4b23      	ldr	r3, [pc, #140]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800656e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006572:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006576:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006578:	4b20      	ldr	r3, [pc, #128]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800657a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800657e:	4a1f      	ldr	r2, [pc, #124]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006584:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006588:	4b1c      	ldr	r3, [pc, #112]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800658a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800658e:	4a1b      	ldr	r2, [pc, #108]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006590:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006594:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006598:	4a18      	ldr	r2, [pc, #96]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d016      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065aa:	f7fb fed7 	bl	800235c <HAL_GetTick>
 80065ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065b0:	e00b      	b.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065b2:	f7fb fed3 	bl	800235c <HAL_GetTick>
 80065b6:	4602      	mov	r2, r0
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d902      	bls.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80065c4:	2303      	movs	r3, #3
 80065c6:	74fb      	strb	r3, [r7, #19]
            break;
 80065c8:	e006      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065ca:	4b0c      	ldr	r3, [pc, #48]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065d0:	f003 0302 	and.w	r3, r3, #2
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d0ec      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80065d8:	7cfb      	ldrb	r3, [r7, #19]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10b      	bne.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80065de:	4b07      	ldr	r3, [pc, #28]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ec:	4903      	ldr	r1, [pc, #12]	@ (80065fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065ee:	4313      	orrs	r3, r2
 80065f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80065f4:	e008      	b.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80065f6:	7cfb      	ldrb	r3, [r7, #19]
 80065f8:	74bb      	strb	r3, [r7, #18]
 80065fa:	e005      	b.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80065fc:	40021000 	.word	0x40021000
 8006600:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006604:	7cfb      	ldrb	r3, [r7, #19]
 8006606:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006608:	7c7b      	ldrb	r3, [r7, #17]
 800660a:	2b01      	cmp	r3, #1
 800660c:	d105      	bne.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800660e:	4ba6      	ldr	r3, [pc, #664]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006612:	4aa5      	ldr	r2, [pc, #660]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006614:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006618:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0301 	and.w	r3, r3, #1
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00a      	beq.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006626:	4ba0      	ldr	r3, [pc, #640]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800662c:	f023 0203 	bic.w	r2, r3, #3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	499c      	ldr	r1, [pc, #624]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006636:	4313      	orrs	r3, r2
 8006638:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 0302 	and.w	r3, r3, #2
 8006644:	2b00      	cmp	r3, #0
 8006646:	d00a      	beq.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006648:	4b97      	ldr	r3, [pc, #604]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800664a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800664e:	f023 020c 	bic.w	r2, r3, #12
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	4994      	ldr	r1, [pc, #592]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006658:	4313      	orrs	r3, r2
 800665a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0304 	and.w	r3, r3, #4
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00a      	beq.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800666a:	4b8f      	ldr	r3, [pc, #572]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800666c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006670:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	498b      	ldr	r1, [pc, #556]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800667a:	4313      	orrs	r3, r2
 800667c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0308 	and.w	r3, r3, #8
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00a      	beq.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800668c:	4b86      	ldr	r3, [pc, #536]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800668e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006692:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	4983      	ldr	r1, [pc, #524]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800669c:	4313      	orrs	r3, r2
 800669e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f003 0320 	and.w	r3, r3, #32
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d00a      	beq.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80066ae:	4b7e      	ldr	r3, [pc, #504]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066b4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	695b      	ldr	r3, [r3, #20]
 80066bc:	497a      	ldr	r1, [pc, #488]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066be:	4313      	orrs	r3, r2
 80066c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00a      	beq.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066d0:	4b75      	ldr	r3, [pc, #468]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066d6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	4972      	ldr	r1, [pc, #456]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066e0:	4313      	orrs	r3, r2
 80066e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d00a      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066f2:	4b6d      	ldr	r3, [pc, #436]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066f8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	69db      	ldr	r3, [r3, #28]
 8006700:	4969      	ldr	r1, [pc, #420]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006702:	4313      	orrs	r3, r2
 8006704:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006710:	2b00      	cmp	r3, #0
 8006712:	d00a      	beq.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006714:	4b64      	ldr	r3, [pc, #400]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800671a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	4961      	ldr	r1, [pc, #388]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006724:	4313      	orrs	r3, r2
 8006726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006732:	2b00      	cmp	r3, #0
 8006734:	d00a      	beq.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006736:	4b5c      	ldr	r3, [pc, #368]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800673c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006744:	4958      	ldr	r1, [pc, #352]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006746:	4313      	orrs	r3, r2
 8006748:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006754:	2b00      	cmp	r3, #0
 8006756:	d015      	beq.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006758:	4b53      	ldr	r3, [pc, #332]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800675a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800675e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006766:	4950      	ldr	r1, [pc, #320]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006768:	4313      	orrs	r3, r2
 800676a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006772:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006776:	d105      	bne.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006778:	4b4b      	ldr	r3, [pc, #300]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	4a4a      	ldr	r2, [pc, #296]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800677e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006782:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800678c:	2b00      	cmp	r3, #0
 800678e:	d015      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006790:	4b45      	ldr	r3, [pc, #276]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006796:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800679e:	4942      	ldr	r1, [pc, #264]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067ae:	d105      	bne.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067b0:	4b3d      	ldr	r3, [pc, #244]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	4a3c      	ldr	r2, [pc, #240]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067ba:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d015      	beq.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80067c8:	4b37      	ldr	r3, [pc, #220]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067ce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067d6:	4934      	ldr	r1, [pc, #208]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067d8:	4313      	orrs	r3, r2
 80067da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067e6:	d105      	bne.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067e8:	4b2f      	ldr	r3, [pc, #188]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	4a2e      	ldr	r2, [pc, #184]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067f2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d015      	beq.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006800:	4b29      	ldr	r3, [pc, #164]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006806:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800680e:	4926      	ldr	r1, [pc, #152]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006810:	4313      	orrs	r3, r2
 8006812:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800681a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800681e:	d105      	bne.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006820:	4b21      	ldr	r3, [pc, #132]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	4a20      	ldr	r2, [pc, #128]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006826:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800682a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006834:	2b00      	cmp	r3, #0
 8006836:	d015      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006838:	4b1b      	ldr	r3, [pc, #108]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800683a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800683e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006846:	4918      	ldr	r1, [pc, #96]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006848:	4313      	orrs	r3, r2
 800684a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006852:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006856:	d105      	bne.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006858:	4b13      	ldr	r3, [pc, #76]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	4a12      	ldr	r2, [pc, #72]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800685e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006862:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d015      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006870:	4b0d      	ldr	r3, [pc, #52]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006876:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800687e:	490a      	ldr	r1, [pc, #40]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006880:	4313      	orrs	r3, r2
 8006882:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800688a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800688e:	d105      	bne.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006890:	4b05      	ldr	r3, [pc, #20]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	4a04      	ldr	r2, [pc, #16]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006896:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800689a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800689c:	7cbb      	ldrb	r3, [r7, #18]
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3718      	adds	r7, #24
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	40021000 	.word	0x40021000

080068ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b082      	sub	sp, #8
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d101      	bne.n	80068be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e042      	b.n	8006944 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d106      	bne.n	80068d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2200      	movs	r2, #0
 80068cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f7fb f8c5 	bl	8001a60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2224      	movs	r2, #36	@ 0x24
 80068da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f022 0201 	bic.w	r2, r2, #1
 80068ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d002      	beq.n	80068fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 fed4 	bl	80076a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 fc05 	bl	800710c <UART_SetConfig>
 8006902:	4603      	mov	r3, r0
 8006904:	2b01      	cmp	r3, #1
 8006906:	d101      	bne.n	800690c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e01b      	b.n	8006944 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	685a      	ldr	r2, [r3, #4]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800691a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	689a      	ldr	r2, [r3, #8]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800692a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f042 0201 	orr.w	r2, r2, #1
 800693a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 ff53 	bl	80077e8 <UART_CheckIdleState>
 8006942:	4603      	mov	r3, r0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3708      	adds	r7, #8
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b08a      	sub	sp, #40	@ 0x28
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	4613      	mov	r3, r2
 8006958:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006960:	2b20      	cmp	r3, #32
 8006962:	d167      	bne.n	8006a34 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d002      	beq.n	8006970 <HAL_UART_Transmit_DMA+0x24>
 800696a:	88fb      	ldrh	r3, [r7, #6]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d101      	bne.n	8006974 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006970:	2301      	movs	r3, #1
 8006972:	e060      	b.n	8006a36 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	68ba      	ldr	r2, [r7, #8]
 8006978:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	88fa      	ldrh	r2, [r7, #6]
 800697e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	88fa      	ldrh	r2, [r7, #6]
 8006986:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2200      	movs	r2, #0
 800698e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2221      	movs	r2, #33	@ 0x21
 8006996:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d028      	beq.n	80069f4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069a6:	4a26      	ldr	r2, [pc, #152]	@ (8006a40 <HAL_UART_Transmit_DMA+0xf4>)
 80069a8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069ae:	4a25      	ldr	r2, [pc, #148]	@ (8006a44 <HAL_UART_Transmit_DMA+0xf8>)
 80069b0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069b6:	4a24      	ldr	r2, [pc, #144]	@ (8006a48 <HAL_UART_Transmit_DMA+0xfc>)
 80069b8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069be:	2200      	movs	r2, #0
 80069c0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069ca:	4619      	mov	r1, r3
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	3328      	adds	r3, #40	@ 0x28
 80069d2:	461a      	mov	r2, r3
 80069d4:	88fb      	ldrh	r3, [r7, #6]
 80069d6:	f7fc f977 	bl	8002cc8 <HAL_DMA_Start_IT>
 80069da:	4603      	mov	r3, r0
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d009      	beq.n	80069f4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2210      	movs	r2, #16
 80069e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2220      	movs	r2, #32
 80069ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e020      	b.n	8006a36 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2240      	movs	r2, #64	@ 0x40
 80069fa:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	3308      	adds	r3, #8
 8006a02:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	e853 3f00 	ldrex	r3, [r3]
 8006a0a:	613b      	str	r3, [r7, #16]
   return(result);
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a12:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	3308      	adds	r3, #8
 8006a1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a1c:	623a      	str	r2, [r7, #32]
 8006a1e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a20:	69f9      	ldr	r1, [r7, #28]
 8006a22:	6a3a      	ldr	r2, [r7, #32]
 8006a24:	e841 2300 	strex	r3, r2, [r1]
 8006a28:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1e5      	bne.n	80069fc <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8006a30:	2300      	movs	r3, #0
 8006a32:	e000      	b.n	8006a36 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006a34:	2302      	movs	r3, #2
  }
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3728      	adds	r7, #40	@ 0x28
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	08007cb3 	.word	0x08007cb3
 8006a44:	08007d4d 	.word	0x08007d4d
 8006a48:	08007ed3 	.word	0x08007ed3

08006a4c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b0ba      	sub	sp, #232	@ 0xe8
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	69db      	ldr	r3, [r3, #28]
 8006a5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006a72:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006a76:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006a80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d11b      	bne.n	8006ac0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a8c:	f003 0320 	and.w	r3, r3, #32
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d015      	beq.n	8006ac0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a98:	f003 0320 	and.w	r3, r3, #32
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d105      	bne.n	8006aac <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006aa0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006aa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d009      	beq.n	8006ac0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	f000 8300 	beq.w	80070b6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	4798      	blx	r3
      }
      return;
 8006abe:	e2fa      	b.n	80070b6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006ac0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 8123 	beq.w	8006d10 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006aca:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006ace:	4b8d      	ldr	r3, [pc, #564]	@ (8006d04 <HAL_UART_IRQHandler+0x2b8>)
 8006ad0:	4013      	ands	r3, r2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d106      	bne.n	8006ae4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006ad6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006ada:	4b8b      	ldr	r3, [pc, #556]	@ (8006d08 <HAL_UART_IRQHandler+0x2bc>)
 8006adc:	4013      	ands	r3, r2
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	f000 8116 	beq.w	8006d10 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ae8:	f003 0301 	and.w	r3, r3, #1
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d011      	beq.n	8006b14 <HAL_UART_IRQHandler+0xc8>
 8006af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d00b      	beq.n	8006b14 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2201      	movs	r2, #1
 8006b02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b0a:	f043 0201 	orr.w	r2, r3, #1
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b18:	f003 0302 	and.w	r3, r3, #2
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d011      	beq.n	8006b44 <HAL_UART_IRQHandler+0xf8>
 8006b20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b24:	f003 0301 	and.w	r3, r3, #1
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00b      	beq.n	8006b44 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2202      	movs	r2, #2
 8006b32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b3a:	f043 0204 	orr.w	r2, r3, #4
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b48:	f003 0304 	and.w	r3, r3, #4
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d011      	beq.n	8006b74 <HAL_UART_IRQHandler+0x128>
 8006b50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b54:	f003 0301 	and.w	r3, r3, #1
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00b      	beq.n	8006b74 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2204      	movs	r2, #4
 8006b62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b6a:	f043 0202 	orr.w	r2, r3, #2
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006b74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b78:	f003 0308 	and.w	r3, r3, #8
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d017      	beq.n	8006bb0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006b80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b84:	f003 0320 	and.w	r3, r3, #32
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d105      	bne.n	8006b98 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006b8c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006b90:	4b5c      	ldr	r3, [pc, #368]	@ (8006d04 <HAL_UART_IRQHandler+0x2b8>)
 8006b92:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d00b      	beq.n	8006bb0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2208      	movs	r2, #8
 8006b9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ba6:	f043 0208 	orr.w	r2, r3, #8
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006bb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d012      	beq.n	8006be2 <HAL_UART_IRQHandler+0x196>
 8006bbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bc0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d00c      	beq.n	8006be2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006bd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bd8:	f043 0220 	orr.w	r2, r3, #32
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f000 8266 	beq.w	80070ba <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bf2:	f003 0320 	and.w	r3, r3, #32
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d013      	beq.n	8006c22 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006bfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bfe:	f003 0320 	and.w	r3, r3, #32
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d105      	bne.n	8006c12 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d007      	beq.n	8006c22 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d003      	beq.n	8006c22 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c28:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c36:	2b40      	cmp	r3, #64	@ 0x40
 8006c38:	d005      	beq.n	8006c46 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006c3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c3e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d054      	beq.n	8006cf0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f000 ffcd 	bl	8007be6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c56:	2b40      	cmp	r3, #64	@ 0x40
 8006c58:	d146      	bne.n	8006ce8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	3308      	adds	r3, #8
 8006c60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006c68:	e853 3f00 	ldrex	r3, [r3]
 8006c6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006c70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	3308      	adds	r3, #8
 8006c82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006c86:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006c8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006c92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006c96:	e841 2300 	strex	r3, r2, [r1]
 8006c9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006c9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1d9      	bne.n	8006c5a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d017      	beq.n	8006ce0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cb6:	4a15      	ldr	r2, [pc, #84]	@ (8006d0c <HAL_UART_IRQHandler+0x2c0>)
 8006cb8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7fc f8d5 	bl	8002e70 <HAL_DMA_Abort_IT>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d019      	beq.n	8006d00 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006cda:	4610      	mov	r0, r2
 8006cdc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cde:	e00f      	b.n	8006d00 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f7fa fd31 	bl	8001748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ce6:	e00b      	b.n	8006d00 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f7fa fd2d 	bl	8001748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cee:	e007      	b.n	8006d00 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f7fa fd29 	bl	8001748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006cfe:	e1dc      	b.n	80070ba <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d00:	bf00      	nop
    return;
 8006d02:	e1da      	b.n	80070ba <HAL_UART_IRQHandler+0x66e>
 8006d04:	10000001 	.word	0x10000001
 8006d08:	04000120 	.word	0x04000120
 8006d0c:	08007f53 	.word	0x08007f53

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	f040 8170 	bne.w	8006ffa <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d1e:	f003 0310 	and.w	r3, r3, #16
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	f000 8169 	beq.w	8006ffa <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006d28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d2c:	f003 0310 	and.w	r3, r3, #16
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	f000 8162 	beq.w	8006ffa <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	2210      	movs	r2, #16
 8006d3c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d48:	2b40      	cmp	r3, #64	@ 0x40
 8006d4a:	f040 80d8 	bne.w	8006efe <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006d5c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	f000 80af 	beq.w	8006ec4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d6c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006d70:	429a      	cmp	r2, r3
 8006d72:	f080 80a7 	bcs.w	8006ec4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006d7c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 0320 	and.w	r3, r3, #32
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	f040 8087 	bne.w	8006ea2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006da0:	e853 3f00 	ldrex	r3, [r3]
 8006da4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006da8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006dac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006db0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	461a      	mov	r2, r3
 8006dba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006dbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006dc2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006dca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006dce:	e841 2300 	strex	r3, r2, [r1]
 8006dd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006dd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d1da      	bne.n	8006d94 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3308      	adds	r3, #8
 8006de4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006de8:	e853 3f00 	ldrex	r3, [r3]
 8006dec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006dee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006df0:	f023 0301 	bic.w	r3, r3, #1
 8006df4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	3308      	adds	r3, #8
 8006dfe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006e02:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006e06:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e08:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006e0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006e0e:	e841 2300 	strex	r3, r2, [r1]
 8006e12:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006e14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d1e1      	bne.n	8006dde <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	3308      	adds	r3, #8
 8006e20:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e24:	e853 3f00 	ldrex	r3, [r3]
 8006e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006e2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3308      	adds	r3, #8
 8006e3a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006e3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006e40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e42:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006e44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006e46:	e841 2300 	strex	r3, r2, [r1]
 8006e4a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006e4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1e3      	bne.n	8006e1a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2220      	movs	r2, #32
 8006e56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e68:	e853 3f00 	ldrex	r3, [r3]
 8006e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006e6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e70:	f023 0310 	bic.w	r3, r3, #16
 8006e74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e84:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e86:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006e88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e8a:	e841 2300 	strex	r3, r2, [r1]
 8006e8e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d1e4      	bne.n	8006e60 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f7fb ff8e 	bl	8002dbe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2202      	movs	r2, #2
 8006ea6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	4619      	mov	r1, r3
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f7fa fb7b 	bl	80015b8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006ec2:	e0fc      	b.n	80070be <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006eca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	f040 80f5 	bne.w	80070be <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f003 0320 	and.w	r3, r3, #32
 8006ee2:	2b20      	cmp	r3, #32
 8006ee4:	f040 80eb 	bne.w	80070be <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2202      	movs	r2, #2
 8006eec:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f7fa fb5e 	bl	80015b8 <HAL_UARTEx_RxEventCallback>
      return;
 8006efc:	e0df      	b.n	80070be <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	f000 80d1 	beq.w	80070c2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006f20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	f000 80cc 	beq.w	80070c2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f32:	e853 3f00 	ldrex	r3, [r3]
 8006f36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	461a      	mov	r2, r3
 8006f48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006f4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f4e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f54:	e841 2300 	strex	r3, r2, [r1]
 8006f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d1e4      	bne.n	8006f2a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	3308      	adds	r3, #8
 8006f66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6a:	e853 3f00 	ldrex	r3, [r3]
 8006f6e:	623b      	str	r3, [r7, #32]
   return(result);
 8006f70:	6a3b      	ldr	r3, [r7, #32]
 8006f72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f76:	f023 0301 	bic.w	r3, r3, #1
 8006f7a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	3308      	adds	r3, #8
 8006f84:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006f88:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f90:	e841 2300 	strex	r3, r2, [r1]
 8006f94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1e1      	bne.n	8006f60 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2220      	movs	r2, #32
 8006fa0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2200      	movs	r2, #0
 8006fae:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	e853 3f00 	ldrex	r3, [r3]
 8006fbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f023 0310 	bic.w	r3, r3, #16
 8006fc4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	461a      	mov	r2, r3
 8006fce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006fd2:	61fb      	str	r3, [r7, #28]
 8006fd4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd6:	69b9      	ldr	r1, [r7, #24]
 8006fd8:	69fa      	ldr	r2, [r7, #28]
 8006fda:	e841 2300 	strex	r3, r2, [r1]
 8006fde:	617b      	str	r3, [r7, #20]
   return(result);
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1e4      	bne.n	8006fb0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2202      	movs	r2, #2
 8006fea:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006fec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7fa fae0 	bl	80015b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ff8:	e063      	b.n	80070c2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ffe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007002:	2b00      	cmp	r3, #0
 8007004:	d00e      	beq.n	8007024 <HAL_UART_IRQHandler+0x5d8>
 8007006:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800700a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d008      	beq.n	8007024 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800701a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 ffd5 	bl	8007fcc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007022:	e051      	b.n	80070c8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007028:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800702c:	2b00      	cmp	r3, #0
 800702e:	d014      	beq.n	800705a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007034:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007038:	2b00      	cmp	r3, #0
 800703a:	d105      	bne.n	8007048 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800703c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007040:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007044:	2b00      	cmp	r3, #0
 8007046:	d008      	beq.n	800705a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800704c:	2b00      	cmp	r3, #0
 800704e:	d03a      	beq.n	80070c6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	4798      	blx	r3
    }
    return;
 8007058:	e035      	b.n	80070c6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800705a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800705e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007062:	2b00      	cmp	r3, #0
 8007064:	d009      	beq.n	800707a <HAL_UART_IRQHandler+0x62e>
 8007066:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800706a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800706e:	2b00      	cmp	r3, #0
 8007070:	d003      	beq.n	800707a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 ff7f 	bl	8007f76 <UART_EndTransmit_IT>
    return;
 8007078:	e026      	b.n	80070c8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800707a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800707e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007082:	2b00      	cmp	r3, #0
 8007084:	d009      	beq.n	800709a <HAL_UART_IRQHandler+0x64e>
 8007086:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800708a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800708e:	2b00      	cmp	r3, #0
 8007090:	d003      	beq.n	800709a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 ffae 	bl	8007ff4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007098:	e016      	b.n	80070c8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800709a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800709e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d010      	beq.n	80070c8 <HAL_UART_IRQHandler+0x67c>
 80070a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	da0c      	bge.n	80070c8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 ff96 	bl	8007fe0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80070b4:	e008      	b.n	80070c8 <HAL_UART_IRQHandler+0x67c>
      return;
 80070b6:	bf00      	nop
 80070b8:	e006      	b.n	80070c8 <HAL_UART_IRQHandler+0x67c>
    return;
 80070ba:	bf00      	nop
 80070bc:	e004      	b.n	80070c8 <HAL_UART_IRQHandler+0x67c>
      return;
 80070be:	bf00      	nop
 80070c0:	e002      	b.n	80070c8 <HAL_UART_IRQHandler+0x67c>
      return;
 80070c2:	bf00      	nop
 80070c4:	e000      	b.n	80070c8 <HAL_UART_IRQHandler+0x67c>
    return;
 80070c6:	bf00      	nop
  }
}
 80070c8:	37e8      	adds	r7, #232	@ 0xe8
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	bf00      	nop

080070d0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80070ec:	bf00      	nop
 80070ee:	370c      	adds	r7, #12
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr

080070f8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007100:	bf00      	nop
 8007102:	370c      	adds	r7, #12
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800710c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007110:	b08c      	sub	sp, #48	@ 0x30
 8007112:	af00      	add	r7, sp, #0
 8007114:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007116:	2300      	movs	r3, #0
 8007118:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	689a      	ldr	r2, [r3, #8]
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	431a      	orrs	r2, r3
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	695b      	ldr	r3, [r3, #20]
 800712a:	431a      	orrs	r2, r3
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	69db      	ldr	r3, [r3, #28]
 8007130:	4313      	orrs	r3, r2
 8007132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	4bab      	ldr	r3, [pc, #684]	@ (80073e8 <UART_SetConfig+0x2dc>)
 800713c:	4013      	ands	r3, r2
 800713e:	697a      	ldr	r2, [r7, #20]
 8007140:	6812      	ldr	r2, [r2, #0]
 8007142:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007144:	430b      	orrs	r3, r1
 8007146:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	68da      	ldr	r2, [r3, #12]
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	430a      	orrs	r2, r1
 800715c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	699b      	ldr	r3, [r3, #24]
 8007162:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4aa0      	ldr	r2, [pc, #640]	@ (80073ec <UART_SetConfig+0x2e0>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d004      	beq.n	8007178 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	6a1b      	ldr	r3, [r3, #32]
 8007172:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007174:	4313      	orrs	r3, r2
 8007176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007182:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007186:	697a      	ldr	r2, [r7, #20]
 8007188:	6812      	ldr	r2, [r2, #0]
 800718a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800718c:	430b      	orrs	r3, r1
 800718e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007196:	f023 010f 	bic.w	r1, r3, #15
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	430a      	orrs	r2, r1
 80071a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a91      	ldr	r2, [pc, #580]	@ (80073f0 <UART_SetConfig+0x2e4>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d125      	bne.n	80071fc <UART_SetConfig+0xf0>
 80071b0:	4b90      	ldr	r3, [pc, #576]	@ (80073f4 <UART_SetConfig+0x2e8>)
 80071b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071b6:	f003 0303 	and.w	r3, r3, #3
 80071ba:	2b03      	cmp	r3, #3
 80071bc:	d81a      	bhi.n	80071f4 <UART_SetConfig+0xe8>
 80071be:	a201      	add	r2, pc, #4	@ (adr r2, 80071c4 <UART_SetConfig+0xb8>)
 80071c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c4:	080071d5 	.word	0x080071d5
 80071c8:	080071e5 	.word	0x080071e5
 80071cc:	080071dd 	.word	0x080071dd
 80071d0:	080071ed 	.word	0x080071ed
 80071d4:	2301      	movs	r3, #1
 80071d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071da:	e0d6      	b.n	800738a <UART_SetConfig+0x27e>
 80071dc:	2302      	movs	r3, #2
 80071de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071e2:	e0d2      	b.n	800738a <UART_SetConfig+0x27e>
 80071e4:	2304      	movs	r3, #4
 80071e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ea:	e0ce      	b.n	800738a <UART_SetConfig+0x27e>
 80071ec:	2308      	movs	r3, #8
 80071ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071f2:	e0ca      	b.n	800738a <UART_SetConfig+0x27e>
 80071f4:	2310      	movs	r3, #16
 80071f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071fa:	e0c6      	b.n	800738a <UART_SetConfig+0x27e>
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a7d      	ldr	r2, [pc, #500]	@ (80073f8 <UART_SetConfig+0x2ec>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d138      	bne.n	8007278 <UART_SetConfig+0x16c>
 8007206:	4b7b      	ldr	r3, [pc, #492]	@ (80073f4 <UART_SetConfig+0x2e8>)
 8007208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800720c:	f003 030c 	and.w	r3, r3, #12
 8007210:	2b0c      	cmp	r3, #12
 8007212:	d82d      	bhi.n	8007270 <UART_SetConfig+0x164>
 8007214:	a201      	add	r2, pc, #4	@ (adr r2, 800721c <UART_SetConfig+0x110>)
 8007216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800721a:	bf00      	nop
 800721c:	08007251 	.word	0x08007251
 8007220:	08007271 	.word	0x08007271
 8007224:	08007271 	.word	0x08007271
 8007228:	08007271 	.word	0x08007271
 800722c:	08007261 	.word	0x08007261
 8007230:	08007271 	.word	0x08007271
 8007234:	08007271 	.word	0x08007271
 8007238:	08007271 	.word	0x08007271
 800723c:	08007259 	.word	0x08007259
 8007240:	08007271 	.word	0x08007271
 8007244:	08007271 	.word	0x08007271
 8007248:	08007271 	.word	0x08007271
 800724c:	08007269 	.word	0x08007269
 8007250:	2300      	movs	r3, #0
 8007252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007256:	e098      	b.n	800738a <UART_SetConfig+0x27e>
 8007258:	2302      	movs	r3, #2
 800725a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800725e:	e094      	b.n	800738a <UART_SetConfig+0x27e>
 8007260:	2304      	movs	r3, #4
 8007262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007266:	e090      	b.n	800738a <UART_SetConfig+0x27e>
 8007268:	2308      	movs	r3, #8
 800726a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800726e:	e08c      	b.n	800738a <UART_SetConfig+0x27e>
 8007270:	2310      	movs	r3, #16
 8007272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007276:	e088      	b.n	800738a <UART_SetConfig+0x27e>
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a5f      	ldr	r2, [pc, #380]	@ (80073fc <UART_SetConfig+0x2f0>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d125      	bne.n	80072ce <UART_SetConfig+0x1c2>
 8007282:	4b5c      	ldr	r3, [pc, #368]	@ (80073f4 <UART_SetConfig+0x2e8>)
 8007284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007288:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800728c:	2b30      	cmp	r3, #48	@ 0x30
 800728e:	d016      	beq.n	80072be <UART_SetConfig+0x1b2>
 8007290:	2b30      	cmp	r3, #48	@ 0x30
 8007292:	d818      	bhi.n	80072c6 <UART_SetConfig+0x1ba>
 8007294:	2b20      	cmp	r3, #32
 8007296:	d00a      	beq.n	80072ae <UART_SetConfig+0x1a2>
 8007298:	2b20      	cmp	r3, #32
 800729a:	d814      	bhi.n	80072c6 <UART_SetConfig+0x1ba>
 800729c:	2b00      	cmp	r3, #0
 800729e:	d002      	beq.n	80072a6 <UART_SetConfig+0x19a>
 80072a0:	2b10      	cmp	r3, #16
 80072a2:	d008      	beq.n	80072b6 <UART_SetConfig+0x1aa>
 80072a4:	e00f      	b.n	80072c6 <UART_SetConfig+0x1ba>
 80072a6:	2300      	movs	r3, #0
 80072a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072ac:	e06d      	b.n	800738a <UART_SetConfig+0x27e>
 80072ae:	2302      	movs	r3, #2
 80072b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072b4:	e069      	b.n	800738a <UART_SetConfig+0x27e>
 80072b6:	2304      	movs	r3, #4
 80072b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072bc:	e065      	b.n	800738a <UART_SetConfig+0x27e>
 80072be:	2308      	movs	r3, #8
 80072c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072c4:	e061      	b.n	800738a <UART_SetConfig+0x27e>
 80072c6:	2310      	movs	r3, #16
 80072c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072cc:	e05d      	b.n	800738a <UART_SetConfig+0x27e>
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a4b      	ldr	r2, [pc, #300]	@ (8007400 <UART_SetConfig+0x2f4>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d125      	bne.n	8007324 <UART_SetConfig+0x218>
 80072d8:	4b46      	ldr	r3, [pc, #280]	@ (80073f4 <UART_SetConfig+0x2e8>)
 80072da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072de:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80072e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80072e4:	d016      	beq.n	8007314 <UART_SetConfig+0x208>
 80072e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80072e8:	d818      	bhi.n	800731c <UART_SetConfig+0x210>
 80072ea:	2b80      	cmp	r3, #128	@ 0x80
 80072ec:	d00a      	beq.n	8007304 <UART_SetConfig+0x1f8>
 80072ee:	2b80      	cmp	r3, #128	@ 0x80
 80072f0:	d814      	bhi.n	800731c <UART_SetConfig+0x210>
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d002      	beq.n	80072fc <UART_SetConfig+0x1f0>
 80072f6:	2b40      	cmp	r3, #64	@ 0x40
 80072f8:	d008      	beq.n	800730c <UART_SetConfig+0x200>
 80072fa:	e00f      	b.n	800731c <UART_SetConfig+0x210>
 80072fc:	2300      	movs	r3, #0
 80072fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007302:	e042      	b.n	800738a <UART_SetConfig+0x27e>
 8007304:	2302      	movs	r3, #2
 8007306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800730a:	e03e      	b.n	800738a <UART_SetConfig+0x27e>
 800730c:	2304      	movs	r3, #4
 800730e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007312:	e03a      	b.n	800738a <UART_SetConfig+0x27e>
 8007314:	2308      	movs	r3, #8
 8007316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800731a:	e036      	b.n	800738a <UART_SetConfig+0x27e>
 800731c:	2310      	movs	r3, #16
 800731e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007322:	e032      	b.n	800738a <UART_SetConfig+0x27e>
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a30      	ldr	r2, [pc, #192]	@ (80073ec <UART_SetConfig+0x2e0>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d12a      	bne.n	8007384 <UART_SetConfig+0x278>
 800732e:	4b31      	ldr	r3, [pc, #196]	@ (80073f4 <UART_SetConfig+0x2e8>)
 8007330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007334:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007338:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800733c:	d01a      	beq.n	8007374 <UART_SetConfig+0x268>
 800733e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007342:	d81b      	bhi.n	800737c <UART_SetConfig+0x270>
 8007344:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007348:	d00c      	beq.n	8007364 <UART_SetConfig+0x258>
 800734a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800734e:	d815      	bhi.n	800737c <UART_SetConfig+0x270>
 8007350:	2b00      	cmp	r3, #0
 8007352:	d003      	beq.n	800735c <UART_SetConfig+0x250>
 8007354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007358:	d008      	beq.n	800736c <UART_SetConfig+0x260>
 800735a:	e00f      	b.n	800737c <UART_SetConfig+0x270>
 800735c:	2300      	movs	r3, #0
 800735e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007362:	e012      	b.n	800738a <UART_SetConfig+0x27e>
 8007364:	2302      	movs	r3, #2
 8007366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800736a:	e00e      	b.n	800738a <UART_SetConfig+0x27e>
 800736c:	2304      	movs	r3, #4
 800736e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007372:	e00a      	b.n	800738a <UART_SetConfig+0x27e>
 8007374:	2308      	movs	r3, #8
 8007376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800737a:	e006      	b.n	800738a <UART_SetConfig+0x27e>
 800737c:	2310      	movs	r3, #16
 800737e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007382:	e002      	b.n	800738a <UART_SetConfig+0x27e>
 8007384:	2310      	movs	r3, #16
 8007386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a17      	ldr	r2, [pc, #92]	@ (80073ec <UART_SetConfig+0x2e0>)
 8007390:	4293      	cmp	r3, r2
 8007392:	f040 80a8 	bne.w	80074e6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007396:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800739a:	2b08      	cmp	r3, #8
 800739c:	d834      	bhi.n	8007408 <UART_SetConfig+0x2fc>
 800739e:	a201      	add	r2, pc, #4	@ (adr r2, 80073a4 <UART_SetConfig+0x298>)
 80073a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073a4:	080073c9 	.word	0x080073c9
 80073a8:	08007409 	.word	0x08007409
 80073ac:	080073d1 	.word	0x080073d1
 80073b0:	08007409 	.word	0x08007409
 80073b4:	080073d7 	.word	0x080073d7
 80073b8:	08007409 	.word	0x08007409
 80073bc:	08007409 	.word	0x08007409
 80073c0:	08007409 	.word	0x08007409
 80073c4:	080073df 	.word	0x080073df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073c8:	f7ff f80e 	bl	80063e8 <HAL_RCC_GetPCLK1Freq>
 80073cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073ce:	e021      	b.n	8007414 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007404 <UART_SetConfig+0x2f8>)
 80073d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073d4:	e01e      	b.n	8007414 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073d6:	f7fe ff99 	bl	800630c <HAL_RCC_GetSysClockFreq>
 80073da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073dc:	e01a      	b.n	8007414 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073e4:	e016      	b.n	8007414 <UART_SetConfig+0x308>
 80073e6:	bf00      	nop
 80073e8:	cfff69f3 	.word	0xcfff69f3
 80073ec:	40008000 	.word	0x40008000
 80073f0:	40013800 	.word	0x40013800
 80073f4:	40021000 	.word	0x40021000
 80073f8:	40004400 	.word	0x40004400
 80073fc:	40004800 	.word	0x40004800
 8007400:	40004c00 	.word	0x40004c00
 8007404:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007408:	2300      	movs	r3, #0
 800740a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007412:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007416:	2b00      	cmp	r3, #0
 8007418:	f000 812a 	beq.w	8007670 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007420:	4a9e      	ldr	r2, [pc, #632]	@ (800769c <UART_SetConfig+0x590>)
 8007422:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007426:	461a      	mov	r2, r3
 8007428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742a:	fbb3 f3f2 	udiv	r3, r3, r2
 800742e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	4613      	mov	r3, r2
 8007436:	005b      	lsls	r3, r3, #1
 8007438:	4413      	add	r3, r2
 800743a:	69ba      	ldr	r2, [r7, #24]
 800743c:	429a      	cmp	r2, r3
 800743e:	d305      	bcc.n	800744c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007446:	69ba      	ldr	r2, [r7, #24]
 8007448:	429a      	cmp	r2, r3
 800744a:	d903      	bls.n	8007454 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007452:	e10d      	b.n	8007670 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007456:	2200      	movs	r2, #0
 8007458:	60bb      	str	r3, [r7, #8]
 800745a:	60fa      	str	r2, [r7, #12]
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007460:	4a8e      	ldr	r2, [pc, #568]	@ (800769c <UART_SetConfig+0x590>)
 8007462:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007466:	b29b      	uxth	r3, r3
 8007468:	2200      	movs	r2, #0
 800746a:	603b      	str	r3, [r7, #0]
 800746c:	607a      	str	r2, [r7, #4]
 800746e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007472:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007476:	f7f8 fecf 	bl	8000218 <__aeabi_uldivmod>
 800747a:	4602      	mov	r2, r0
 800747c:	460b      	mov	r3, r1
 800747e:	4610      	mov	r0, r2
 8007480:	4619      	mov	r1, r3
 8007482:	f04f 0200 	mov.w	r2, #0
 8007486:	f04f 0300 	mov.w	r3, #0
 800748a:	020b      	lsls	r3, r1, #8
 800748c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007490:	0202      	lsls	r2, r0, #8
 8007492:	6979      	ldr	r1, [r7, #20]
 8007494:	6849      	ldr	r1, [r1, #4]
 8007496:	0849      	lsrs	r1, r1, #1
 8007498:	2000      	movs	r0, #0
 800749a:	460c      	mov	r4, r1
 800749c:	4605      	mov	r5, r0
 800749e:	eb12 0804 	adds.w	r8, r2, r4
 80074a2:	eb43 0905 	adc.w	r9, r3, r5
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	469a      	mov	sl, r3
 80074ae:	4693      	mov	fp, r2
 80074b0:	4652      	mov	r2, sl
 80074b2:	465b      	mov	r3, fp
 80074b4:	4640      	mov	r0, r8
 80074b6:	4649      	mov	r1, r9
 80074b8:	f7f8 feae 	bl	8000218 <__aeabi_uldivmod>
 80074bc:	4602      	mov	r2, r0
 80074be:	460b      	mov	r3, r1
 80074c0:	4613      	mov	r3, r2
 80074c2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80074c4:	6a3b      	ldr	r3, [r7, #32]
 80074c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074ca:	d308      	bcc.n	80074de <UART_SetConfig+0x3d2>
 80074cc:	6a3b      	ldr	r3, [r7, #32]
 80074ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074d2:	d204      	bcs.n	80074de <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	6a3a      	ldr	r2, [r7, #32]
 80074da:	60da      	str	r2, [r3, #12]
 80074dc:	e0c8      	b.n	8007670 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80074e4:	e0c4      	b.n	8007670 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	69db      	ldr	r3, [r3, #28]
 80074ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074ee:	d167      	bne.n	80075c0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80074f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80074f4:	2b08      	cmp	r3, #8
 80074f6:	d828      	bhi.n	800754a <UART_SetConfig+0x43e>
 80074f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007500 <UART_SetConfig+0x3f4>)
 80074fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074fe:	bf00      	nop
 8007500:	08007525 	.word	0x08007525
 8007504:	0800752d 	.word	0x0800752d
 8007508:	08007535 	.word	0x08007535
 800750c:	0800754b 	.word	0x0800754b
 8007510:	0800753b 	.word	0x0800753b
 8007514:	0800754b 	.word	0x0800754b
 8007518:	0800754b 	.word	0x0800754b
 800751c:	0800754b 	.word	0x0800754b
 8007520:	08007543 	.word	0x08007543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007524:	f7fe ff60 	bl	80063e8 <HAL_RCC_GetPCLK1Freq>
 8007528:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800752a:	e014      	b.n	8007556 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800752c:	f7fe ff72 	bl	8006414 <HAL_RCC_GetPCLK2Freq>
 8007530:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007532:	e010      	b.n	8007556 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007534:	4b5a      	ldr	r3, [pc, #360]	@ (80076a0 <UART_SetConfig+0x594>)
 8007536:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007538:	e00d      	b.n	8007556 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800753a:	f7fe fee7 	bl	800630c <HAL_RCC_GetSysClockFreq>
 800753e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007540:	e009      	b.n	8007556 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007546:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007548:	e005      	b.n	8007556 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800754a:	2300      	movs	r3, #0
 800754c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007554:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007558:	2b00      	cmp	r3, #0
 800755a:	f000 8089 	beq.w	8007670 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007562:	4a4e      	ldr	r2, [pc, #312]	@ (800769c <UART_SetConfig+0x590>)
 8007564:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007568:	461a      	mov	r2, r3
 800756a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007570:	005a      	lsls	r2, r3, #1
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	085b      	lsrs	r3, r3, #1
 8007578:	441a      	add	r2, r3
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007582:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007584:	6a3b      	ldr	r3, [r7, #32]
 8007586:	2b0f      	cmp	r3, #15
 8007588:	d916      	bls.n	80075b8 <UART_SetConfig+0x4ac>
 800758a:	6a3b      	ldr	r3, [r7, #32]
 800758c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007590:	d212      	bcs.n	80075b8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007592:	6a3b      	ldr	r3, [r7, #32]
 8007594:	b29b      	uxth	r3, r3
 8007596:	f023 030f 	bic.w	r3, r3, #15
 800759a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800759c:	6a3b      	ldr	r3, [r7, #32]
 800759e:	085b      	lsrs	r3, r3, #1
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	f003 0307 	and.w	r3, r3, #7
 80075a6:	b29a      	uxth	r2, r3
 80075a8:	8bfb      	ldrh	r3, [r7, #30]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	8bfa      	ldrh	r2, [r7, #30]
 80075b4:	60da      	str	r2, [r3, #12]
 80075b6:	e05b      	b.n	8007670 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80075be:	e057      	b.n	8007670 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80075c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80075c4:	2b08      	cmp	r3, #8
 80075c6:	d828      	bhi.n	800761a <UART_SetConfig+0x50e>
 80075c8:	a201      	add	r2, pc, #4	@ (adr r2, 80075d0 <UART_SetConfig+0x4c4>)
 80075ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ce:	bf00      	nop
 80075d0:	080075f5 	.word	0x080075f5
 80075d4:	080075fd 	.word	0x080075fd
 80075d8:	08007605 	.word	0x08007605
 80075dc:	0800761b 	.word	0x0800761b
 80075e0:	0800760b 	.word	0x0800760b
 80075e4:	0800761b 	.word	0x0800761b
 80075e8:	0800761b 	.word	0x0800761b
 80075ec:	0800761b 	.word	0x0800761b
 80075f0:	08007613 	.word	0x08007613
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075f4:	f7fe fef8 	bl	80063e8 <HAL_RCC_GetPCLK1Freq>
 80075f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075fa:	e014      	b.n	8007626 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075fc:	f7fe ff0a 	bl	8006414 <HAL_RCC_GetPCLK2Freq>
 8007600:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007602:	e010      	b.n	8007626 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007604:	4b26      	ldr	r3, [pc, #152]	@ (80076a0 <UART_SetConfig+0x594>)
 8007606:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007608:	e00d      	b.n	8007626 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800760a:	f7fe fe7f 	bl	800630c <HAL_RCC_GetSysClockFreq>
 800760e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007610:	e009      	b.n	8007626 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007616:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007618:	e005      	b.n	8007626 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800761a:	2300      	movs	r3, #0
 800761c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007624:	bf00      	nop
    }

    if (pclk != 0U)
 8007626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007628:	2b00      	cmp	r3, #0
 800762a:	d021      	beq.n	8007670 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007630:	4a1a      	ldr	r2, [pc, #104]	@ (800769c <UART_SetConfig+0x590>)
 8007632:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007636:	461a      	mov	r2, r3
 8007638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763a:	fbb3 f2f2 	udiv	r2, r3, r2
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	085b      	lsrs	r3, r3, #1
 8007644:	441a      	add	r2, r3
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	fbb2 f3f3 	udiv	r3, r2, r3
 800764e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007650:	6a3b      	ldr	r3, [r7, #32]
 8007652:	2b0f      	cmp	r3, #15
 8007654:	d909      	bls.n	800766a <UART_SetConfig+0x55e>
 8007656:	6a3b      	ldr	r3, [r7, #32]
 8007658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800765c:	d205      	bcs.n	800766a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800765e:	6a3b      	ldr	r3, [r7, #32]
 8007660:	b29a      	uxth	r2, r3
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	60da      	str	r2, [r3, #12]
 8007668:	e002      	b.n	8007670 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	2201      	movs	r2, #1
 8007674:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	2201      	movs	r2, #1
 800767c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	2200      	movs	r2, #0
 8007684:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	2200      	movs	r2, #0
 800768a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800768c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007690:	4618      	mov	r0, r3
 8007692:	3730      	adds	r7, #48	@ 0x30
 8007694:	46bd      	mov	sp, r7
 8007696:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800769a:	bf00      	nop
 800769c:	08008378 	.word	0x08008378
 80076a0:	00f42400 	.word	0x00f42400

080076a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b0:	f003 0308 	and.w	r3, r3, #8
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d00a      	beq.n	80076ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	430a      	orrs	r2, r1
 80076cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d2:	f003 0301 	and.w	r3, r3, #1
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d00a      	beq.n	80076f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	430a      	orrs	r2, r1
 80076ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00a      	beq.n	8007712 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	430a      	orrs	r2, r1
 8007710:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007716:	f003 0304 	and.w	r3, r3, #4
 800771a:	2b00      	cmp	r3, #0
 800771c:	d00a      	beq.n	8007734 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	430a      	orrs	r2, r1
 8007732:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007738:	f003 0310 	and.w	r3, r3, #16
 800773c:	2b00      	cmp	r3, #0
 800773e:	d00a      	beq.n	8007756 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	430a      	orrs	r2, r1
 8007754:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800775a:	f003 0320 	and.w	r3, r3, #32
 800775e:	2b00      	cmp	r3, #0
 8007760:	d00a      	beq.n	8007778 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	430a      	orrs	r2, r1
 8007776:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007780:	2b00      	cmp	r3, #0
 8007782:	d01a      	beq.n	80077ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	430a      	orrs	r2, r1
 8007798:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800779e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077a2:	d10a      	bne.n	80077ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	430a      	orrs	r2, r1
 80077b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d00a      	beq.n	80077dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	430a      	orrs	r2, r1
 80077da:	605a      	str	r2, [r3, #4]
  }
}
 80077dc:	bf00      	nop
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b098      	sub	sp, #96	@ 0x60
 80077ec:	af02      	add	r7, sp, #8
 80077ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80077f8:	f7fa fdb0 	bl	800235c <HAL_GetTick>
 80077fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f003 0308 	and.w	r3, r3, #8
 8007808:	2b08      	cmp	r3, #8
 800780a:	d12f      	bne.n	800786c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800780c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007814:	2200      	movs	r2, #0
 8007816:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 f88e 	bl	800793c <UART_WaitOnFlagUntilTimeout>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d022      	beq.n	800786c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800782e:	e853 3f00 	ldrex	r3, [r3]
 8007832:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007836:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800783a:	653b      	str	r3, [r7, #80]	@ 0x50
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	461a      	mov	r2, r3
 8007842:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007844:	647b      	str	r3, [r7, #68]	@ 0x44
 8007846:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007848:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800784a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800784c:	e841 2300 	strex	r3, r2, [r1]
 8007850:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007854:	2b00      	cmp	r3, #0
 8007856:	d1e6      	bne.n	8007826 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2220      	movs	r2, #32
 800785c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007868:	2303      	movs	r3, #3
 800786a:	e063      	b.n	8007934 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f003 0304 	and.w	r3, r3, #4
 8007876:	2b04      	cmp	r3, #4
 8007878:	d149      	bne.n	800790e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800787a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800787e:	9300      	str	r3, [sp, #0]
 8007880:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007882:	2200      	movs	r2, #0
 8007884:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 f857 	bl	800793c <UART_WaitOnFlagUntilTimeout>
 800788e:	4603      	mov	r3, r0
 8007890:	2b00      	cmp	r3, #0
 8007892:	d03c      	beq.n	800790e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800789a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800789c:	e853 3f00 	ldrex	r3, [r3]
 80078a0:	623b      	str	r3, [r7, #32]
   return(result);
 80078a2:	6a3b      	ldr	r3, [r7, #32]
 80078a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	461a      	mov	r2, r3
 80078b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80078b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078ba:	e841 2300 	strex	r3, r2, [r1]
 80078be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d1e6      	bne.n	8007894 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	3308      	adds	r3, #8
 80078cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	e853 3f00 	ldrex	r3, [r3]
 80078d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f023 0301 	bic.w	r3, r3, #1
 80078dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	3308      	adds	r3, #8
 80078e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078e6:	61fa      	str	r2, [r7, #28]
 80078e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ea:	69b9      	ldr	r1, [r7, #24]
 80078ec:	69fa      	ldr	r2, [r7, #28]
 80078ee:	e841 2300 	strex	r3, r2, [r1]
 80078f2:	617b      	str	r3, [r7, #20]
   return(result);
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d1e5      	bne.n	80078c6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2220      	movs	r2, #32
 80078fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800790a:	2303      	movs	r3, #3
 800790c:	e012      	b.n	8007934 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2220      	movs	r2, #32
 8007912:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2220      	movs	r2, #32
 800791a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007932:	2300      	movs	r3, #0
}
 8007934:	4618      	mov	r0, r3
 8007936:	3758      	adds	r7, #88	@ 0x58
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	60f8      	str	r0, [r7, #12]
 8007944:	60b9      	str	r1, [r7, #8]
 8007946:	603b      	str	r3, [r7, #0]
 8007948:	4613      	mov	r3, r2
 800794a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800794c:	e04f      	b.n	80079ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007954:	d04b      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007956:	f7fa fd01 	bl	800235c <HAL_GetTick>
 800795a:	4602      	mov	r2, r0
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	1ad3      	subs	r3, r2, r3
 8007960:	69ba      	ldr	r2, [r7, #24]
 8007962:	429a      	cmp	r2, r3
 8007964:	d302      	bcc.n	800796c <UART_WaitOnFlagUntilTimeout+0x30>
 8007966:	69bb      	ldr	r3, [r7, #24]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d101      	bne.n	8007970 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800796c:	2303      	movs	r3, #3
 800796e:	e04e      	b.n	8007a0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f003 0304 	and.w	r3, r3, #4
 800797a:	2b00      	cmp	r3, #0
 800797c:	d037      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	2b80      	cmp	r3, #128	@ 0x80
 8007982:	d034      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	2b40      	cmp	r3, #64	@ 0x40
 8007988:	d031      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	69db      	ldr	r3, [r3, #28]
 8007990:	f003 0308 	and.w	r3, r3, #8
 8007994:	2b08      	cmp	r3, #8
 8007996:	d110      	bne.n	80079ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	2208      	movs	r2, #8
 800799e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079a0:	68f8      	ldr	r0, [r7, #12]
 80079a2:	f000 f920 	bl	8007be6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2208      	movs	r2, #8
 80079aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	e029      	b.n	8007a0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	69db      	ldr	r3, [r3, #28]
 80079c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80079c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079c8:	d111      	bne.n	80079ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80079d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079d4:	68f8      	ldr	r0, [r7, #12]
 80079d6:	f000 f906 	bl	8007be6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2220      	movs	r2, #32
 80079de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80079ea:	2303      	movs	r3, #3
 80079ec:	e00f      	b.n	8007a0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	69da      	ldr	r2, [r3, #28]
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	4013      	ands	r3, r2
 80079f8:	68ba      	ldr	r2, [r7, #8]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	bf0c      	ite	eq
 80079fe:	2301      	moveq	r3, #1
 8007a00:	2300      	movne	r3, #0
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	461a      	mov	r2, r3
 8007a06:	79fb      	ldrb	r3, [r7, #7]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d0a0      	beq.n	800794e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a0c:	2300      	movs	r3, #0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3710      	adds	r7, #16
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
	...

08007a18 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b096      	sub	sp, #88	@ 0x58
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	4613      	mov	r3, r2
 8007a24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	68ba      	ldr	r2, [r7, #8]
 8007a2a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	88fa      	ldrh	r2, [r7, #6]
 8007a30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2222      	movs	r2, #34	@ 0x22
 8007a40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d02d      	beq.n	8007aaa <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a54:	4a40      	ldr	r2, [pc, #256]	@ (8007b58 <UART_Start_Receive_DMA+0x140>)
 8007a56:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a5e:	4a3f      	ldr	r2, [pc, #252]	@ (8007b5c <UART_Start_Receive_DMA+0x144>)
 8007a60:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a68:	4a3d      	ldr	r2, [pc, #244]	@ (8007b60 <UART_Start_Receive_DMA+0x148>)
 8007a6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a72:	2200      	movs	r2, #0
 8007a74:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	3324      	adds	r3, #36	@ 0x24
 8007a82:	4619      	mov	r1, r3
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a88:	461a      	mov	r2, r3
 8007a8a:	88fb      	ldrh	r3, [r7, #6]
 8007a8c:	f7fb f91c 	bl	8002cc8 <HAL_DMA_Start_IT>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d009      	beq.n	8007aaa <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2210      	movs	r2, #16
 8007a9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2220      	movs	r2, #32
 8007aa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	e051      	b.n	8007b4e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	691b      	ldr	r3, [r3, #16]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d018      	beq.n	8007ae4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aba:	e853 3f00 	ldrex	r3, [r3]
 8007abe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ac2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ac6:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	461a      	mov	r2, r3
 8007ace:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ad0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ad2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007ad6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ad8:	e841 2300 	strex	r3, r2, [r1]
 8007adc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007ade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e6      	bne.n	8007ab2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	3308      	adds	r3, #8
 8007aea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aee:	e853 3f00 	ldrex	r3, [r3]
 8007af2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af6:	f043 0301 	orr.w	r3, r3, #1
 8007afa:	653b      	str	r3, [r7, #80]	@ 0x50
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	3308      	adds	r3, #8
 8007b02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007b04:	637a      	str	r2, [r7, #52]	@ 0x34
 8007b06:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007b0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b0c:	e841 2300 	strex	r3, r2, [r1]
 8007b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d1e5      	bne.n	8007ae4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	3308      	adds	r3, #8
 8007b1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	e853 3f00 	ldrex	r3, [r3]
 8007b26:	613b      	str	r3, [r7, #16]
   return(result);
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	3308      	adds	r3, #8
 8007b36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007b38:	623a      	str	r2, [r7, #32]
 8007b3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3c:	69f9      	ldr	r1, [r7, #28]
 8007b3e:	6a3a      	ldr	r2, [r7, #32]
 8007b40:	e841 2300 	strex	r3, r2, [r1]
 8007b44:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b46:	69bb      	ldr	r3, [r7, #24]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d1e5      	bne.n	8007b18 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007b4c:	2300      	movs	r3, #0
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3758      	adds	r7, #88	@ 0x58
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	08007d69 	.word	0x08007d69
 8007b5c:	08007e95 	.word	0x08007e95
 8007b60:	08007ed3 	.word	0x08007ed3

08007b64 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b08f      	sub	sp, #60	@ 0x3c
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b72:	6a3b      	ldr	r3, [r7, #32]
 8007b74:	e853 3f00 	ldrex	r3, [r3]
 8007b78:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b7a:	69fb      	ldr	r3, [r7, #28]
 8007b7c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007b80:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	461a      	mov	r2, r3
 8007b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b8c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b92:	e841 2300 	strex	r3, r2, [r1]
 8007b96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d1e6      	bne.n	8007b6c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	3308      	adds	r3, #8
 8007ba4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	e853 3f00 	ldrex	r3, [r3]
 8007bac:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007bb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3308      	adds	r3, #8
 8007bbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bbe:	61ba      	str	r2, [r7, #24]
 8007bc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc2:	6979      	ldr	r1, [r7, #20]
 8007bc4:	69ba      	ldr	r2, [r7, #24]
 8007bc6:	e841 2300 	strex	r3, r2, [r1]
 8007bca:	613b      	str	r3, [r7, #16]
   return(result);
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1e5      	bne.n	8007b9e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2220      	movs	r2, #32
 8007bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8007bda:	bf00      	nop
 8007bdc:	373c      	adds	r7, #60	@ 0x3c
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr

08007be6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007be6:	b480      	push	{r7}
 8007be8:	b095      	sub	sp, #84	@ 0x54
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bf6:	e853 3f00 	ldrex	r3, [r3]
 8007bfa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	461a      	mov	r2, r3
 8007c0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c0e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c14:	e841 2300 	strex	r3, r2, [r1]
 8007c18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d1e6      	bne.n	8007bee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	3308      	adds	r3, #8
 8007c26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c28:	6a3b      	ldr	r3, [r7, #32]
 8007c2a:	e853 3f00 	ldrex	r3, [r3]
 8007c2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c30:	69fb      	ldr	r3, [r7, #28]
 8007c32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c36:	f023 0301 	bic.w	r3, r3, #1
 8007c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3308      	adds	r3, #8
 8007c42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c4c:	e841 2300 	strex	r3, r2, [r1]
 8007c50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d1e3      	bne.n	8007c20 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d118      	bne.n	8007c92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	e853 3f00 	ldrex	r3, [r3]
 8007c6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	f023 0310 	bic.w	r3, r3, #16
 8007c74:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c7e:	61bb      	str	r3, [r7, #24]
 8007c80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c82:	6979      	ldr	r1, [r7, #20]
 8007c84:	69ba      	ldr	r2, [r7, #24]
 8007c86:	e841 2300 	strex	r3, r2, [r1]
 8007c8a:	613b      	str	r3, [r7, #16]
   return(result);
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d1e6      	bne.n	8007c60 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2220      	movs	r2, #32
 8007c96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007ca6:	bf00      	nop
 8007ca8:	3754      	adds	r7, #84	@ 0x54
 8007caa:	46bd      	mov	sp, r7
 8007cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb0:	4770      	bx	lr

08007cb2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007cb2:	b580      	push	{r7, lr}
 8007cb4:	b090      	sub	sp, #64	@ 0x40
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0320 	and.w	r3, r3, #32
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d137      	bne.n	8007d3e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007cd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	3308      	adds	r3, #8
 8007cdc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce0:	e853 3f00 	ldrex	r3, [r3]
 8007ce4:	623b      	str	r3, [r7, #32]
   return(result);
 8007ce6:	6a3b      	ldr	r3, [r7, #32]
 8007ce8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	3308      	adds	r3, #8
 8007cf4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007cf6:	633a      	str	r2, [r7, #48]	@ 0x30
 8007cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007cfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cfe:	e841 2300 	strex	r3, r2, [r1]
 8007d02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1e5      	bne.n	8007cd6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007d0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	e853 3f00 	ldrex	r3, [r3]
 8007d16:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	461a      	mov	r2, r3
 8007d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d28:	61fb      	str	r3, [r7, #28]
 8007d2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d2c:	69b9      	ldr	r1, [r7, #24]
 8007d2e:	69fa      	ldr	r2, [r7, #28]
 8007d30:	e841 2300 	strex	r3, r2, [r1]
 8007d34:	617b      	str	r3, [r7, #20]
   return(result);
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d1e6      	bne.n	8007d0a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007d3c:	e002      	b.n	8007d44 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007d3e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007d40:	f7f9 fc0c 	bl	800155c <HAL_UART_TxCpltCallback>
}
 8007d44:	bf00      	nop
 8007d46:	3740      	adds	r7, #64	@ 0x40
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d58:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007d5a:	68f8      	ldr	r0, [r7, #12]
 8007d5c:	f7ff f9b8 	bl	80070d0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d60:	bf00      	nop
 8007d62:	3710      	adds	r7, #16
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b09c      	sub	sp, #112	@ 0x70
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d74:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f003 0320 	and.w	r3, r3, #32
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d171      	bne.n	8007e68 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007d84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d86:	2200      	movs	r2, #0
 8007d88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d94:	e853 3f00 	ldrex	r3, [r3]
 8007d98:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007da0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007da2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	461a      	mov	r2, r3
 8007da8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007daa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007dac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007db0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007db2:	e841 2300 	strex	r3, r2, [r1]
 8007db6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007db8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d1e6      	bne.n	8007d8c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	3308      	adds	r3, #8
 8007dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dc8:	e853 3f00 	ldrex	r3, [r3]
 8007dcc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dd0:	f023 0301 	bic.w	r3, r3, #1
 8007dd4:	667b      	str	r3, [r7, #100]	@ 0x64
 8007dd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	3308      	adds	r3, #8
 8007ddc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007dde:	647a      	str	r2, [r7, #68]	@ 0x44
 8007de0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007de4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007de6:	e841 2300 	strex	r3, r2, [r1]
 8007dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1e5      	bne.n	8007dbe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007df2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	3308      	adds	r3, #8
 8007df8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfc:	e853 3f00 	ldrex	r3, [r3]
 8007e00:	623b      	str	r3, [r7, #32]
   return(result);
 8007e02:	6a3b      	ldr	r3, [r7, #32]
 8007e04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e08:	663b      	str	r3, [r7, #96]	@ 0x60
 8007e0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	3308      	adds	r3, #8
 8007e10:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007e12:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e1a:	e841 2300 	strex	r3, r2, [r1]
 8007e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1e5      	bne.n	8007df2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e28:	2220      	movs	r2, #32
 8007e2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d118      	bne.n	8007e68 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	e853 3f00 	ldrex	r3, [r3]
 8007e42:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f023 0310 	bic.w	r3, r3, #16
 8007e4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	461a      	mov	r2, r3
 8007e52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e54:	61fb      	str	r3, [r7, #28]
 8007e56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e58:	69b9      	ldr	r1, [r7, #24]
 8007e5a:	69fa      	ldr	r2, [r7, #28]
 8007e5c:	e841 2300 	strex	r3, r2, [r1]
 8007e60:	617b      	str	r3, [r7, #20]
   return(result);
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d1e6      	bne.n	8007e36 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d107      	bne.n	8007e86 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e80:	f7f9 fb9a 	bl	80015b8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e84:	e002      	b.n	8007e8c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007e86:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e88:	f7ff f92c 	bl	80070e4 <HAL_UART_RxCpltCallback>
}
 8007e8c:	bf00      	nop
 8007e8e:	3770      	adds	r7, #112	@ 0x70
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d109      	bne.n	8007ec4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007eb6:	085b      	lsrs	r3, r3, #1
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	4619      	mov	r1, r3
 8007ebc:	68f8      	ldr	r0, [r7, #12]
 8007ebe:	f7f9 fb7b 	bl	80015b8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007ec2:	e002      	b.n	8007eca <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f7ff f917 	bl	80070f8 <HAL_UART_RxHalfCpltCallback>
}
 8007eca:	bf00      	nop
 8007ecc:	3710      	adds	r7, #16
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}

08007ed2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007ed2:	b580      	push	{r7, lr}
 8007ed4:	b086      	sub	sp, #24
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ede:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ee6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007eee:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	689b      	ldr	r3, [r3, #8]
 8007ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007efa:	2b80      	cmp	r3, #128	@ 0x80
 8007efc:	d109      	bne.n	8007f12 <UART_DMAError+0x40>
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	2b21      	cmp	r3, #33	@ 0x21
 8007f02:	d106      	bne.n	8007f12 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007f0c:	6978      	ldr	r0, [r7, #20]
 8007f0e:	f7ff fe29 	bl	8007b64 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f1c:	2b40      	cmp	r3, #64	@ 0x40
 8007f1e:	d109      	bne.n	8007f34 <UART_DMAError+0x62>
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2b22      	cmp	r3, #34	@ 0x22
 8007f24:	d106      	bne.n	8007f34 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007f2e:	6978      	ldr	r0, [r7, #20]
 8007f30:	f7ff fe59 	bl	8007be6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f3a:	f043 0210 	orr.w	r2, r3, #16
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f44:	6978      	ldr	r0, [r7, #20]
 8007f46:	f7f9 fbff 	bl	8001748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f4a:	bf00      	nop
 8007f4c:	3718      	adds	r7, #24
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}

08007f52 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f52:	b580      	push	{r7, lr}
 8007f54:	b084      	sub	sp, #16
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f5e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2200      	movs	r2, #0
 8007f64:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f68:	68f8      	ldr	r0, [r7, #12]
 8007f6a:	f7f9 fbed 	bl	8001748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f6e:	bf00      	nop
 8007f70:	3710      	adds	r7, #16
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}

08007f76 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f76:	b580      	push	{r7, lr}
 8007f78:	b088      	sub	sp, #32
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	e853 3f00 	ldrex	r3, [r3]
 8007f8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f92:	61fb      	str	r3, [r7, #28]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	461a      	mov	r2, r3
 8007f9a:	69fb      	ldr	r3, [r7, #28]
 8007f9c:	61bb      	str	r3, [r7, #24]
 8007f9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa0:	6979      	ldr	r1, [r7, #20]
 8007fa2:	69ba      	ldr	r2, [r7, #24]
 8007fa4:	e841 2300 	strex	r3, r2, [r1]
 8007fa8:	613b      	str	r3, [r7, #16]
   return(result);
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1e6      	bne.n	8007f7e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2220      	movs	r2, #32
 8007fb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f7f9 facc 	bl	800155c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fc4:	bf00      	nop
 8007fc6:	3720      	adds	r7, #32
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b083      	sub	sp, #12
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007ffc:	bf00      	nop
 8007ffe:	370c      	adds	r7, #12
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008016:	2b01      	cmp	r3, #1
 8008018:	d101      	bne.n	800801e <HAL_UARTEx_DisableFifoMode+0x16>
 800801a:	2302      	movs	r3, #2
 800801c:	e027      	b.n	800806e <HAL_UARTEx_DisableFifoMode+0x66>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2201      	movs	r2, #1
 8008022:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2224      	movs	r2, #36	@ 0x24
 800802a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f022 0201 	bic.w	r2, r2, #1
 8008044:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800804c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68fa      	ldr	r2, [r7, #12]
 800805a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2220      	movs	r2, #32
 8008060:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2200      	movs	r2, #0
 8008068:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800806c:	2300      	movs	r3, #0
}
 800806e:	4618      	mov	r0, r3
 8008070:	3714      	adds	r7, #20
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr

0800807a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800807a:	b580      	push	{r7, lr}
 800807c:	b084      	sub	sp, #16
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
 8008082:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800808a:	2b01      	cmp	r3, #1
 800808c:	d101      	bne.n	8008092 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800808e:	2302      	movs	r3, #2
 8008090:	e02d      	b.n	80080ee <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2201      	movs	r2, #1
 8008096:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2224      	movs	r2, #36	@ 0x24
 800809e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681a      	ldr	r2, [r3, #0]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f022 0201 	bic.w	r2, r2, #1
 80080b8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	683a      	ldr	r2, [r7, #0]
 80080ca:	430a      	orrs	r2, r1
 80080cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f000 f8a4 	bl	800821c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2220      	movs	r2, #32
 80080e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080ec:	2300      	movs	r3, #0
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80080f6:	b580      	push	{r7, lr}
 80080f8:	b084      	sub	sp, #16
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
 80080fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008106:	2b01      	cmp	r3, #1
 8008108:	d101      	bne.n	800810e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800810a:	2302      	movs	r3, #2
 800810c:	e02d      	b.n	800816a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2201      	movs	r2, #1
 8008112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2224      	movs	r2, #36	@ 0x24
 800811a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f022 0201 	bic.w	r2, r2, #1
 8008134:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	683a      	ldr	r2, [r7, #0]
 8008146:	430a      	orrs	r2, r1
 8008148:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 f866 	bl	800821c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	68fa      	ldr	r2, [r7, #12]
 8008156:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2220      	movs	r2, #32
 800815c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3710      	adds	r7, #16
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}

08008172 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008172:	b580      	push	{r7, lr}
 8008174:	b08c      	sub	sp, #48	@ 0x30
 8008176:	af00      	add	r7, sp, #0
 8008178:	60f8      	str	r0, [r7, #12]
 800817a:	60b9      	str	r1, [r7, #8]
 800817c:	4613      	mov	r3, r2
 800817e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008186:	2b20      	cmp	r3, #32
 8008188:	d142      	bne.n	8008210 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d002      	beq.n	8008196 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8008190:	88fb      	ldrh	r3, [r7, #6]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d101      	bne.n	800819a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e03b      	b.n	8008212 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2201      	movs	r2, #1
 800819e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80081a6:	88fb      	ldrh	r3, [r7, #6]
 80081a8:	461a      	mov	r2, r3
 80081aa:	68b9      	ldr	r1, [r7, #8]
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f7ff fc33 	bl	8007a18 <UART_Start_Receive_DMA>
 80081b2:	4603      	mov	r3, r0
 80081b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80081b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d124      	bne.n	800820a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d11d      	bne.n	8008204 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	2210      	movs	r2, #16
 80081ce:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d6:	69bb      	ldr	r3, [r7, #24]
 80081d8:	e853 3f00 	ldrex	r3, [r3]
 80081dc:	617b      	str	r3, [r7, #20]
   return(result);
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	f043 0310 	orr.w	r3, r3, #16
 80081e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	461a      	mov	r2, r3
 80081ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80081f0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f2:	6a39      	ldr	r1, [r7, #32]
 80081f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081f6:	e841 2300 	strex	r3, r2, [r1]
 80081fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80081fc:	69fb      	ldr	r3, [r7, #28]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d1e6      	bne.n	80081d0 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8008202:	e002      	b.n	800820a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008204:	2301      	movs	r3, #1
 8008206:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800820a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800820e:	e000      	b.n	8008212 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008210:	2302      	movs	r3, #2
  }
}
 8008212:	4618      	mov	r0, r3
 8008214:	3730      	adds	r7, #48	@ 0x30
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}
	...

0800821c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800821c:	b480      	push	{r7}
 800821e:	b085      	sub	sp, #20
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008228:	2b00      	cmp	r3, #0
 800822a:	d108      	bne.n	800823e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2201      	movs	r2, #1
 8008230:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2201      	movs	r2, #1
 8008238:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800823c:	e031      	b.n	80082a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800823e:	2308      	movs	r3, #8
 8008240:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008242:	2308      	movs	r3, #8
 8008244:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	0e5b      	lsrs	r3, r3, #25
 800824e:	b2db      	uxtb	r3, r3
 8008250:	f003 0307 	and.w	r3, r3, #7
 8008254:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	0f5b      	lsrs	r3, r3, #29
 800825e:	b2db      	uxtb	r3, r3
 8008260:	f003 0307 	and.w	r3, r3, #7
 8008264:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008266:	7bbb      	ldrb	r3, [r7, #14]
 8008268:	7b3a      	ldrb	r2, [r7, #12]
 800826a:	4911      	ldr	r1, [pc, #68]	@ (80082b0 <UARTEx_SetNbDataToProcess+0x94>)
 800826c:	5c8a      	ldrb	r2, [r1, r2]
 800826e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008272:	7b3a      	ldrb	r2, [r7, #12]
 8008274:	490f      	ldr	r1, [pc, #60]	@ (80082b4 <UARTEx_SetNbDataToProcess+0x98>)
 8008276:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008278:	fb93 f3f2 	sdiv	r3, r3, r2
 800827c:	b29a      	uxth	r2, r3
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008284:	7bfb      	ldrb	r3, [r7, #15]
 8008286:	7b7a      	ldrb	r2, [r7, #13]
 8008288:	4909      	ldr	r1, [pc, #36]	@ (80082b0 <UARTEx_SetNbDataToProcess+0x94>)
 800828a:	5c8a      	ldrb	r2, [r1, r2]
 800828c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008290:	7b7a      	ldrb	r2, [r7, #13]
 8008292:	4908      	ldr	r1, [pc, #32]	@ (80082b4 <UARTEx_SetNbDataToProcess+0x98>)
 8008294:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008296:	fb93 f3f2 	sdiv	r3, r3, r2
 800829a:	b29a      	uxth	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80082a2:	bf00      	nop
 80082a4:	3714      	adds	r7, #20
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop
 80082b0:	08008390 	.word	0x08008390
 80082b4:	08008398 	.word	0x08008398

080082b8 <memset>:
 80082b8:	4402      	add	r2, r0
 80082ba:	4603      	mov	r3, r0
 80082bc:	4293      	cmp	r3, r2
 80082be:	d100      	bne.n	80082c2 <memset+0xa>
 80082c0:	4770      	bx	lr
 80082c2:	f803 1b01 	strb.w	r1, [r3], #1
 80082c6:	e7f9      	b.n	80082bc <memset+0x4>

080082c8 <__libc_init_array>:
 80082c8:	b570      	push	{r4, r5, r6, lr}
 80082ca:	4d0d      	ldr	r5, [pc, #52]	@ (8008300 <__libc_init_array+0x38>)
 80082cc:	4c0d      	ldr	r4, [pc, #52]	@ (8008304 <__libc_init_array+0x3c>)
 80082ce:	1b64      	subs	r4, r4, r5
 80082d0:	10a4      	asrs	r4, r4, #2
 80082d2:	2600      	movs	r6, #0
 80082d4:	42a6      	cmp	r6, r4
 80082d6:	d109      	bne.n	80082ec <__libc_init_array+0x24>
 80082d8:	4d0b      	ldr	r5, [pc, #44]	@ (8008308 <__libc_init_array+0x40>)
 80082da:	4c0c      	ldr	r4, [pc, #48]	@ (800830c <__libc_init_array+0x44>)
 80082dc:	f000 f826 	bl	800832c <_init>
 80082e0:	1b64      	subs	r4, r4, r5
 80082e2:	10a4      	asrs	r4, r4, #2
 80082e4:	2600      	movs	r6, #0
 80082e6:	42a6      	cmp	r6, r4
 80082e8:	d105      	bne.n	80082f6 <__libc_init_array+0x2e>
 80082ea:	bd70      	pop	{r4, r5, r6, pc}
 80082ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80082f0:	4798      	blx	r3
 80082f2:	3601      	adds	r6, #1
 80082f4:	e7ee      	b.n	80082d4 <__libc_init_array+0xc>
 80082f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80082fa:	4798      	blx	r3
 80082fc:	3601      	adds	r6, #1
 80082fe:	e7f2      	b.n	80082e6 <__libc_init_array+0x1e>
 8008300:	080083a8 	.word	0x080083a8
 8008304:	080083a8 	.word	0x080083a8
 8008308:	080083a8 	.word	0x080083a8
 800830c:	080083ac 	.word	0x080083ac

08008310 <memcpy>:
 8008310:	440a      	add	r2, r1
 8008312:	4291      	cmp	r1, r2
 8008314:	f100 33ff 	add.w	r3, r0, #4294967295
 8008318:	d100      	bne.n	800831c <memcpy+0xc>
 800831a:	4770      	bx	lr
 800831c:	b510      	push	{r4, lr}
 800831e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008322:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008326:	4291      	cmp	r1, r2
 8008328:	d1f9      	bne.n	800831e <memcpy+0xe>
 800832a:	bd10      	pop	{r4, pc}

0800832c <_init>:
 800832c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800832e:	bf00      	nop
 8008330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008332:	bc08      	pop	{r3}
 8008334:	469e      	mov	lr, r3
 8008336:	4770      	bx	lr

08008338 <_fini>:
 8008338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800833a:	bf00      	nop
 800833c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800833e:	bc08      	pop	{r3}
 8008340:	469e      	mov	lr, r3
 8008342:	4770      	bx	lr
