** Name: SimpleTwoStageOpAmp_SimpleOpAmp6_5

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp6_5 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=9e-6 W=9e-6
mDiodeTransistorNmos2 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=8e-6 W=12e-6
mDiodeTransistorNmos3 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 sourceNmos sourceNmos nmos4 L=1e-6 W=12e-6
mDiodeTransistorPmos4 ibias ibias sourcePmos sourcePmos pmos4 L=10e-6 W=89e-6
mDiodeTransistorPmos5 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 VoltageBiasXXpXX1Yinner VoltageBiasXXpXX1Yinner pmos4 L=1e-6 W=10e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=376e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=69e-6
mNormalTransistorNmos8 outFirstStage FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=8e-6 W=12e-6
mNormalTransistorNmos9 outInputVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=9e-6 W=285e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack2Load1 sourceNmos sourceNmos nmos4 L=1e-6 W=12e-6
mNormalTransistorPmos11 out outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=376e-6
mNormalTransistorPmos12 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=10e-6 W=205e-6
mNormalTransistorPmos13 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=10e-6 W=21e-6
mNormalTransistorPmos14 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=10e-6 W=205e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=10e-6 W=594e-6
mNormalTransistorPmos16 VoltageBiasXXpXX1Yinner outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp6_5

** Expected Performance Values: 
** Gain: 89 dB
** Power consumption: 14.9991 mW
** Area: 14843 (mu_m)^2
** Transit frequency: 15.0961 MHz
** Transit frequency with error factor: 15.0861 MHz
** Slew rate: 28.7995 V/mu_s
** Phase margin: 77.9223Â°
** CMRR: 90 dB
** negPSRR: 89 dB
** posPSRR: 99 dB
** VoutMax: 3.14001 V
** VoutMin: 0.700001 V
** VcmMax: 3.88001 V
** VcmMin: 0.950001 V


** Expected Currents: 
** NormalTransistorNmos: 74.0631 muA
** NormalTransistorPmos: -2.34599 muA
** DiodeTransistorNmos: 33.7741 muA
** NormalTransistorNmos: 33.7731 muA
** NormalTransistorNmos: 33.7741 muA
** DiodeTransistorNmos: 33.7731 muA
** NormalTransistorPmos: -67.5489 muA
** NormalTransistorPmos: -33.7749 muA
** NormalTransistorPmos: -33.7749 muA
** NormalTransistorNmos: 2835.94 muA
** NormalTransistorPmos: -2835.93 muA
** DiodeTransistorPmos: -2835.94 muA
** DiodeTransistorNmos: 2.34501 muA
** DiodeTransistorPmos: -74.0639 muA
** NormalTransistorPmos: -74.0649 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.18501  V
** in1: 2.5  V
** in2: 2.5  V
** out: 2.5  V
** outFirstStage: 1.10101  V
** outInputVoltageBiasXXpXX1: 2.57301  V
** outSourceVoltageBiasXXpXX1: 3.78901  V
** outVoltageBiasXXnXX0: 0.571001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 1.50601  V
** innerTransistorStack1Load1: 0.583001  V
** innerTransistorStack2Load1: 0.587001  V
** sourceTransconductance: 3.36701  V
** inner: 3.77801  V


.END