-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.1
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity synth_top_classifyLinear is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    example_0_id_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    example_0_id_ce0 : OUT STD_LOGIC;
    example_0_id_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    example_1_id_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    example_1_id_ce0 : OUT STD_LOGIC;
    example_1_id_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    example_2_id_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    example_2_id_ce0 : OUT STD_LOGIC;
    example_2_id_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    example_3_id_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    example_3_id_ce0 : OUT STD_LOGIC;
    example_3_id_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    example_0_value_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    example_0_value_ce0 : OUT STD_LOGIC;
    example_0_value_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    example_1_value_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    example_1_value_ce0 : OUT STD_LOGIC;
    example_1_value_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    example_2_value_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    example_2_value_ce0 : OUT STD_LOGIC;
    example_2_value_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    example_3_value_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    example_3_value_ce0 : OUT STD_LOGIC;
    example_3_value_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    nonZeroFeature_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    nonZeroFeature_ce0 : OUT STD_LOGIC;
    nonZeroFeature_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_ce0 : OUT STD_LOGIC;
    weight_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of synth_top_classifyLinear is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv13_32 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_38 : BOOLEAN;
    signal tmp_fu_336_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_550 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_106 : BOOLEAN;
    signal exitcond_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nonZeroFeature_load_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_120 : BOOLEAN;
    signal tmp_2_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_565 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_cast_fu_357_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_3_cast_reg_569 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_11_fu_387_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_reg_577 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_135 : BOOLEAN;
    signal tmp_5_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_413_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_reg_624 : STD_LOGIC_VECTOR (5 downto 0);
    signal a2_fu_450_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_reg_629 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_171 : BOOLEAN;
    signal example_value_load_phi_fu_479_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal example_value_load_phi_reg_640 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_645 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_184 : BOOLEAN;
    signal weight_load_reg_650 : STD_LOGIC_VECTOR (63 downto 0);
    signal p1_2_fu_525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p1_2_reg_655 : STD_LOGIC_VECTOR (31 downto 0);
    signal p2_2_fu_533_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p2_2_reg_660 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_326_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st12_fsm_11 : STD_LOGIC;
    signal ap_sig_bdd_198 : BOOLEAN;
    signal grp_fu_321_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal dot_reg_670 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st17_fsm_16 : STD_LOGIC;
    signal ap_sig_bdd_210 : BOOLEAN;
    signal dot_1_fu_541_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st18_fsm_17 : STD_LOGIC;
    signal ap_sig_bdd_220 : BOOLEAN;
    signal temp_fu_313_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_reg_680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st19_fsm_18 : STD_LOGIC;
    signal ap_sig_bdd_229 : BOOLEAN;
    signal yindex_assign_reg_252 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st20_fsm_19 : STD_LOGIC;
    signal ap_sig_bdd_242 : BOOLEAN;
    signal p1_0_i_reg_264 : STD_LOGIC_VECTOR (31 downto 0);
    signal p2_0_i_reg_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal dot_0_i_reg_288 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_0_i_reg_300 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_fu_313_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_317_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_321_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st13_fsm_12 : STD_LOGIC;
    signal ap_sig_bdd_271 : BOOLEAN;
    signal grp_fu_326_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_326_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_280 : BOOLEAN;
    signal tmp_3_fu_351_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_351_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_cast_fu_378_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_sum_i_fu_382_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_10_fu_391_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sel_tmp_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_424_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp4_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp7_fu_463_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sel_tmp9_fu_471_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p1_fu_503_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p2_fu_497_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p1_1_fu_509_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p2_1_fu_517_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_321_ce : STD_LOGIC;
    signal grp_fu_326_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_3_fu_351_p00 : STD_LOGIC_VECTOR (12 downto 0);

    component synth_top_fptrunc_64ns_32_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component synth_top_fpext_32ns_64_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component synth_top_dadd_64ns_64ns_64_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component synth_top_dmul_64ns_64ns_64_6_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    synth_top_fptrunc_64ns_32_1_U52 : component synth_top_fptrunc_64ns_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => temp_fu_313_p0,
        dout => temp_fu_313_p1);

    synth_top_fpext_32ns_64_1_U53 : component synth_top_fpext_32ns_64_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => tmp_1_fu_317_p0,
        dout => tmp_1_fu_317_p1);

    synth_top_dadd_64ns_64ns_64_5_full_dsp_U54 : component synth_top_dadd_64ns_64ns_64_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_321_p0,
        din1 => grp_fu_321_p1,
        ce => grp_fu_321_ce,
        dout => grp_fu_321_p2);

    synth_top_dmul_64ns_64ns_64_6_max_dsp_U55 : component synth_top_dmul_64ns_64ns_64_6_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_326_p0,
        din1 => grp_fu_326_p1,
        ce => grp_fu_326_ce,
        dout => grp_fu_326_p2);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- dot_0_i_reg_288 assign process. --
    dot_0_i_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = tmp_2_fu_345_p2))) then 
                dot_0_i_reg_288 <= ap_const_lv64_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
                dot_0_i_reg_288 <= dot_1_fu_541_p3;
            end if; 
        end if;
    end process;

    -- p1_0_i_reg_264 assign process. --
    p1_0_i_reg_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = tmp_2_fu_345_p2))) then 
                p1_0_i_reg_264 <= ap_const_lv32_1;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
                p1_0_i_reg_264 <= p1_2_reg_655;
            end if; 
        end if;
    end process;

    -- p2_0_i_reg_276 assign process. --
    p2_0_i_reg_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = tmp_2_fu_345_p2))) then 
                p2_0_i_reg_276 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
                p2_0_i_reg_276 <= p2_2_reg_660;
            end if; 
        end if;
    end process;

    -- p_0_i_reg_300 assign process. --
    p_0_i_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = tmp_2_reg_565) and (ap_const_lv1_0 = tmp_5_fu_372_p2))) then 
                p_0_i_reg_300 <= dot_0_i_reg_288;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = tmp_2_fu_345_p2)))) then 
                p_0_i_reg_300 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    -- yindex_assign_reg_252 assign process. --
    yindex_assign_reg_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
                yindex_assign_reg_252 <= i_reg_624;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                yindex_assign_reg_252 <= ap_const_lv6_1;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                a2_reg_629 <= a2_fu_450_p3;
                example_value_load_phi_reg_640 <= example_value_load_phi_fu_479_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_7_reg_645)) and (ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16))) then
                dot_reg_670 <= grp_fu_321_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and ((ap_const_lv1_0 = tmp_5_fu_372_p2) or not((ap_const_lv1_0 = tmp_2_reg_565))))) then
                i_reg_624 <= i_fu_413_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                nonZeroFeature_load_reg_560 <= nonZeroFeature_q0;
                tmp_2_reg_565 <= tmp_2_fu_345_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then
                p1_2_reg_655 <= p1_2_fu_525_p3;
                p2_2_reg_660 <= p2_2_fu_533_p3;
                tmp_7_reg_645 <= tmp_7_fu_487_p2;
                weight_load_reg_650 <= weight_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18)) then
                temp_reg_680 <= temp_fu_313_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = tmp_2_reg_565) and not((ap_const_lv1_0 = tmp_5_fu_372_p2)))) then
                tmp_11_reg_577 <= tmp_11_fu_387_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = tmp_2_fu_345_p2))) then
                    tmp_3_cast_reg_569(12 downto 1) <= tmp_3_cast_fu_357_p1(12 downto 1);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) and not((ap_const_lv1_0 = tmp_7_reg_645)))) then
                tmp_9_reg_665 <= grp_fu_326_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond_fu_330_p2 = ap_const_lv1_0))) then
                    tmp_reg_550(5 downto 0) <= tmp_fu_336_p1(5 downto 0);
            end if;
        end if;
    end process;
    tmp_reg_550(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_3_cast_reg_569(0) <= '0';
    tmp_3_cast_reg_569(32 downto 13) <= "00000000000000000000";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond_fu_330_p2, tmp_2_reg_565, tmp_5_fu_372_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((exitcond_fu_330_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                if (((ap_const_lv1_0 = tmp_5_fu_372_p2) or not((ap_const_lv1_0 = tmp_2_reg_565)))) then
                    ap_NS_fsm <= ap_ST_st19_fsm_18;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                ap_NS_fsm <= ap_ST_st11_fsm_10;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st12_fsm_11;
            when ap_ST_st12_fsm_11 => 
                ap_NS_fsm <= ap_ST_st13_fsm_12;
            when ap_ST_st13_fsm_12 => 
                ap_NS_fsm <= ap_ST_st14_fsm_13;
            when ap_ST_st14_fsm_13 => 
                ap_NS_fsm <= ap_ST_st15_fsm_14;
            when ap_ST_st15_fsm_14 => 
                ap_NS_fsm <= ap_ST_st16_fsm_15;
            when ap_ST_st16_fsm_15 => 
                ap_NS_fsm <= ap_ST_st17_fsm_16;
            when ap_ST_st17_fsm_16 => 
                ap_NS_fsm <= ap_ST_st18_fsm_17;
            when ap_ST_st18_fsm_17 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st19_fsm_18 => 
                ap_NS_fsm <= ap_ST_st20_fsm_19;
            when ap_ST_st20_fsm_19 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a2_fu_450_p3 <= 
        example_2_id_q0 when (sel_tmp4_fu_445_p2(0) = '1') else 
        sel_tmp3_fu_437_p3;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st2_fsm_1, exitcond_fu_330_p2)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond_fu_330_p2 = ap_const_lv1_0))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond_fu_330_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond_fu_330_p2 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_106 assign process. --
    ap_sig_bdd_106_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_106 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_120 assign process. --
    ap_sig_bdd_120_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_120 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_135 assign process. --
    ap_sig_bdd_135_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_135 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_bdd_171 assign process. --
    ap_sig_bdd_171_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_171 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_184 assign process. --
    ap_sig_bdd_184_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_184 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_198 assign process. --
    ap_sig_bdd_198_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_198 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    -- ap_sig_bdd_210 assign process. --
    ap_sig_bdd_210_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_210 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    -- ap_sig_bdd_220 assign process. --
    ap_sig_bdd_220_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_220 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    -- ap_sig_bdd_229 assign process. --
    ap_sig_bdd_229_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_229 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    -- ap_sig_bdd_242 assign process. --
    ap_sig_bdd_242_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_242 <= (ap_const_lv1_1 = ap_CS_fsm(19 downto 19));
    end process;


    -- ap_sig_bdd_271 assign process. --
    ap_sig_bdd_271_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_271 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    -- ap_sig_bdd_280 assign process. --
    ap_sig_bdd_280_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_280 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_38 assign process. --
    ap_sig_bdd_38_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_38 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_cseq_ST_st12_fsm_11 assign process. --
    ap_sig_cseq_ST_st12_fsm_11_assign_proc : process(ap_sig_bdd_198)
    begin
        if (ap_sig_bdd_198) then 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st13_fsm_12 assign process. --
    ap_sig_cseq_ST_st13_fsm_12_assign_proc : process(ap_sig_bdd_271)
    begin
        if (ap_sig_bdd_271) then 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st17_fsm_16 assign process. --
    ap_sig_cseq_ST_st17_fsm_16_assign_proc : process(ap_sig_bdd_210)
    begin
        if (ap_sig_bdd_210) then 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st18_fsm_17 assign process. --
    ap_sig_cseq_ST_st18_fsm_17_assign_proc : process(ap_sig_bdd_220)
    begin
        if (ap_sig_bdd_220) then 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st19_fsm_18 assign process. --
    ap_sig_cseq_ST_st19_fsm_18_assign_proc : process(ap_sig_bdd_229)
    begin
        if (ap_sig_bdd_229) then 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_38)
    begin
        if (ap_sig_bdd_38) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st20_fsm_19 assign process. --
    ap_sig_cseq_ST_st20_fsm_19_assign_proc : process(ap_sig_bdd_242)
    begin
        if (ap_sig_bdd_242) then 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_106)
    begin
        if (ap_sig_bdd_106) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_120)
    begin
        if (ap_sig_bdd_120) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_135)
    begin
        if (ap_sig_bdd_135) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_4 assign process. --
    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_bdd_171)
    begin
        if (ap_sig_bdd_171) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st6_fsm_5 assign process. --
    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_bdd_184)
    begin
        if (ap_sig_bdd_184) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st7_fsm_6 assign process. --
    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_bdd_280)
    begin
        if (ap_sig_bdd_280) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;

    dot_1_fu_541_p3 <= 
        dot_reg_670 when (tmp_7_reg_645(0) = '1') else 
        dot_0_i_reg_288;
    example_0_id_address0 <= tmp_6_fu_401_p1(10 - 1 downto 0);

    -- example_0_id_ce0 assign process. --
    example_0_id_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            example_0_id_ce0 <= ap_const_logic_1;
        else 
            example_0_id_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    example_0_value_address0 <= tmp_6_fu_401_p1(10 - 1 downto 0);

    -- example_0_value_ce0 assign process. --
    example_0_value_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            example_0_value_ce0 <= ap_const_logic_1;
        else 
            example_0_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    example_1_id_address0 <= tmp_6_fu_401_p1(10 - 1 downto 0);

    -- example_1_id_ce0 assign process. --
    example_1_id_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            example_1_id_ce0 <= ap_const_logic_1;
        else 
            example_1_id_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    example_1_value_address0 <= tmp_6_fu_401_p1(10 - 1 downto 0);

    -- example_1_value_ce0 assign process. --
    example_1_value_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            example_1_value_ce0 <= ap_const_logic_1;
        else 
            example_1_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    example_2_id_address0 <= tmp_6_fu_401_p1(10 - 1 downto 0);

    -- example_2_id_ce0 assign process. --
    example_2_id_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            example_2_id_ce0 <= ap_const_logic_1;
        else 
            example_2_id_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    example_2_value_address0 <= tmp_6_fu_401_p1(10 - 1 downto 0);

    -- example_2_value_ce0 assign process. --
    example_2_value_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            example_2_value_ce0 <= ap_const_logic_1;
        else 
            example_2_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    example_3_id_address0 <= tmp_6_fu_401_p1(10 - 1 downto 0);

    -- example_3_id_ce0 assign process. --
    example_3_id_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            example_3_id_ce0 <= ap_const_logic_1;
        else 
            example_3_id_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    example_3_value_address0 <= tmp_6_fu_401_p1(10 - 1 downto 0);

    -- example_3_value_ce0 assign process. --
    example_3_value_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            example_3_value_ce0 <= ap_const_logic_1;
        else 
            example_3_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    example_value_load_phi_fu_479_p3 <= 
        example_2_value_q0 when (sel_tmp4_fu_445_p2(0) = '1') else 
        sel_tmp9_fu_471_p3;
    exitcond_fu_330_p2 <= "1" when (yindex_assign_reg_252 = ap_const_lv6_33) else "0";
    grp_fu_321_ce <= ap_const_logic_1;
    grp_fu_321_p0 <= dot_0_i_reg_288;
    grp_fu_321_p1 <= tmp_9_reg_665;
    grp_fu_326_ce <= ap_const_logic_1;
    grp_fu_326_p0 <= weight_load_reg_650;
    grp_fu_326_p1 <= example_value_load_phi_reg_640;
    i_fu_413_p2 <= std_logic_vector(unsigned(yindex_assign_reg_252) + unsigned(ap_const_lv6_1));
    nonZeroFeature_address0 <= tmp_fu_336_p1(6 - 1 downto 0);

    -- nonZeroFeature_ce0 assign process. --
    nonZeroFeature_ce0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            nonZeroFeature_ce0 <= ap_const_logic_1;
        else 
            nonZeroFeature_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_fu_366_p2 <= "1" when (signed(p1_0_i_reg_264) < signed(ap_const_lv32_33)) else "0";
    output_r_address0 <= tmp_reg_550(6 - 1 downto 0);

    -- output_r_ce0 assign process. --
    output_r_ce0_assign_proc : process(ap_sig_cseq_ST_st20_fsm_19)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= tmp_1_fu_317_p1;

    -- output_r_we0 assign process. --
    output_r_we0_assign_proc : process(ap_sig_cseq_ST_st20_fsm_19)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p1_1_fu_509_p3 <= 
        p1_0_i_reg_264 when (tmp_s_fu_492_p2(0) = '1') else 
        p1_fu_503_p2;
    p1_2_fu_525_p3 <= 
        p1_fu_503_p2 when (tmp_7_fu_487_p2(0) = '1') else 
        p1_1_fu_509_p3;
    p1_fu_503_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(p1_0_i_reg_264));
    p2_1_fu_517_p3 <= 
        p2_fu_497_p2 when (tmp_s_fu_492_p2(0) = '1') else 
        p2_0_i_reg_276;
    p2_2_fu_533_p3 <= 
        p2_fu_497_p2 when (tmp_7_fu_487_p2(0) = '1') else 
        p2_1_fu_517_p3;
    p2_fu_497_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(p2_0_i_reg_276));
    p_sum_i_fu_382_p2 <= std_logic_vector(unsigned(tmp_3_cast_reg_569) + unsigned(tmp_6_cast_fu_378_p1));
    sel_tmp1_fu_424_p3 <= 
        example_0_id_q0 when (sel_tmp_fu_419_p2(0) = '1') else 
        example_3_id_q0;
    sel_tmp2_fu_432_p2 <= "1" when (tmp_11_reg_577 = ap_const_lv2_1) else "0";
    sel_tmp3_fu_437_p3 <= 
        example_1_id_q0 when (sel_tmp2_fu_432_p2(0) = '1') else 
        sel_tmp1_fu_424_p3;
    sel_tmp4_fu_445_p2 <= "1" when (tmp_11_reg_577 = ap_const_lv2_2) else "0";
    sel_tmp7_fu_463_p3 <= 
        example_0_value_q0 when (sel_tmp_fu_419_p2(0) = '1') else 
        example_3_value_q0;
    sel_tmp9_fu_471_p3 <= 
        example_1_value_q0 when (sel_tmp2_fu_432_p2(0) = '1') else 
        sel_tmp7_fu_463_p3;
    sel_tmp_fu_419_p2 <= "1" when (tmp_11_reg_577 = ap_const_lv2_0) else "0";
    temp_fu_313_p0 <= p_0_i_reg_300;
    tmp_10_fu_391_p4 <= p_sum_i_fu_382_p2(6 downto 2);
    tmp_11_fu_387_p1 <= p_sum_i_fu_382_p2(2 - 1 downto 0);
    tmp_1_fu_317_p0 <= temp_reg_680;
    tmp_2_fu_345_p2 <= "1" when (nonZeroFeature_q0 = ap_const_lv32_0) else "0";
    tmp_3_cast_fu_357_p1 <= std_logic_vector(resize(unsigned(tmp_3_fu_351_p2),33));
    tmp_3_fu_351_p0 <= tmp_3_fu_351_p00(6 - 1 downto 0);
    tmp_3_fu_351_p00 <= std_logic_vector(resize(unsigned(yindex_assign_reg_252),13));
    tmp_3_fu_351_p2 <= std_logic_vector(resize(unsigned(tmp_3_fu_351_p0) * unsigned(ap_const_lv13_32), 13));
    tmp_4_fu_361_p2 <= "1" when (signed(p2_0_i_reg_276) < signed(nonZeroFeature_load_reg_560)) else "0";
    tmp_5_fu_372_p2 <= (tmp_4_fu_361_p2 and not_i_fu_366_p2);
        tmp_6_cast_fu_378_p1 <= std_logic_vector(resize(signed(p2_0_i_reg_276),33));

        tmp_6_fu_401_p1 <= std_logic_vector(resize(signed(tmp_10_fu_391_p4),64));

    tmp_7_fu_487_p2 <= "1" when (p1_0_i_reg_264 = a2_reg_629) else "0";
        tmp_8_fu_458_p1 <= std_logic_vector(resize(signed(p1_0_i_reg_264),64));

    tmp_fu_336_p1 <= std_logic_vector(resize(unsigned(yindex_assign_reg_252),64));
    tmp_s_fu_492_p2 <= "1" when (signed(p1_0_i_reg_264) > signed(a2_reg_629)) else "0";
    weight_address0 <= tmp_8_fu_458_p1(6 - 1 downto 0);

    -- weight_ce0 assign process. --
    weight_ce0_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            weight_ce0 <= ap_const_logic_1;
        else 
            weight_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
