rc file Version 1.0

[Design]
COMPILE_PATH=/home/users6/jp640095/ECE527/SystemVerilogGitHub/Lab1
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
TOP=tb_up_down_counter 
