ISim log file
Running: D:\FPGA\P4-TD\Proyecto4\main_display_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/FPGA/P4-TD/Proyecto4/main_display_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/FPGA/P4-TD/Proyecto4/main.v" Line 25.  For instance uut/numero/, width 32 of formal port x is not equal to width 1 of actual signal keycode.
WARNING: File "D:/FPGA/P4-TD/Proyecto4/main.v" Line 82.  For instance uut/numero/, width 32 of formal port number is not equal to width 1 of actual signal number_reg.
WARNING: File "D:/FPGA/P4-TD/Proyecto4/main.v" Line 82.  For instance uut/bcd_unit/, width 32 of formal port binary is not equal to width 1 of actual signal number_reg.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/FPGA/P4-TD/Proyecto4/main.v" Line 82.  For instance uut/numero/, width 32 of formal port number is not equal to width 1 of actual signal number_reg.
WARNING: File "D:/FPGA/P4-TD/Proyecto4/main.v" Line 82.  For instance uut/bcd_unit/, width 32 of formal port binary is not equal to width 1 of actual signal number_reg.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/numero/, width 1 of formal port flag is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/numero/, width 1 of formal port flag is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/numero/, width 1 of formal port flag is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Entro
Entro
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/numero/, width 1 of formal port flag is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Entro  22
Entro  30
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/numero/, width 1 of formal port flag is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Entro  22
Entro  30
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/numero/, width 1 of formal port flag is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Entro  22
Entro  30
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/numero/, width 1 of formal port flag is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Entro  22
Entro  30
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/numero/, width 1 of formal port flag is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Entro  22
Entro  30
