# do adder.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:41 on Mar 25,2022
# vlog -work work adder.vo 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:33:41 on Mar 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:41 on Mar 25,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module adder_vlg_vec_tst
# 
# Top level modules:
# 	adder_vlg_vec_tst
# End time: 11:33:42 on Mar 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.adder_vlg_vec_tst 
# Start time: 11:33:42 on Mar 25,2022
# Loading work.adder_vlg_vec_tst
# Loading work.adder
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /adder_vlg_vec_tst
# End time: 11:33:43 on Mar 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
