#
# OPTION COMMAND FILE created by Cadence Quantus QRC Extraction Version 14.2.3-s099 from CCL
#
distributed_processing \
	 -multi_cpu 1
extract \
	 -selection "all" \
	 -type "r_only"
extraction_setup \
	 -array_vias_spacing auto \
	 -max_fracture_length infinite \
	 -max_fracture_length_unit "MICRONS" \
	 -max_via_array_size \
		"auto" \
	 -net_name_space "LAYOUT"
filter_res \
	 -merge_parallel_res true \
	 -min_res 1 \
	 -remove_dangling_res true
input_db -type pvs \
	 -design_cell_name "inverter layout cdnlive2016" \
	 -directory_name "/home/pancha/ProjGe3D/lf150/LVSruns/svdb" \
	 -format "DFII" \
	 -run_name "inverter"
log_file \
	 -file_name "/home/pancha/ProjGe3D/lf150/LVSruns/svdb/qrc.inverter.log"
output_db -type extracted_view \
	 -cdl_out_map_directory \
		"/home/pancha/ProjGe3D/lf150/LVSruns" \
	 -enable_cellview_check true \
	 -include_cap_model "true" \
	 -include_parasitic_cap_model "false" \
	 -include_parasitic_res_model "false" \
	 -include_res_model "true" \
	 -res_component "presistor" \
	 -res_property_name "r" \
	 -view_name "av_extracted_R"
output_setup \
	 -directory_name "/tmp/qrc_13749" \
	 -temporary_directory_name "inverter"
parasitic_reduction \
	 -enable_reduction true
process_technology \
	 -technology_corner \
		"rcx_typical" \
	 -technology_library_file "/home/pancha/ProjGe3D/lf150/PDK_LF150i_V2_0_0/pv/pvtech.lib" \
	 -technology_name "LF150"


