<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>Target.sv</title><link rel="stylesheet" type="text/css" href="../../../../../styles/main.css" /><script type="text/javascript" src="../../../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3.1 -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Target.sv"></a><a name="Topic643"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">Target.sv</div>
 <div class="CBody"><p>Copyright (c) 2016-2025 IC Verimeter. All rights reserved.</p><p>Licensed under the MIT License.</p><p>See LICENSE file in the project root for full license information.</p><p>Description : TCP/IP SystemVerilog SHUNT b_transport SystemC to SystemVerilog examle&nbsp; -Target(client)</p></div>
</div>

<a name="Target"></a><a name="Topic644"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">Target</div>
 <div id="NDPrototype644" class="NDPrototype WideForm"><div class="PSection PParameterSection SystemVerilogStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">module automatic</span> Target(</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">input</span>&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4"><span class="SHKeyword">reg</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">clk_i</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>TLM-2.0 target implementation for SystemC-to-SystemVerilog communication</p><p>This module implements the target side of TLM-2.0 transport protocol over TCP/IP.&nbsp; It communicates with a SystemC initiator and demonstrates memory read/write operations.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk_i<div class="CDLParameterType"><span class="SHKeyword">input</span> <span class="SHKeyword">reg</span></div></td><td class="CDLDefinition"><p>Input clock signal</p></td></tr></table></div>
</div>

<a name="Target.Variables"></a><a name="Topic645"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="Target.clk_cnt"></a><a name="Topic646"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">clk_cnt</div>
 <div id="NDPrototype646" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">int</span> clk_cnt</div></div>
 <div class="CBody"><p>Clock cycle counter</p></div>
</div>

<a name="Target.mem_data"></a><a name="Topic647"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">mem_data</div>
 <div id="NDPrototype647" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">logic</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] mem_data</div></div>
 <div class="CBody"><p>Memory data input</p></div>
</div>

<a name="Target.mem_byte_enable"></a><a name="Topic648"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">mem_byte_enable</div>
 <div id="NDPrototype648" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">logic</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] mem_byte_enable</div></div>
 <div class="CBody"><p>Memory byte enable signals</p></div>
</div>

<a name="Target.mem_addr"></a><a name="Topic649"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">mem_addr</div>
 <div id="NDPrototype649" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">logic</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] mem_addr</div></div>
 <div class="CBody"><p>Memory address for read/write operations</p></div>
</div>

<a name="Target.mem_we"></a><a name="Topic650"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">mem_we</div>
 <div id="NDPrototype650" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">logic</span> mem_we</div></div>
 <div class="CBody"><p>Memory write enable signal</p></div>
</div>

<a name="Target.mem_q"></a><a name="Topic651"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">mem_q</div>
 <div id="NDPrototype651" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">logic</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] mem_q</div></div>
 <div class="CBody"><p>Memory data output</p></div>
</div>

<a name="Target.end_sim"></a><a name="Topic652"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">end_sim</div>
 <div id="NDPrototype652" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">bit</span> end_sim</div></div>
 <div class="CBody"><p>Flag to indicate end of simulation</p></div>
</div>

<a name="Target.start_sim"></a><a name="Topic653"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">start_sim</div>
 <div id="NDPrototype653" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">bit</span> start_sim</div></div>
 <div class="CBody"><p>Flag to indicate start of simulation</p></div>
</div>

<a name="Target.trnx_in_progress"></a><a name="Topic654"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">trnx_in_progress</div>
 <div id="NDPrototype654" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">bit</span> trnx_in_progress</div></div>
 <div class="CBody"><p>Flag to indicate a transaction is in progress</p></div>
</div>

<a name="Target.clk_next"></a><a name="Topic655"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">clk_next</div>
 <div id="NDPrototype655" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">int</span> clk_next</div></div>
 <div class="CBody"><p>Clock cycle for next operation</p></div>
</div>

<a name="Target.sockid"></a><a name="Topic656"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">sockid</div>
 <div id="NDPrototype656" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">int</span> sockid</div></div>
 <div class="CBody"><p>TCP/IP socket identifier</p></div>
</div>

<a name="Target.h"></a><a name="Topic657"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">h</div>
 <div id="NDPrototype657" class="NDPrototype"><div class="PSection PPlainSection">cs_tlm_generic_payload_header_t h</div></div>
 <div class="CBody"><p>TLM generic payload header</p></div>
</div>

<a name="Target.h_ext"></a><a name="Topic658"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">h_ext</div>
 <div id="NDPrototype658" class="NDPrototype"><div class="PSection PPlainSection">cs_tlm_axi3_extension_payload_header_t h_ext</div></div>
 <div class="CBody"><p>TLM AXI3 extension payload header for incoming data</p></div>
</div>

<a name="Target.h_ext_out"></a><a name="Topic659"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">h_ext_out</div>
 <div id="NDPrototype659" class="NDPrototype"><div class="PSection PPlainSection">cs_tlm_axi3_extension_payload_header_t h_ext_out</div></div>
 <div class="CBody"><p>TLM AXI3 extension payload header for outgoing data</p></div>
</div>

<a name="Target.data_in"></a><a name="Topic660"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">data_in</div>
 <div id="NDPrototype660" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">byte</span> data_in[<span class="SHNumber">4</span>]</div></div>
 <div class="CBody"><p>Input data bytes</p></div>
</div>

<a name="Target.byte_enable_in"></a><a name="Topic661"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">byte_enable_in</div>
 <div id="NDPrototype661" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">byte</span> byte_enable_in[<span class="SHNumber">4</span>]</div></div>
 <div class="CBody"><p>Input byte enable signals</p></div>
</div>

<a name="Target.data_out"></a><a name="Topic662"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">data_out</div>
 <div id="NDPrototype662" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">byte</span> data_out[<span class="SHNumber">4</span>]</div></div>
 <div class="CBody"><p>Output data bytes</p></div>
</div>

<a name="Target.byte_enable_out"></a><a name="Topic663"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">byte_enable_out</div>
 <div id="NDPrototype663" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">byte</span> byte_enable_out[<span class="SHNumber">4</span>]</div></div>
 <div class="CBody"><p>Output byte enable signals</p></div>
</div>

<a name="memory"></a><a name="Topic664"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">memory</div>
 <div id="NDPrototype664" class="NDPrototype WideForm"><div class="PSection PParameterSection SystemVerilogStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/6/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/6/2"><span class="SHKeyword">module</span> memory (</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">input</span></div><div class="PPackedDimensions" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">&nbsp[<span class="SHNumber">31</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">data,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">input</span></div><div class="PPackedDimensions" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">&nbsp[<span class="SHNumber">31</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">addr,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">input</span></div><div class="PName InLastParameterColumn" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">we,</div><div class="PName InLastParameterColumn" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">clk,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">output</span></div><div class="PPackedDimensions" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">&nbsp[<span class="SHNumber">31</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">q</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="5/5/6/6" data-NarrowGridArea="7/1/8/5" style="grid-area:5/5/6/6">)</div></div></div></div>
 <div class="CBody"><p>Simple memory model with synchronous write and read operations</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">data<div class="CDLParameterType"><span class="SHKeyword">input</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Input data for write operations</p></td></tr><tr><td class="CDLEntry">addr<div class="CDLParameterType"><span class="SHKeyword">input</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Memory address for read/write operations</p></td></tr><tr><td class="CDLEntry">we<div class="CDLParameterType"><span class="SHKeyword">input</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Write enable signal</p></td></tr><tr><td class="CDLEntry">clk<div class="CDLParameterType"><span class="SHKeyword">input</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Clock signal</p></td></tr><tr><td class="CDLEntry">q<div class="CDLParameterType"><span class="SHKeyword">output</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Output data from read operations</p></td></tr></table></div>
</div>

<a name="memory.Variables"></a><a name="Topic665"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="memory.ram"></a><a name="Topic666"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">ram</div>
 <div id="NDPrototype666" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] ram[<span class="SHNumber">255</span>:<span class="SHNumber">0</span>]</div></div>
 <div class="CBody"><p>Memory storage array</p></div>
</div>

<a name="memory.addr_reg"></a><a name="Topic667"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">addr_reg</div>
 <div id="NDPrototype667" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] addr_reg</div></div>
 <div class="CBody"><p>Registered address for read operations</p></div>
</div>

</body></html>