
MP3-Player.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfc8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800c150  0800c150  0001c150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c210  0800c210  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800c210  0800c210  0001c210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c218  0800c218  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c218  0800c218  0001c218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c21c  0800c21c  0001c21c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800c220  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b84  20000080  0800c2a0  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c04  0800c2a0  00020c04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019faa  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003573  00000000  00000000  0003a05a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018e0  00000000  00000000  0003d5d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001758  00000000  00000000  0003eeb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025371  00000000  00000000  00040608  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000140b5  00000000  00000000  00065979  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000db3bc  00000000  00000000  00079a2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00154dea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f7c  00000000  00000000  00154e68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c138 	.word	0x0800c138

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	0800c138 	.word	0x0800c138

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b972 	b.w	80004d4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	4688      	mov	r8, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14b      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000216:	428a      	cmp	r2, r1
 8000218:	4615      	mov	r5, r2
 800021a:	d967      	bls.n	80002ec <__udivmoddi4+0xe4>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0720 	rsb	r7, r2, #32
 8000226:	fa01 f302 	lsl.w	r3, r1, r2
 800022a:	fa20 f707 	lsr.w	r7, r0, r7
 800022e:	4095      	lsls	r5, r2
 8000230:	ea47 0803 	orr.w	r8, r7, r3
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000240:	fa1f fc85 	uxth.w	ip, r5
 8000244:	fb0e 8817 	mls	r8, lr, r7, r8
 8000248:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024c:	fb07 f10c 	mul.w	r1, r7, ip
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18eb      	adds	r3, r5, r3
 8000256:	f107 30ff 	add.w	r0, r7, #4294967295
 800025a:	f080 811b 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8118 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000264:	3f02      	subs	r7, #2
 8000266:	442b      	add	r3, r5
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000270:	fb0e 3310 	mls	r3, lr, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fc0c 	mul.w	ip, r0, ip
 800027c:	45a4      	cmp	ip, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	192c      	adds	r4, r5, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8107 	bcs.w	8000498 <__udivmoddi4+0x290>
 800028a:	45a4      	cmp	ip, r4
 800028c:	f240 8104 	bls.w	8000498 <__udivmoddi4+0x290>
 8000290:	3802      	subs	r0, #2
 8000292:	442c      	add	r4, r5
 8000294:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000298:	eba4 040c 	sub.w	r4, r4, ip
 800029c:	2700      	movs	r7, #0
 800029e:	b11e      	cbz	r6, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c6 4300 	strd	r4, r3, [r6]
 80002a8:	4639      	mov	r1, r7
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xbe>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80eb 	beq.w	800048e <__udivmoddi4+0x286>
 80002b8:	2700      	movs	r7, #0
 80002ba:	e9c6 0100 	strd	r0, r1, [r6]
 80002be:	4638      	mov	r0, r7
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f783 	clz	r7, r3
 80002ca:	2f00      	cmp	r7, #0
 80002cc:	d147      	bne.n	800035e <__udivmoddi4+0x156>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd0>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80fa 	bhi.w	80004cc <__udivmoddi4+0x2c4>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4698      	mov	r8, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa0>
 80002e6:	e9c6 4800 	strd	r4, r8, [r6]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa0>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xe8>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 808f 	bne.w	8000418 <__udivmoddi4+0x210>
 80002fa:	1b49      	subs	r1, r1, r5
 80002fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000300:	fa1f f885 	uxth.w	r8, r5
 8000304:	2701      	movs	r7, #1
 8000306:	fbb1 fcfe 	udiv	ip, r1, lr
 800030a:	0c23      	lsrs	r3, r4, #16
 800030c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb08 f10c 	mul.w	r1, r8, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x124>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4299      	cmp	r1, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 800032a:	4684      	mov	ip, r0
 800032c:	1a59      	subs	r1, r3, r1
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1410 	mls	r4, lr, r0, r1
 8000338:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x14c>
 8000344:	192c      	adds	r4, r5, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x14a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80b6 	bhi.w	80004be <__udivmoddi4+0x2b6>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e79f      	b.n	800029e <__udivmoddi4+0x96>
 800035e:	f1c7 0c20 	rsb	ip, r7, #32
 8000362:	40bb      	lsls	r3, r7
 8000364:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000368:	ea4e 0e03 	orr.w	lr, lr, r3
 800036c:	fa01 f407 	lsl.w	r4, r1, r7
 8000370:	fa20 f50c 	lsr.w	r5, r0, ip
 8000374:	fa21 f30c 	lsr.w	r3, r1, ip
 8000378:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800037c:	4325      	orrs	r5, r4
 800037e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000382:	0c2c      	lsrs	r4, r5, #16
 8000384:	fb08 3319 	mls	r3, r8, r9, r3
 8000388:	fa1f fa8e 	uxth.w	sl, lr
 800038c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000390:	fb09 f40a 	mul.w	r4, r9, sl
 8000394:	429c      	cmp	r4, r3
 8000396:	fa02 f207 	lsl.w	r2, r2, r7
 800039a:	fa00 f107 	lsl.w	r1, r0, r7
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1e 0303 	adds.w	r3, lr, r3
 80003a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a8:	f080 8087 	bcs.w	80004ba <__udivmoddi4+0x2b2>
 80003ac:	429c      	cmp	r4, r3
 80003ae:	f240 8084 	bls.w	80004ba <__udivmoddi4+0x2b2>
 80003b2:	f1a9 0902 	sub.w	r9, r9, #2
 80003b6:	4473      	add	r3, lr
 80003b8:	1b1b      	subs	r3, r3, r4
 80003ba:	b2ad      	uxth	r5, r5
 80003bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c0:	fb08 3310 	mls	r3, r8, r0, r3
 80003c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003cc:	45a2      	cmp	sl, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1e 0404 	adds.w	r4, lr, r4
 80003d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d8:	d26b      	bcs.n	80004b2 <__udivmoddi4+0x2aa>
 80003da:	45a2      	cmp	sl, r4
 80003dc:	d969      	bls.n	80004b2 <__udivmoddi4+0x2aa>
 80003de:	3802      	subs	r0, #2
 80003e0:	4474      	add	r4, lr
 80003e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e6:	fba0 8902 	umull	r8, r9, r0, r2
 80003ea:	eba4 040a 	sub.w	r4, r4, sl
 80003ee:	454c      	cmp	r4, r9
 80003f0:	46c2      	mov	sl, r8
 80003f2:	464b      	mov	r3, r9
 80003f4:	d354      	bcc.n	80004a0 <__udivmoddi4+0x298>
 80003f6:	d051      	beq.n	800049c <__udivmoddi4+0x294>
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d069      	beq.n	80004d0 <__udivmoddi4+0x2c8>
 80003fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000400:	eb64 0403 	sbc.w	r4, r4, r3
 8000404:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000408:	40fd      	lsrs	r5, r7
 800040a:	40fc      	lsrs	r4, r7
 800040c:	ea4c 0505 	orr.w	r5, ip, r5
 8000410:	e9c6 5400 	strd	r5, r4, [r6]
 8000414:	2700      	movs	r7, #0
 8000416:	e747      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000418:	f1c2 0320 	rsb	r3, r2, #32
 800041c:	fa20 f703 	lsr.w	r7, r0, r3
 8000420:	4095      	lsls	r5, r2
 8000422:	fa01 f002 	lsl.w	r0, r1, r2
 8000426:	fa21 f303 	lsr.w	r3, r1, r3
 800042a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800042e:	4338      	orrs	r0, r7
 8000430:	0c01      	lsrs	r1, r0, #16
 8000432:	fbb3 f7fe 	udiv	r7, r3, lr
 8000436:	fa1f f885 	uxth.w	r8, r5
 800043a:	fb0e 3317 	mls	r3, lr, r7, r3
 800043e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000442:	fb07 f308 	mul.w	r3, r7, r8
 8000446:	428b      	cmp	r3, r1
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x256>
 800044e:	1869      	adds	r1, r5, r1
 8000450:	f107 3cff 	add.w	ip, r7, #4294967295
 8000454:	d22f      	bcs.n	80004b6 <__udivmoddi4+0x2ae>
 8000456:	428b      	cmp	r3, r1
 8000458:	d92d      	bls.n	80004b6 <__udivmoddi4+0x2ae>
 800045a:	3f02      	subs	r7, #2
 800045c:	4429      	add	r1, r5
 800045e:	1acb      	subs	r3, r1, r3
 8000460:	b281      	uxth	r1, r0
 8000462:	fbb3 f0fe 	udiv	r0, r3, lr
 8000466:	fb0e 3310 	mls	r3, lr, r0, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb00 f308 	mul.w	r3, r0, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x27e>
 8000476:	1869      	adds	r1, r5, r1
 8000478:	f100 3cff 	add.w	ip, r0, #4294967295
 800047c:	d217      	bcs.n	80004ae <__udivmoddi4+0x2a6>
 800047e:	428b      	cmp	r3, r1
 8000480:	d915      	bls.n	80004ae <__udivmoddi4+0x2a6>
 8000482:	3802      	subs	r0, #2
 8000484:	4429      	add	r1, r5
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048c:	e73b      	b.n	8000306 <__udivmoddi4+0xfe>
 800048e:	4637      	mov	r7, r6
 8000490:	4630      	mov	r0, r6
 8000492:	e709      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000494:	4607      	mov	r7, r0
 8000496:	e6e7      	b.n	8000268 <__udivmoddi4+0x60>
 8000498:	4618      	mov	r0, r3
 800049a:	e6fb      	b.n	8000294 <__udivmoddi4+0x8c>
 800049c:	4541      	cmp	r1, r8
 800049e:	d2ab      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a4:	eb69 020e 	sbc.w	r2, r9, lr
 80004a8:	3801      	subs	r0, #1
 80004aa:	4613      	mov	r3, r2
 80004ac:	e7a4      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004ae:	4660      	mov	r0, ip
 80004b0:	e7e9      	b.n	8000486 <__udivmoddi4+0x27e>
 80004b2:	4618      	mov	r0, r3
 80004b4:	e795      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b6:	4667      	mov	r7, ip
 80004b8:	e7d1      	b.n	800045e <__udivmoddi4+0x256>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e77c      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004be:	3802      	subs	r0, #2
 80004c0:	442c      	add	r4, r5
 80004c2:	e747      	b.n	8000354 <__udivmoddi4+0x14c>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	442b      	add	r3, r5
 80004ca:	e72f      	b.n	800032c <__udivmoddi4+0x124>
 80004cc:	4638      	mov	r0, r7
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xda>
 80004d0:	4637      	mov	r7, r6
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0xa0>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <SELECT>:

static BYTE PowerFlag = 0; /* indicates if "power" is on */

static
inline void SELECT(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0

}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr

080004e6 <DESELECT>:

static
inline void DESELECT(void)
{
 80004e6:	b480      	push	{r7}
 80004e8:	af00      	add	r7, sp, #0

}
 80004ea:	bf00      	nop
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <xmit_spi>:
extern SPI_HandleTypeDef hspi3;


static
void xmit_spi(BYTE Data)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]
	while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY);
 80004fe:	bf00      	nop
 8000500:	4808      	ldr	r0, [pc, #32]	; (8000524 <xmit_spi+0x30>)
 8000502:	f009 fdf7 	bl	800a0f4 <HAL_SPI_GetState>
 8000506:	4603      	mov	r3, r0
 8000508:	2b01      	cmp	r3, #1
 800050a:	d1f9      	bne.n	8000500 <xmit_spi+0xc>
	HAL_SPI_Transmit(&hspi3, &Data, 1,5000);
 800050c:	1df9      	adds	r1, r7, #7
 800050e:	f241 3388 	movw	r3, #5000	; 0x1388
 8000512:	2201      	movs	r2, #1
 8000514:	4803      	ldr	r0, [pc, #12]	; (8000524 <xmit_spi+0x30>)
 8000516:	f009 fb17 	bl	8009b48 <HAL_SPI_Transmit>
}
 800051a:	bf00      	nop
 800051c:	3708      	adds	r7, #8
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	200003b4 	.word	0x200003b4

08000528 <rcvr_spi>:

static BYTE rcvr_spi(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af02      	add	r7, sp, #8
	unsigned char Dummy, Data;
	Dummy = 0xFF;
 800052e:	23ff      	movs	r3, #255	; 0xff
 8000530:	71fb      	strb	r3, [r7, #7]
	Data = 0;
 8000532:	2300      	movs	r3, #0
 8000534:	71bb      	strb	r3, [r7, #6]
	while ((HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY));
 8000536:	bf00      	nop
 8000538:	4809      	ldr	r0, [pc, #36]	; (8000560 <rcvr_spi+0x38>)
 800053a:	f009 fddb 	bl	800a0f4 <HAL_SPI_GetState>
 800053e:	4603      	mov	r3, r0
 8000540:	2b01      	cmp	r3, #1
 8000542:	d1f9      	bne.n	8000538 <rcvr_spi+0x10>
	HAL_SPI_TransmitReceive(&hspi3, &Dummy, &Data, 1,5000);
 8000544:	1dba      	adds	r2, r7, #6
 8000546:	1df9      	adds	r1, r7, #7
 8000548:	f241 3388 	movw	r3, #5000	; 0x1388
 800054c:	9300      	str	r3, [sp, #0]
 800054e:	2301      	movs	r3, #1
 8000550:	4803      	ldr	r0, [pc, #12]	; (8000560 <rcvr_spi+0x38>)
 8000552:	f009 fc2d 	bl	8009db0 <HAL_SPI_TransmitReceive>
	return Data;
 8000556:	79bb      	ldrb	r3, [r7, #6]
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	200003b4 	.word	0x200003b4

08000564 <rcvr_spi_m>:

static
void rcvr_spi_m(BYTE *dst) {
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
	*dst = rcvr_spi();
 800056c:	f7ff ffdc 	bl	8000528 <rcvr_spi>
 8000570:	4603      	mov	r3, r0
 8000572:	461a      	mov	r2, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	701a      	strb	r2, [r3, #0]
}
 8000578:	bf00      	nop
 800057a:	3708      	adds	r7, #8
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}

08000580 <wait_ready>:

/*-----------------------------------------------------------------------*/
/* Wait for card ready                                                   */
/*-----------------------------z------------------------------------------*/

static BYTE wait_ready(void) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
	BYTE res;

	Timer2 = 50;
 8000586:	4b0b      	ldr	r3, [pc, #44]	; (80005b4 <wait_ready+0x34>)
 8000588:	2232      	movs	r2, #50	; 0x32
 800058a:	701a      	strb	r2, [r3, #0]
	rcvr_spi();
 800058c:	f7ff ffcc 	bl	8000528 <rcvr_spi>
	do
		res = rcvr_spi();
 8000590:	f7ff ffca 	bl	8000528 <rcvr_spi>
 8000594:	4603      	mov	r3, r0
 8000596:	71fb      	strb	r3, [r7, #7]
	while ((res != 0xFF) && Timer2);
 8000598:	79fb      	ldrb	r3, [r7, #7]
 800059a:	2bff      	cmp	r3, #255	; 0xff
 800059c:	d004      	beq.n	80005a8 <wait_ready+0x28>
 800059e:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <wait_ready+0x34>)
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d1f3      	bne.n	8000590 <wait_ready+0x10>

	return res;
 80005a8:	79fb      	ldrb	r3, [r7, #7]
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	2000009d 	.word	0x2000009d

080005b8 <power_on>:
/*-----------------------------------------------------------------------*/
/* When the target system does not support socket power control, there   */
/* is nothing to do in these functions and chk_power always returns 1.   */

static
void power_on(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
	unsigned char i, cmd_arg[6];
	unsigned int Count = 0x1FFF;
 80005be:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80005c2:	60bb      	str	r3, [r7, #8]

	DESELECT();
 80005c4:	f7ff ff8f 	bl	80004e6 <DESELECT>

	for (i = 0; i < 10; i++)
 80005c8:	2300      	movs	r3, #0
 80005ca:	73fb      	strb	r3, [r7, #15]
 80005cc:	e005      	b.n	80005da <power_on+0x22>
		xmit_spi(0xFF);
 80005ce:	20ff      	movs	r0, #255	; 0xff
 80005d0:	f7ff ff90 	bl	80004f4 <xmit_spi>
	for (i = 0; i < 10; i++)
 80005d4:	7bfb      	ldrb	r3, [r7, #15]
 80005d6:	3301      	adds	r3, #1
 80005d8:	73fb      	strb	r3, [r7, #15]
 80005da:	7bfb      	ldrb	r3, [r7, #15]
 80005dc:	2b09      	cmp	r3, #9
 80005de:	d9f6      	bls.n	80005ce <power_on+0x16>

	SELECT();
 80005e0:	f7ff ff7a 	bl	80004d8 <SELECT>

	cmd_arg[0] = (CMD0 | 0x40);
 80005e4:	2340      	movs	r3, #64	; 0x40
 80005e6:	703b      	strb	r3, [r7, #0]
	cmd_arg[1] = 0;
 80005e8:	2300      	movs	r3, #0
 80005ea:	707b      	strb	r3, [r7, #1]
	cmd_arg[2] = 0;
 80005ec:	2300      	movs	r3, #0
 80005ee:	70bb      	strb	r3, [r7, #2]
	cmd_arg[3] = 0;
 80005f0:	2300      	movs	r3, #0
 80005f2:	70fb      	strb	r3, [r7, #3]
	cmd_arg[4] = 0;
 80005f4:	2300      	movs	r3, #0
 80005f6:	713b      	strb	r3, [r7, #4]
	cmd_arg[5] = 0x95;
 80005f8:	2395      	movs	r3, #149	; 0x95
 80005fa:	717b      	strb	r3, [r7, #5]

	for (i = 0; i < 6; i++)
 80005fc:	2300      	movs	r3, #0
 80005fe:	73fb      	strb	r3, [r7, #15]
 8000600:	e00b      	b.n	800061a <power_on+0x62>
		xmit_spi(cmd_arg[i]);
 8000602:	7bfb      	ldrb	r3, [r7, #15]
 8000604:	f107 0210 	add.w	r2, r7, #16
 8000608:	4413      	add	r3, r2
 800060a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ff70 	bl	80004f4 <xmit_spi>
	for (i = 0; i < 6; i++)
 8000614:	7bfb      	ldrb	r3, [r7, #15]
 8000616:	3301      	adds	r3, #1
 8000618:	73fb      	strb	r3, [r7, #15]
 800061a:	7bfb      	ldrb	r3, [r7, #15]
 800061c:	2b05      	cmp	r3, #5
 800061e:	d9f0      	bls.n	8000602 <power_on+0x4a>

	while ((rcvr_spi() != 0x01) && Count)
 8000620:	e002      	b.n	8000628 <power_on+0x70>
		Count--;
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	3b01      	subs	r3, #1
 8000626:	60bb      	str	r3, [r7, #8]
	while ((rcvr_spi() != 0x01) && Count)
 8000628:	f7ff ff7e 	bl	8000528 <rcvr_spi>
 800062c:	4603      	mov	r3, r0
 800062e:	2b01      	cmp	r3, #1
 8000630:	d002      	beq.n	8000638 <power_on+0x80>
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d1f4      	bne.n	8000622 <power_on+0x6a>

	DESELECT();
 8000638:	f7ff ff55 	bl	80004e6 <DESELECT>
	xmit_spi(0XFF);
 800063c:	20ff      	movs	r0, #255	; 0xff
 800063e:	f7ff ff59 	bl	80004f4 <xmit_spi>

	PowerFlag = 1;
 8000642:	4b03      	ldr	r3, [pc, #12]	; (8000650 <power_on+0x98>)
 8000644:	2201      	movs	r2, #1
 8000646:	701a      	strb	r2, [r3, #0]
}
 8000648:	bf00      	nop
 800064a:	3710      	adds	r7, #16
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	2000009f 	.word	0x2000009f

08000654 <power_off>:

static
void power_off(void) {
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000658:	4b03      	ldr	r3, [pc, #12]	; (8000668 <power_off+0x14>)
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
}
 800065e:	bf00      	nop
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	2000009f 	.word	0x2000009f

0800066c <chk_power>:

static
int chk_power(void) /* Socket power state: 0=off, 1=on */
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000670:	4b03      	ldr	r3, [pc, #12]	; (8000680 <chk_power+0x14>)
 8000672:	781b      	ldrb	r3, [r3, #0]
}
 8000674:	4618      	mov	r0, r3
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	2000009f 	.word	0x2000009f

08000684 <rcvr_datablock>:
/* Receive a data packet from MMC                                        */
/*-----------------------------------------------------------------------*/

static bool rcvr_datablock(BYTE *buff, /* Data buffer to store received data */
UINT btr /* Byte count (must be even number) */
) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	6039      	str	r1, [r7, #0]
	BYTE token;

	Timer1 = 10;
 800068e:	4b17      	ldr	r3, [pc, #92]	; (80006ec <rcvr_datablock+0x68>)
 8000690:	220a      	movs	r2, #10
 8000692:	701a      	strb	r2, [r3, #0]
	do { /* Wait for data packet in timeout of 100ms */
		token = rcvr_spi();
 8000694:	f7ff ff48 	bl	8000528 <rcvr_spi>
 8000698:	4603      	mov	r3, r0
 800069a:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 800069c:	7bfb      	ldrb	r3, [r7, #15]
 800069e:	2bff      	cmp	r3, #255	; 0xff
 80006a0:	d104      	bne.n	80006ac <rcvr_datablock+0x28>
 80006a2:	4b12      	ldr	r3, [pc, #72]	; (80006ec <rcvr_datablock+0x68>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d1f3      	bne.n	8000694 <rcvr_datablock+0x10>
	if (token != 0xFE)
 80006ac:	7bfb      	ldrb	r3, [r7, #15]
 80006ae:	2bfe      	cmp	r3, #254	; 0xfe
 80006b0:	d001      	beq.n	80006b6 <rcvr_datablock+0x32>
		return FALSE; /* If not valid data token, retutn with error */
 80006b2:	2300      	movs	r3, #0
 80006b4:	e016      	b.n	80006e4 <rcvr_datablock+0x60>

	do { /* Receive the data block into buffer */
		rcvr_spi_m(buff++);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	1c5a      	adds	r2, r3, #1
 80006ba:	607a      	str	r2, [r7, #4]
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff ff51 	bl	8000564 <rcvr_spi_m>
		rcvr_spi_m(buff++);
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	1c5a      	adds	r2, r3, #1
 80006c6:	607a      	str	r2, [r7, #4]
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ff4b 	bl	8000564 <rcvr_spi_m>
	} while (btr -= 2);
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	3b02      	subs	r3, #2
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d1ed      	bne.n	80006b6 <rcvr_datablock+0x32>
	rcvr_spi(); /* Discard CRC */
 80006da:	f7ff ff25 	bl	8000528 <rcvr_spi>
	rcvr_spi();
 80006de:	f7ff ff23 	bl	8000528 <rcvr_spi>

	return TRUE; /* Return with success */
 80006e2:	2301      	movs	r3, #1
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	3710      	adds	r7, #16
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	2000009c 	.word	0x2000009c

080006f0 <xmit_datablock>:
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
static bool xmit_datablock(const BYTE *buff, /* 512 byte data block to be transmitted */
BYTE token /* Data/Stop token */
) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	460b      	mov	r3, r1
 80006fa:	70fb      	strb	r3, [r7, #3]
	BYTE resp, wc;
	uint32_t i = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	60bb      	str	r3, [r7, #8]

	if (wait_ready() != 0xFF)
 8000700:	f7ff ff3e 	bl	8000580 <wait_ready>
 8000704:	4603      	mov	r3, r0
 8000706:	2bff      	cmp	r3, #255	; 0xff
 8000708:	d001      	beq.n	800070e <xmit_datablock+0x1e>
		return FALSE;
 800070a:	2300      	movs	r3, #0
 800070c:	e040      	b.n	8000790 <xmit_datablock+0xa0>

	xmit_spi(token); /* Xmit data token */
 800070e:	78fb      	ldrb	r3, [r7, #3]
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff feef 	bl	80004f4 <xmit_spi>
	if (token != 0xFD) { /* Is data token */
 8000716:	78fb      	ldrb	r3, [r7, #3]
 8000718:	2bfd      	cmp	r3, #253	; 0xfd
 800071a:	d031      	beq.n	8000780 <xmit_datablock+0x90>
		wc = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	73bb      	strb	r3, [r7, #14]
		do { /* Xmit the 512 byte data block to MMC */
			xmit_spi(*buff++);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	1c5a      	adds	r2, r3, #1
 8000724:	607a      	str	r2, [r7, #4]
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff fee3 	bl	80004f4 <xmit_spi>
			xmit_spi(*buff++);
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	1c5a      	adds	r2, r3, #1
 8000732:	607a      	str	r2, [r7, #4]
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff fedc 	bl	80004f4 <xmit_spi>
		} while (--wc);
 800073c:	7bbb      	ldrb	r3, [r7, #14]
 800073e:	3b01      	subs	r3, #1
 8000740:	73bb      	strb	r3, [r7, #14]
 8000742:	7bbb      	ldrb	r3, [r7, #14]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d1eb      	bne.n	8000720 <xmit_datablock+0x30>

		rcvr_spi();
 8000748:	f7ff feee 	bl	8000528 <rcvr_spi>
		rcvr_spi();
 800074c:	f7ff feec 	bl	8000528 <rcvr_spi>

		while (i <= 64) {
 8000750:	e00b      	b.n	800076a <xmit_datablock+0x7a>
			resp = rcvr_spi(); /* Reveive data response */
 8000752:	f7ff fee9 	bl	8000528 <rcvr_spi>
 8000756:	4603      	mov	r3, r0
 8000758:	73fb      	strb	r3, [r7, #15]
			if ((resp & 0x1F) == 0x05) /* If not accepted, return with error */
 800075a:	7bfb      	ldrb	r3, [r7, #15]
 800075c:	f003 031f 	and.w	r3, r3, #31
 8000760:	2b05      	cmp	r3, #5
 8000762:	d006      	beq.n	8000772 <xmit_datablock+0x82>
				break;
			i++;
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	3301      	adds	r3, #1
 8000768:	60bb      	str	r3, [r7, #8]
		while (i <= 64) {
 800076a:	68bb      	ldr	r3, [r7, #8]
 800076c:	2b40      	cmp	r3, #64	; 0x40
 800076e:	d9f0      	bls.n	8000752 <xmit_datablock+0x62>
 8000770:	e000      	b.n	8000774 <xmit_datablock+0x84>
				break;
 8000772:	bf00      	nop
		}
		while (rcvr_spi() == 0)
 8000774:	bf00      	nop
 8000776:	f7ff fed7 	bl	8000528 <rcvr_spi>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d0fa      	beq.n	8000776 <xmit_datablock+0x86>
			;
	}
	if ((resp & 0x1F) == 0x05)
 8000780:	7bfb      	ldrb	r3, [r7, #15]
 8000782:	f003 031f 	and.w	r3, r3, #31
 8000786:	2b05      	cmp	r3, #5
 8000788:	d101      	bne.n	800078e <xmit_datablock+0x9e>
		return TRUE;
 800078a:	2301      	movs	r3, #1
 800078c:	e000      	b.n	8000790 <xmit_datablock+0xa0>
	else
		return FALSE;
 800078e:	2300      	movs	r3, #0
}
 8000790:	4618      	mov	r0, r3
 8000792:	3710      	adds	r7, #16
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <send_cmd>:
/* Send a command packet to MMC                                          */
/*-----------------------------------------------------------------------*/

static BYTE send_cmd(BYTE cmd, /* Command byte */
DWORD arg /* Argument */
) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	6039      	str	r1, [r7, #0]
 80007a2:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;

	if (wait_ready() != 0xFF)
 80007a4:	f7ff feec 	bl	8000580 <wait_ready>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2bff      	cmp	r3, #255	; 0xff
 80007ac:	d001      	beq.n	80007b2 <send_cmd+0x1a>
		return 0xFF;
 80007ae:	23ff      	movs	r3, #255	; 0xff
 80007b0:	e040      	b.n	8000834 <send_cmd+0x9c>

	/* Send command packet */
	xmit_spi(cmd); /* Command */
 80007b2:	79fb      	ldrb	r3, [r7, #7]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff fe9d 	bl	80004f4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 24)); /* Argument[31..24] */
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	0e1b      	lsrs	r3, r3, #24
 80007be:	b2db      	uxtb	r3, r3
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff fe97 	bl	80004f4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 16)); /* Argument[23..16] */
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	0c1b      	lsrs	r3, r3, #16
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff fe91 	bl	80004f4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 8)); /* Argument[15..8] */
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	0a1b      	lsrs	r3, r3, #8
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff fe8b 	bl	80004f4 <xmit_spi>
	xmit_spi((BYTE) arg); /* Argument[7..0] */
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fe86 	bl	80004f4 <xmit_spi>
	n = 0;
 80007e8:	2300      	movs	r3, #0
 80007ea:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0)
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	2b40      	cmp	r3, #64	; 0x40
 80007f0:	d101      	bne.n	80007f6 <send_cmd+0x5e>
		n = 0x95; /* CRC for CMD0(0) */
 80007f2:	2395      	movs	r3, #149	; 0x95
 80007f4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8)
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	2b48      	cmp	r3, #72	; 0x48
 80007fa:	d101      	bne.n	8000800 <send_cmd+0x68>
		n = 0x87; /* CRC for CMD8(0x1AA) */
 80007fc:	2387      	movs	r3, #135	; 0x87
 80007fe:	73fb      	strb	r3, [r7, #15]
	xmit_spi(n);
 8000800:	7bfb      	ldrb	r3, [r7, #15]
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff fe76 	bl	80004f4 <xmit_spi>

	/* Receive command response */
	if (cmd == CMD12)
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	2b4c      	cmp	r3, #76	; 0x4c
 800080c:	d101      	bne.n	8000812 <send_cmd+0x7a>
		rcvr_spi(); /* Skip a stuff byte when stop reading */
 800080e:	f7ff fe8b 	bl	8000528 <rcvr_spi>
	n = 10; /* Wait for a valid response in timeout of 10 attempts */
 8000812:	230a      	movs	r3, #10
 8000814:	73fb      	strb	r3, [r7, #15]
	do
		res = rcvr_spi();
 8000816:	f7ff fe87 	bl	8000528 <rcvr_spi>
 800081a:	4603      	mov	r3, r0
 800081c:	73bb      	strb	r3, [r7, #14]
	while ((res & 0x80) && --n);
 800081e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000822:	2b00      	cmp	r3, #0
 8000824:	da05      	bge.n	8000832 <send_cmd+0x9a>
 8000826:	7bfb      	ldrb	r3, [r7, #15]
 8000828:	3b01      	subs	r3, #1
 800082a:	73fb      	strb	r3, [r7, #15]
 800082c:	7bfb      	ldrb	r3, [r7, #15]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d1f1      	bne.n	8000816 <send_cmd+0x7e>

	return res; /* Return with the response value */
 8000832:	7bbb      	ldrb	r3, [r7, #14]
}
 8000834:	4618      	mov	r0, r3
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}

0800083c <disk_initialize>:
/*-----------------------------------------------------------------------*/
/* Initialize Disk Drive                                                 */
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize(BYTE drv /* Physical drive nmuber (0) */
) {
 800083c:	b590      	push	{r4, r7, lr}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	71fb      	strb	r3, [r7, #7]
	BYTE n, ty, ocr[4];

	if (drv)
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <disk_initialize+0x14>
		return STA_NOINIT; /* Supports only single drive */
 800084c:	2301      	movs	r3, #1
 800084e:	e0d5      	b.n	80009fc <disk_initialize+0x1c0>
	if (Stat & STA_NODISK)
 8000850:	4b6c      	ldr	r3, [pc, #432]	; (8000a04 <disk_initialize+0x1c8>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	b2db      	uxtb	r3, r3
 8000856:	f003 0302 	and.w	r3, r3, #2
 800085a:	2b00      	cmp	r3, #0
 800085c:	d003      	beq.n	8000866 <disk_initialize+0x2a>
		return Stat; /* No card in the socket */
 800085e:	4b69      	ldr	r3, [pc, #420]	; (8000a04 <disk_initialize+0x1c8>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	b2db      	uxtb	r3, r3
 8000864:	e0ca      	b.n	80009fc <disk_initialize+0x1c0>

	power_on(); /* Force socket power on */
 8000866:	f7ff fea7 	bl	80005b8 <power_on>
	//send_initial_clock_train();

	SELECT(); /* CS = L */
 800086a:	f7ff fe35 	bl	80004d8 <SELECT>
	ty = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	73bb      	strb	r3, [r7, #14]
	if (send_cmd(CMD0, 0) == 1) { /* Enter Idle state */
 8000872:	2100      	movs	r1, #0
 8000874:	2040      	movs	r0, #64	; 0x40
 8000876:	f7ff ff8f 	bl	8000798 <send_cmd>
 800087a:	4603      	mov	r3, r0
 800087c:	2b01      	cmp	r3, #1
 800087e:	f040 80a5 	bne.w	80009cc <disk_initialize+0x190>
		Timer1 = 100; /* Initialization timeout of 1000 msec */
 8000882:	4b61      	ldr	r3, [pc, #388]	; (8000a08 <disk_initialize+0x1cc>)
 8000884:	2264      	movs	r2, #100	; 0x64
 8000886:	701a      	strb	r2, [r3, #0]
		if (send_cmd(CMD8, 0x1AA) == 1) { /* SDC Ver2+ */
 8000888:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800088c:	2048      	movs	r0, #72	; 0x48
 800088e:	f7ff ff83 	bl	8000798 <send_cmd>
 8000892:	4603      	mov	r3, r0
 8000894:	2b01      	cmp	r3, #1
 8000896:	d158      	bne.n	800094a <disk_initialize+0x10e>
			for (n = 0; n < 4; n++)
 8000898:	2300      	movs	r3, #0
 800089a:	73fb      	strb	r3, [r7, #15]
 800089c:	e00c      	b.n	80008b8 <disk_initialize+0x7c>
				ocr[n] = rcvr_spi();
 800089e:	7bfc      	ldrb	r4, [r7, #15]
 80008a0:	f7ff fe42 	bl	8000528 <rcvr_spi>
 80008a4:	4603      	mov	r3, r0
 80008a6:	461a      	mov	r2, r3
 80008a8:	f107 0310 	add.w	r3, r7, #16
 80008ac:	4423      	add	r3, r4
 80008ae:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 80008b2:	7bfb      	ldrb	r3, [r7, #15]
 80008b4:	3301      	adds	r3, #1
 80008b6:	73fb      	strb	r3, [r7, #15]
 80008b8:	7bfb      	ldrb	r3, [r7, #15]
 80008ba:	2b03      	cmp	r3, #3
 80008bc:	d9ef      	bls.n	800089e <disk_initialize+0x62>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) { /* The card can work at vdd range of 2.7-3.6V */
 80008be:	7abb      	ldrb	r3, [r7, #10]
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	f040 8083 	bne.w	80009cc <disk_initialize+0x190>
 80008c6:	7afb      	ldrb	r3, [r7, #11]
 80008c8:	2baa      	cmp	r3, #170	; 0xaa
 80008ca:	d17f      	bne.n	80009cc <disk_initialize+0x190>
				do {
					if (send_cmd(CMD55, 0) <= 1
 80008cc:	2100      	movs	r1, #0
 80008ce:	2077      	movs	r0, #119	; 0x77
 80008d0:	f7ff ff62 	bl	8000798 <send_cmd>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b01      	cmp	r3, #1
 80008d8:	d807      	bhi.n	80008ea <disk_initialize+0xae>
							&& send_cmd(CMD41, 1UL << 30) == 0)
 80008da:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80008de:	2069      	movs	r0, #105	; 0x69
 80008e0:	f7ff ff5a 	bl	8000798 <send_cmd>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d005      	beq.n	80008f6 <disk_initialize+0xba>
						break; /* ACMD41 with HCS bit */
				} while (Timer1);
 80008ea:	4b47      	ldr	r3, [pc, #284]	; (8000a08 <disk_initialize+0x1cc>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d1eb      	bne.n	80008cc <disk_initialize+0x90>
 80008f4:	e000      	b.n	80008f8 <disk_initialize+0xbc>
						break; /* ACMD41 with HCS bit */
 80008f6:	bf00      	nop
				if (Timer1 && send_cmd(CMD58, 0) == 0) { /* Check CCS bit */
 80008f8:	4b43      	ldr	r3, [pc, #268]	; (8000a08 <disk_initialize+0x1cc>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d064      	beq.n	80009cc <disk_initialize+0x190>
 8000902:	2100      	movs	r1, #0
 8000904:	207a      	movs	r0, #122	; 0x7a
 8000906:	f7ff ff47 	bl	8000798 <send_cmd>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d15d      	bne.n	80009cc <disk_initialize+0x190>
					for (n = 0; n < 4; n++)
 8000910:	2300      	movs	r3, #0
 8000912:	73fb      	strb	r3, [r7, #15]
 8000914:	e00c      	b.n	8000930 <disk_initialize+0xf4>
						ocr[n] = rcvr_spi();
 8000916:	7bfc      	ldrb	r4, [r7, #15]
 8000918:	f7ff fe06 	bl	8000528 <rcvr_spi>
 800091c:	4603      	mov	r3, r0
 800091e:	461a      	mov	r2, r3
 8000920:	f107 0310 	add.w	r3, r7, #16
 8000924:	4423      	add	r3, r4
 8000926:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800092a:	7bfb      	ldrb	r3, [r7, #15]
 800092c:	3301      	adds	r3, #1
 800092e:	73fb      	strb	r3, [r7, #15]
 8000930:	7bfb      	ldrb	r3, [r7, #15]
 8000932:	2b03      	cmp	r3, #3
 8000934:	d9ef      	bls.n	8000916 <disk_initialize+0xda>
					ty = (ocr[0] & 0x40) ? 6 : 2;
 8000936:	7a3b      	ldrb	r3, [r7, #8]
 8000938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <disk_initialize+0x108>
 8000940:	2306      	movs	r3, #6
 8000942:	e000      	b.n	8000946 <disk_initialize+0x10a>
 8000944:	2302      	movs	r3, #2
 8000946:	73bb      	strb	r3, [r7, #14]
 8000948:	e040      	b.n	80009cc <disk_initialize+0x190>
				}
			}
		} else { /* SDC Ver1 or MMC */
			ty = (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800094a:	2100      	movs	r1, #0
 800094c:	2077      	movs	r0, #119	; 0x77
 800094e:	f7ff ff23 	bl	8000798 <send_cmd>
 8000952:	4603      	mov	r3, r0
 8000954:	2b01      	cmp	r3, #1
 8000956:	d808      	bhi.n	800096a <disk_initialize+0x12e>
 8000958:	2100      	movs	r1, #0
 800095a:	2069      	movs	r0, #105	; 0x69
 800095c:	f7ff ff1c 	bl	8000798 <send_cmd>
 8000960:	4603      	mov	r3, r0
 8000962:	2b01      	cmp	r3, #1
 8000964:	d801      	bhi.n	800096a <disk_initialize+0x12e>
 8000966:	2302      	movs	r3, #2
 8000968:	e000      	b.n	800096c <disk_initialize+0x130>
 800096a:	2301      	movs	r3, #1
 800096c:	73bb      	strb	r3, [r7, #14]
			do {
				if (ty == 2) {
 800096e:	7bbb      	ldrb	r3, [r7, #14]
 8000970:	2b02      	cmp	r3, #2
 8000972:	d10e      	bne.n	8000992 <disk_initialize+0x156>
					if (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) == 0)
 8000974:	2100      	movs	r1, #0
 8000976:	2077      	movs	r0, #119	; 0x77
 8000978:	f7ff ff0e 	bl	8000798 <send_cmd>
 800097c:	4603      	mov	r3, r0
 800097e:	2b01      	cmp	r3, #1
 8000980:	d80e      	bhi.n	80009a0 <disk_initialize+0x164>
 8000982:	2100      	movs	r1, #0
 8000984:	2069      	movs	r0, #105	; 0x69
 8000986:	f7ff ff07 	bl	8000798 <send_cmd>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d107      	bne.n	80009a0 <disk_initialize+0x164>
						break; /* ACMD41 */
 8000990:	e00d      	b.n	80009ae <disk_initialize+0x172>
				} else {
					if (send_cmd(CMD1, 0) == 0)
 8000992:	2100      	movs	r1, #0
 8000994:	2041      	movs	r0, #65	; 0x41
 8000996:	f7ff feff 	bl	8000798 <send_cmd>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d005      	beq.n	80009ac <disk_initialize+0x170>
						break; /* CMD1 */
				}
			} while (Timer1);
 80009a0:	4b19      	ldr	r3, [pc, #100]	; (8000a08 <disk_initialize+0x1cc>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1e1      	bne.n	800096e <disk_initialize+0x132>
 80009aa:	e000      	b.n	80009ae <disk_initialize+0x172>
						break; /* CMD1 */
 80009ac:	bf00      	nop
			if (!Timer1 || send_cmd(CMD16, 512) != 0) /* Select R/W block length */
 80009ae:	4b16      	ldr	r3, [pc, #88]	; (8000a08 <disk_initialize+0x1cc>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d007      	beq.n	80009c8 <disk_initialize+0x18c>
 80009b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009bc:	2050      	movs	r0, #80	; 0x50
 80009be:	f7ff feeb 	bl	8000798 <send_cmd>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <disk_initialize+0x190>
				ty = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	73bb      	strb	r3, [r7, #14]
		}
	}
	CardType = ty;
 80009cc:	4a0f      	ldr	r2, [pc, #60]	; (8000a0c <disk_initialize+0x1d0>)
 80009ce:	7bbb      	ldrb	r3, [r7, #14]
 80009d0:	7013      	strb	r3, [r2, #0]
	DESELECT(); /* CS = H */
 80009d2:	f7ff fd88 	bl	80004e6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 80009d6:	f7ff fda7 	bl	8000528 <rcvr_spi>

	if (ty) /* Initialization succeded */
 80009da:	7bbb      	ldrb	r3, [r7, #14]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d008      	beq.n	80009f2 <disk_initialize+0x1b6>
		Stat &= ~STA_NOINIT; /* Clear STA_NOINIT */
 80009e0:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <disk_initialize+0x1c8>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	f023 0301 	bic.w	r3, r3, #1
 80009ea:	b2da      	uxtb	r2, r3
 80009ec:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <disk_initialize+0x1c8>)
 80009ee:	701a      	strb	r2, [r3, #0]
 80009f0:	e001      	b.n	80009f6 <disk_initialize+0x1ba>
	else
		/* Initialization failed */
		power_off();
 80009f2:	f7ff fe2f 	bl	8000654 <power_off>

	return Stat;
 80009f6:	4b03      	ldr	r3, [pc, #12]	; (8000a04 <disk_initialize+0x1c8>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	b2db      	uxtb	r3, r3
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3714      	adds	r7, #20
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd90      	pop	{r4, r7, pc}
 8000a04:	20000000 	.word	0x20000000
 8000a08:	2000009c 	.word	0x2000009c
 8000a0c:	2000009e 	.word	0x2000009e

08000a10 <disk_status>:
/*-----------------------------------------------------------------------*/
/* Get Disk Status                                                       */
/*-----------------------------------------------------------------------*/

DSTATUS disk_status(BYTE drv /* Physical drive nmuber (0) */
) {
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	71fb      	strb	r3, [r7, #7]
	if (drv)
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <disk_status+0x14>
		return STA_NOINIT; /* Supports only single drive */
 8000a20:	2301      	movs	r3, #1
 8000a22:	e002      	b.n	8000a2a <disk_status+0x1a>
	return Stat;
 8000a24:	4b04      	ldr	r3, [pc, #16]	; (8000a38 <disk_status+0x28>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b2db      	uxtb	r3, r3
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	20000000 	.word	0x20000000

08000a3c <disk_read>:

/*-----------------------------------------------------------------------*/
/* Read Sector(s)                                                        */
/*-----------------------------------------------------------------------*/

DRESULT disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60b9      	str	r1, [r7, #8]
 8000a44:	607a      	str	r2, [r7, #4]
 8000a46:	603b      	str	r3, [r7, #0]
 8000a48:	4603      	mov	r3, r0
 8000a4a:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8000a4c:	7bfb      	ldrb	r3, [r7, #15]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d102      	bne.n	8000a58 <disk_read+0x1c>
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d101      	bne.n	8000a5c <disk_read+0x20>
		return RES_PARERR;
 8000a58:	2304      	movs	r3, #4
 8000a5a:	e051      	b.n	8000b00 <disk_read+0xc4>
	if (Stat & STA_NOINIT)
 8000a5c:	4b2a      	ldr	r3, [pc, #168]	; (8000b08 <disk_read+0xcc>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <disk_read+0x32>
		return RES_NOTRDY;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	e048      	b.n	8000b00 <disk_read+0xc4>

	if (!(CardType & 4))
 8000a6e:	4b27      	ldr	r3, [pc, #156]	; (8000b0c <disk_read+0xd0>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	f003 0304 	and.w	r3, r3, #4
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d102      	bne.n	8000a80 <disk_read+0x44>
		sector *= 512; /* Convert to byte address if needed */
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	025b      	lsls	r3, r3, #9
 8000a7e:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 8000a80:	f7ff fd2a 	bl	80004d8 <SELECT>

	if (count == 1) { /* Single block read */
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d111      	bne.n	8000aae <disk_read+0x72>
		if ((send_cmd(CMD17, sector) == 0) /* READ_SINGLE_BLOCK */
 8000a8a:	6879      	ldr	r1, [r7, #4]
 8000a8c:	2051      	movs	r0, #81	; 0x51
 8000a8e:	f7ff fe83 	bl	8000798 <send_cmd>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d129      	bne.n	8000aec <disk_read+0xb0>
		&& rcvr_datablock(buff, 512))
 8000a98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a9c:	68b8      	ldr	r0, [r7, #8]
 8000a9e:	f7ff fdf1 	bl	8000684 <rcvr_datablock>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d021      	beq.n	8000aec <disk_read+0xb0>
			count = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	603b      	str	r3, [r7, #0]
 8000aac:	e01e      	b.n	8000aec <disk_read+0xb0>
	} else { /* Multiple block read */
		if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 8000aae:	6879      	ldr	r1, [r7, #4]
 8000ab0:	2052      	movs	r0, #82	; 0x52
 8000ab2:	f7ff fe71 	bl	8000798 <send_cmd>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d117      	bne.n	8000aec <disk_read+0xb0>
			do {
				if (!rcvr_datablock(buff, 512))
 8000abc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ac0:	68b8      	ldr	r0, [r7, #8]
 8000ac2:	f7ff fddf 	bl	8000684 <rcvr_datablock>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d00a      	beq.n	8000ae2 <disk_read+0xa6>
					break;
				buff += 512;
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000ad2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	603b      	str	r3, [r7, #0]
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d1ed      	bne.n	8000abc <disk_read+0x80>
 8000ae0:	e000      	b.n	8000ae4 <disk_read+0xa8>
					break;
 8000ae2:	bf00      	nop
			send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	204c      	movs	r0, #76	; 0x4c
 8000ae8:	f7ff fe56 	bl	8000798 <send_cmd>
		}
	}

	DESELECT(); /* CS = H */
 8000aec:	f7ff fcfb 	bl	80004e6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8000af0:	f7ff fd1a 	bl	8000528 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	bf14      	ite	ne
 8000afa:	2301      	movne	r3, #1
 8000afc:	2300      	moveq	r3, #0
 8000afe:	b2db      	uxtb	r3, r3
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3710      	adds	r7, #16
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20000000 	.word	0x20000000
 8000b0c:	2000009e 	.word	0x2000009e

08000b10 <disk_write>:
/*-----------------------------------------------------------------------*/
/* Write Sector(s)                                                       */
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
DRESULT disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60b9      	str	r1, [r7, #8]
 8000b18:	607a      	str	r2, [r7, #4]
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8000b20:	7bfb      	ldrb	r3, [r7, #15]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d102      	bne.n	8000b2c <disk_write+0x1c>
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d101      	bne.n	8000b30 <disk_write+0x20>
		return RES_PARERR;
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	e06b      	b.n	8000c08 <disk_write+0xf8>
	if (Stat & STA_NOINIT)
 8000b30:	4b37      	ldr	r3, [pc, #220]	; (8000c10 <disk_write+0x100>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <disk_write+0x32>
		return RES_NOTRDY;
 8000b3e:	2303      	movs	r3, #3
 8000b40:	e062      	b.n	8000c08 <disk_write+0xf8>
	if (Stat & STA_PROTECT)
 8000b42:	4b33      	ldr	r3, [pc, #204]	; (8000c10 <disk_write+0x100>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	f003 0304 	and.w	r3, r3, #4
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <disk_write+0x44>
		return RES_WRPRT;
 8000b50:	2302      	movs	r3, #2
 8000b52:	e059      	b.n	8000c08 <disk_write+0xf8>

	if (!(CardType & 4))
 8000b54:	4b2f      	ldr	r3, [pc, #188]	; (8000c14 <disk_write+0x104>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	f003 0304 	and.w	r3, r3, #4
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d102      	bne.n	8000b66 <disk_write+0x56>
		sector *= 512; /* Convert to byte address if needed */
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	025b      	lsls	r3, r3, #9
 8000b64:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 8000b66:	f7ff fcb7 	bl	80004d8 <SELECT>

	if (count == 1) { /* Single block write */
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d110      	bne.n	8000b92 <disk_write+0x82>
		if ((send_cmd(CMD24, sector) == 0) /* WRITE_BLOCK */
 8000b70:	6879      	ldr	r1, [r7, #4]
 8000b72:	2058      	movs	r0, #88	; 0x58
 8000b74:	f7ff fe10 	bl	8000798 <send_cmd>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d13a      	bne.n	8000bf4 <disk_write+0xe4>
		&& xmit_datablock(buff, 0xFE))
 8000b7e:	21fe      	movs	r1, #254	; 0xfe
 8000b80:	68b8      	ldr	r0, [r7, #8]
 8000b82:	f7ff fdb5 	bl	80006f0 <xmit_datablock>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d033      	beq.n	8000bf4 <disk_write+0xe4>
			count = 0;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	603b      	str	r3, [r7, #0]
 8000b90:	e030      	b.n	8000bf4 <disk_write+0xe4>
	} else { /* Multiple block write */
		if (CardType & 2) {
 8000b92:	4b20      	ldr	r3, [pc, #128]	; (8000c14 <disk_write+0x104>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	f003 0302 	and.w	r3, r3, #2
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d007      	beq.n	8000bae <disk_write+0x9e>
			send_cmd(CMD55, 0);
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	2077      	movs	r0, #119	; 0x77
 8000ba2:	f7ff fdf9 	bl	8000798 <send_cmd>
			send_cmd(CMD23, count); /* ACMD23 */
 8000ba6:	6839      	ldr	r1, [r7, #0]
 8000ba8:	2057      	movs	r0, #87	; 0x57
 8000baa:	f7ff fdf5 	bl	8000798 <send_cmd>
		}
		if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 8000bae:	6879      	ldr	r1, [r7, #4]
 8000bb0:	2059      	movs	r0, #89	; 0x59
 8000bb2:	f7ff fdf1 	bl	8000798 <send_cmd>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d11b      	bne.n	8000bf4 <disk_write+0xe4>
			do {
				if (!xmit_datablock(buff, 0xFC))
 8000bbc:	21fc      	movs	r1, #252	; 0xfc
 8000bbe:	68b8      	ldr	r0, [r7, #8]
 8000bc0:	f7ff fd96 	bl	80006f0 <xmit_datablock>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d00a      	beq.n	8000be0 <disk_write+0xd0>
					break;
				buff += 512;
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000bd0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	3b01      	subs	r3, #1
 8000bd6:	603b      	str	r3, [r7, #0]
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d1ee      	bne.n	8000bbc <disk_write+0xac>
 8000bde:	e000      	b.n	8000be2 <disk_write+0xd2>
					break;
 8000be0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) /* STOP_TRAN token */
 8000be2:	21fd      	movs	r1, #253	; 0xfd
 8000be4:	2000      	movs	r0, #0
 8000be6:	f7ff fd83 	bl	80006f0 <xmit_datablock>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d101      	bne.n	8000bf4 <disk_write+0xe4>
				count = 1;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	603b      	str	r3, [r7, #0]
		}
	}

	DESELECT(); /* CS = H */
 8000bf4:	f7ff fc77 	bl	80004e6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8000bf8:	f7ff fc96 	bl	8000528 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	bf14      	ite	ne
 8000c02:	2301      	movne	r3, #1
 8000c04:	2300      	moveq	r3, #0
 8000c06:	b2db      	uxtb	r3, r3
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000000 	.word	0x20000000
 8000c14:	2000009e 	.word	0x2000009e

08000c18 <disk_ioctl>:
/*-----------------------------------------------------------------------*/

DRESULT disk_ioctl(BYTE drv, /* Physical drive nmuber (0) */
BYTE ctrl, /* Control code */
void *buff /* Buffer to send/receive control data */
) {
 8000c18:	b590      	push	{r4, r7, lr}
 8000c1a:	b08b      	sub	sp, #44	; 0x2c
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	603a      	str	r2, [r7, #0]
 8000c22:	71fb      	strb	r3, [r7, #7]
 8000c24:	460b      	mov	r3, r1
 8000c26:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16], *ptr = buff;
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	623b      	str	r3, [r7, #32]
	WORD csize;

	if (drv)
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <disk_ioctl+0x1e>
		return RES_PARERR;
 8000c32:	2304      	movs	r3, #4
 8000c34:	e16a      	b.n	8000f0c <disk_ioctl+0x2f4>

	res = RES_ERROR;
 8000c36:	2301      	movs	r3, #1
 8000c38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER_OFF) {
 8000c3c:	79bb      	ldrb	r3, [r7, #6]
 8000c3e:	2b07      	cmp	r3, #7
 8000c40:	d127      	bne.n	8000c92 <disk_ioctl+0x7a>
		switch (*ptr) {
 8000c42:	6a3b      	ldr	r3, [r7, #32]
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d00e      	beq.n	8000c68 <disk_ioctl+0x50>
 8000c4a:	2b02      	cmp	r3, #2
 8000c4c:	d012      	beq.n	8000c74 <disk_ioctl+0x5c>
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d11b      	bne.n	8000c8a <disk_ioctl+0x72>
		case 0: /* Sub control code == 0 (POWER_OFF) */
			if (chk_power())
 8000c52:	f7ff fd0b 	bl	800066c <chk_power>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <disk_ioctl+0x48>
				power_off(); /* Power off */
 8000c5c:	f7ff fcfa 	bl	8000654 <power_off>
			res = RES_OK;
 8000c60:	2300      	movs	r3, #0
 8000c62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000c66:	e14f      	b.n	8000f08 <disk_ioctl+0x2f0>
		case 1: /* Sub control code == 1 (POWER_ON) */
			power_on(); /* Power on */
 8000c68:	f7ff fca6 	bl	80005b8 <power_on>
			res = RES_OK;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000c72:	e149      	b.n	8000f08 <disk_ioctl+0x2f0>
		case 2: /* Sub control code == 2 (POWER_GET) */
			*(ptr + 1) = (BYTE) chk_power();
 8000c74:	f7ff fcfa 	bl	800066c <chk_power>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	6a3b      	ldr	r3, [r7, #32]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	b2d2      	uxtb	r2, r2
 8000c80:	701a      	strb	r2, [r3, #0]
			res = RES_OK;
 8000c82:	2300      	movs	r3, #0
 8000c84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000c88:	e13e      	b.n	8000f08 <disk_ioctl+0x2f0>
		default:
			res = RES_PARERR;
 8000c8a:	2304      	movs	r3, #4
 8000c8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000c90:	e13a      	b.n	8000f08 <disk_ioctl+0x2f0>
		}
	} else {
		if (Stat & STA_NOINIT)
 8000c92:	4ba0      	ldr	r3, [pc, #640]	; (8000f14 <disk_ioctl+0x2fc>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	f003 0301 	and.w	r3, r3, #1
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <disk_ioctl+0x8c>
			return RES_NOTRDY;
 8000ca0:	2303      	movs	r3, #3
 8000ca2:	e133      	b.n	8000f0c <disk_ioctl+0x2f4>

		SELECT(); /* CS = L */
 8000ca4:	f7ff fc18 	bl	80004d8 <SELECT>

		switch (ctrl) {
 8000ca8:	79bb      	ldrb	r3, [r7, #6]
 8000caa:	2b35      	cmp	r3, #53	; 0x35
 8000cac:	f200 811d 	bhi.w	8000eea <disk_ioctl+0x2d2>
 8000cb0:	a201      	add	r2, pc, #4	; (adr r2, 8000cb8 <disk_ioctl+0xa0>)
 8000cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb6:	bf00      	nop
 8000cb8:	08000e53 	.word	0x08000e53
 8000cbc:	08000d91 	.word	0x08000d91
 8000cc0:	08000e43 	.word	0x08000e43
 8000cc4:	08000eeb 	.word	0x08000eeb
 8000cc8:	08000eeb 	.word	0x08000eeb
 8000ccc:	08000eeb 	.word	0x08000eeb
 8000cd0:	08000eeb 	.word	0x08000eeb
 8000cd4:	08000eeb 	.word	0x08000eeb
 8000cd8:	08000eeb 	.word	0x08000eeb
 8000cdc:	08000eeb 	.word	0x08000eeb
 8000ce0:	08000eeb 	.word	0x08000eeb
 8000ce4:	08000eeb 	.word	0x08000eeb
 8000ce8:	08000eeb 	.word	0x08000eeb
 8000cec:	08000eeb 	.word	0x08000eeb
 8000cf0:	08000eeb 	.word	0x08000eeb
 8000cf4:	08000eeb 	.word	0x08000eeb
 8000cf8:	08000eeb 	.word	0x08000eeb
 8000cfc:	08000eeb 	.word	0x08000eeb
 8000d00:	08000eeb 	.word	0x08000eeb
 8000d04:	08000eeb 	.word	0x08000eeb
 8000d08:	08000eeb 	.word	0x08000eeb
 8000d0c:	08000eeb 	.word	0x08000eeb
 8000d10:	08000eeb 	.word	0x08000eeb
 8000d14:	08000eeb 	.word	0x08000eeb
 8000d18:	08000eeb 	.word	0x08000eeb
 8000d1c:	08000eeb 	.word	0x08000eeb
 8000d20:	08000eeb 	.word	0x08000eeb
 8000d24:	08000eeb 	.word	0x08000eeb
 8000d28:	08000eeb 	.word	0x08000eeb
 8000d2c:	08000eeb 	.word	0x08000eeb
 8000d30:	08000eeb 	.word	0x08000eeb
 8000d34:	08000eeb 	.word	0x08000eeb
 8000d38:	08000eeb 	.word	0x08000eeb
 8000d3c:	08000eeb 	.word	0x08000eeb
 8000d40:	08000eeb 	.word	0x08000eeb
 8000d44:	08000eeb 	.word	0x08000eeb
 8000d48:	08000eeb 	.word	0x08000eeb
 8000d4c:	08000eeb 	.word	0x08000eeb
 8000d50:	08000eeb 	.word	0x08000eeb
 8000d54:	08000eeb 	.word	0x08000eeb
 8000d58:	08000eeb 	.word	0x08000eeb
 8000d5c:	08000eeb 	.word	0x08000eeb
 8000d60:	08000eeb 	.word	0x08000eeb
 8000d64:	08000eeb 	.word	0x08000eeb
 8000d68:	08000eeb 	.word	0x08000eeb
 8000d6c:	08000eeb 	.word	0x08000eeb
 8000d70:	08000eeb 	.word	0x08000eeb
 8000d74:	08000eeb 	.word	0x08000eeb
 8000d78:	08000eeb 	.word	0x08000eeb
 8000d7c:	08000eeb 	.word	0x08000eeb
 8000d80:	08000eeb 	.word	0x08000eeb
 8000d84:	08000e65 	.word	0x08000e65
 8000d88:	08000e89 	.word	0x08000e89
 8000d8c:	08000ead 	.word	0x08000ead
		case GET_SECTOR_COUNT: /* Get number of sectors on the disk (DWORD) */
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8000d90:	2100      	movs	r1, #0
 8000d92:	2049      	movs	r0, #73	; 0x49
 8000d94:	f7ff fd00 	bl	8000798 <send_cmd>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f040 80a9 	bne.w	8000ef2 <disk_ioctl+0x2da>
 8000da0:	f107 030c 	add.w	r3, r7, #12
 8000da4:	2110      	movs	r1, #16
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fc6c 	bl	8000684 <rcvr_datablock>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	f000 809f 	beq.w	8000ef2 <disk_ioctl+0x2da>
				if ((csd[0] >> 6) == 1) { /* SDC ver 2.00 */
 8000db4:	7b3b      	ldrb	r3, [r7, #12]
 8000db6:	099b      	lsrs	r3, r3, #6
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d10e      	bne.n	8000ddc <disk_ioctl+0x1c4>
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000dbe:	7d7b      	ldrb	r3, [r7, #21]
 8000dc0:	b29a      	uxth	r2, r3
 8000dc2:	7d3b      	ldrb	r3, [r7, #20]
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	021b      	lsls	r3, r3, #8
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	4413      	add	r3, r2
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	3301      	adds	r3, #1
 8000dd0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000dd2:	8bfb      	ldrh	r3, [r7, #30]
 8000dd4:	029a      	lsls	r2, r3, #10
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	e02e      	b.n	8000e3a <disk_ioctl+0x222>
				} else { /* MMC or SDC ver 1.XX */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7)
 8000ddc:	7c7b      	ldrb	r3, [r7, #17]
 8000dde:	f003 030f 	and.w	r3, r3, #15
 8000de2:	b2da      	uxtb	r2, r3
 8000de4:	7dbb      	ldrb	r3, [r7, #22]
 8000de6:	09db      	lsrs	r3, r3, #7
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	4413      	add	r3, r2
 8000dec:	b2da      	uxtb	r2, r3
							+ ((csd[9] & 3) << 1) + 2;
 8000dee:	7d7b      	ldrb	r3, [r7, #21]
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	f003 0306 	and.w	r3, r3, #6
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	4413      	add	r3, r2
 8000dfc:	b2db      	uxtb	r3, r3
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7)
 8000dfe:	3302      	adds	r3, #2
 8000e00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2)
 8000e04:	7d3b      	ldrb	r3, [r7, #20]
 8000e06:	099b      	lsrs	r3, r3, #6
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	7cfb      	ldrb	r3, [r7, #19]
 8000e0e:	b29b      	uxth	r3, r3
 8000e10:	009b      	lsls	r3, r3, #2
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	4413      	add	r3, r2
 8000e16:	b29a      	uxth	r2, r3
							+ ((WORD) (csd[6] & 3) << 10) + 1;
 8000e18:	7cbb      	ldrb	r3, [r7, #18]
 8000e1a:	029b      	lsls	r3, r3, #10
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	4413      	add	r3, r2
 8000e26:	b29b      	uxth	r3, r3
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2)
 8000e28:	3301      	adds	r3, #1
 8000e2a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e2c:	8bfa      	ldrh	r2, [r7, #30]
 8000e2e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e32:	3b09      	subs	r3, #9
 8000e34:	409a      	lsls	r2, r3
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8000e40:	e057      	b.n	8000ef2 <disk_ioctl+0x2da>

		case GET_SECTOR_SIZE: /* Get sectors on the disk (WORD) */
			*(WORD*) buff = 512;
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e48:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e50:	e056      	b.n	8000f00 <disk_ioctl+0x2e8>

		case CTRL_SYNC: /* Make sure that data has been written */
			if (wait_ready() == 0xFF)
 8000e52:	f7ff fb95 	bl	8000580 <wait_ready>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2bff      	cmp	r3, #255	; 0xff
 8000e5a:	d14c      	bne.n	8000ef6 <disk_ioctl+0x2de>
				res = RES_OK;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e62:	e048      	b.n	8000ef6 <disk_ioctl+0x2de>

		case MMC_GET_CSD: /* Receive CSD as a data block (16 bytes) */
			if (send_cmd(CMD9, 0) == 0 /* READ_CSD */
 8000e64:	2100      	movs	r1, #0
 8000e66:	2049      	movs	r0, #73	; 0x49
 8000e68:	f7ff fc96 	bl	8000798 <send_cmd>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d143      	bne.n	8000efa <disk_ioctl+0x2e2>
			&& rcvr_datablock(ptr, 16))
 8000e72:	2110      	movs	r1, #16
 8000e74:	6a38      	ldr	r0, [r7, #32]
 8000e76:	f7ff fc05 	bl	8000684 <rcvr_datablock>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d03c      	beq.n	8000efa <disk_ioctl+0x2e2>
				res = RES_OK;
 8000e80:	2300      	movs	r3, #0
 8000e82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e86:	e038      	b.n	8000efa <disk_ioctl+0x2e2>

		case MMC_GET_CID: /* Receive CID as a data block (16 bytes) */
			if (send_cmd(CMD10, 0) == 0 /* READ_CID */
 8000e88:	2100      	movs	r1, #0
 8000e8a:	204a      	movs	r0, #74	; 0x4a
 8000e8c:	f7ff fc84 	bl	8000798 <send_cmd>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d133      	bne.n	8000efe <disk_ioctl+0x2e6>
			&& rcvr_datablock(ptr, 16))
 8000e96:	2110      	movs	r1, #16
 8000e98:	6a38      	ldr	r0, [r7, #32]
 8000e9a:	f7ff fbf3 	bl	8000684 <rcvr_datablock>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d02c      	beq.n	8000efe <disk_ioctl+0x2e6>
				res = RES_OK;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000eaa:	e028      	b.n	8000efe <disk_ioctl+0x2e6>

		case MMC_GET_OCR: /* Receive OCR as an R3 resp (4 bytes) */
			if (send_cmd(CMD58, 0) == 0) { /* READ_OCR */
 8000eac:	2100      	movs	r1, #0
 8000eae:	207a      	movs	r0, #122	; 0x7a
 8000eb0:	f7ff fc72 	bl	8000798 <send_cmd>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d117      	bne.n	8000eea <disk_ioctl+0x2d2>
				for (n = 0; n < 4; n++)
 8000eba:	2300      	movs	r3, #0
 8000ebc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ec0:	e00b      	b.n	8000eda <disk_ioctl+0x2c2>
					*ptr++ = rcvr_spi();
 8000ec2:	6a3c      	ldr	r4, [r7, #32]
 8000ec4:	1c63      	adds	r3, r4, #1
 8000ec6:	623b      	str	r3, [r7, #32]
 8000ec8:	f7ff fb2e 	bl	8000528 <rcvr_spi>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000ed0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000eda:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ede:	2b03      	cmp	r3, #3
 8000ee0:	d9ef      	bls.n	8000ec2 <disk_ioctl+0x2aa>
				res = RES_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
 8000ee8:	e00a      	b.n	8000f00 <disk_ioctl+0x2e8>
//            *ptr = CardType;
//            res = RES_OK;
//            break;

		default:
			res = RES_PARERR;
 8000eea:	2304      	movs	r3, #4
 8000eec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000ef0:	e006      	b.n	8000f00 <disk_ioctl+0x2e8>
			break;
 8000ef2:	bf00      	nop
 8000ef4:	e004      	b.n	8000f00 <disk_ioctl+0x2e8>
			break;
 8000ef6:	bf00      	nop
 8000ef8:	e002      	b.n	8000f00 <disk_ioctl+0x2e8>
			break;
 8000efa:	bf00      	nop
 8000efc:	e000      	b.n	8000f00 <disk_ioctl+0x2e8>
			break;
 8000efe:	bf00      	nop
		}

		DESELECT(); /* CS = H */
 8000f00:	f7ff faf1 	bl	80004e6 <DESELECT>
		rcvr_spi(); /* Idle (Release DO) */
 8000f04:	f7ff fb10 	bl	8000528 <rcvr_spi>
	}

	return res;
 8000f08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	372c      	adds	r7, #44	; 0x2c
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd90      	pop	{r4, r7, pc}
 8000f14:	20000000 	.word	0x20000000

08000f18 <disk_timerproc>:
/*-----------------------------------------------------------------------*/
/* Device Timer Interrupt Procedure  (Platform dependent)                */
/*-----------------------------------------------------------------------*/
/* This function must be called in period of 10ms                        */

void disk_timerproc(void) {
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
//    BYTE n, s;
	BYTE n;

	n = Timer1; /* 100Hz decrement timer */
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <disk_timerproc+0x44>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	71fb      	strb	r3, [r7, #7]
	if (n)
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d005      	beq.n	8000f36 <disk_timerproc+0x1e>
		Timer1 = --n;
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4a0a      	ldr	r2, [pc, #40]	; (8000f5c <disk_timerproc+0x44>)
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	7013      	strb	r3, [r2, #0]
	n = Timer2;
 8000f36:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <disk_timerproc+0x48>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	71fb      	strb	r3, [r7, #7]
	if (n)
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d005      	beq.n	8000f4e <disk_timerproc+0x36>
		Timer2 = --n;
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	3b01      	subs	r3, #1
 8000f46:	71fb      	strb	r3, [r7, #7]
 8000f48:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <disk_timerproc+0x48>)
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	7013      	strb	r3, [r2, #0]

}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	2000009c 	.word	0x2000009c
 8000f60:	2000009d 	.word	0x2000009d

08000f64 <sdcard_systick_timerproc>:

volatile unsigned short int sdcard_timer;

void sdcard_systick_timerproc(void) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
	++sdcard_timer;
 8000f68:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <sdcard_systick_timerproc+0x2c>)
 8000f6a:	881b      	ldrh	r3, [r3, #0]
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	3301      	adds	r3, #1
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <sdcard_systick_timerproc+0x2c>)
 8000f74:	801a      	strh	r2, [r3, #0]
	if (sdcard_timer >= 10) {
 8000f76:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <sdcard_systick_timerproc+0x2c>)
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	2b09      	cmp	r3, #9
 8000f7e:	d904      	bls.n	8000f8a <sdcard_systick_timerproc+0x26>
		sdcard_timer = 0;
 8000f80:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <sdcard_systick_timerproc+0x2c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	801a      	strh	r2, [r3, #0]
		disk_timerproc();
 8000f86:	f7ff ffc7 	bl	8000f18 <disk_timerproc>
	}
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000304 	.word	0x20000304

08000f94 <get_fattime>:
/*---------------------------------------------------------*/
/* This is a real time clock service to be called from     */
/* FatFs module. Any valid time must be returned even if   */
/* the system does not support a real time clock.          */

DWORD get_fattime(void) {
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0

	return ((2007UL - 1980) << 25) // Year = 2007
 8000f98:	4b02      	ldr	r3, [pc, #8]	; (8000fa4 <get_fattime+0x10>)
			| (11U << 11) // Hour = 11
			| (38U << 5) // Min = 38
			| (0U >> 1) // Sec = 0
	;

}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	36c55cc0 	.word	0x36c55cc0

08000fa8 <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8000fb8:	89fb      	ldrh	r3, [r7, #14]
 8000fba:	021b      	lsls	r3, r3, #8
 8000fbc:	b21a      	sxth	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	81fb      	strh	r3, [r7, #14]
	return rv;
 8000fca:	89fb      	ldrh	r3, [r7, #14]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3303      	adds	r3, #3
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	021b      	lsls	r3, r3, #8
 8000fec:	687a      	ldr	r2, [r7, #4]
 8000fee:	3202      	adds	r2, #2
 8000ff0:	7812      	ldrb	r2, [r2, #0]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	021b      	lsls	r3, r3, #8
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	3201      	adds	r2, #1
 8000ffe:	7812      	ldrb	r2, [r2, #0]
 8001000:	4313      	orrs	r3, r2
 8001002:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	021b      	lsls	r3, r3, #8
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	7812      	ldrb	r2, [r2, #0]
 800100c:	4313      	orrs	r3, r2
 800100e:	60fb      	str	r3, [r7, #12]
	return rv;
 8001010:	68fb      	ldr	r3, [r7, #12]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <st_word>:
}
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800101e:	b480      	push	{r7}
 8001020:	b083      	sub	sp, #12
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
 8001026:	460b      	mov	r3, r1
 8001028:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	1c5a      	adds	r2, r3, #1
 800102e:	607a      	str	r2, [r7, #4]
 8001030:	887a      	ldrh	r2, [r7, #2]
 8001032:	b2d2      	uxtb	r2, r2
 8001034:	701a      	strb	r2, [r3, #0]
 8001036:	887b      	ldrh	r3, [r7, #2]
 8001038:	0a1b      	lsrs	r3, r3, #8
 800103a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	887a      	ldrh	r2, [r7, #2]
 8001044:	b2d2      	uxtb	r2, r2
 8001046:	701a      	strb	r2, [r3, #0]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	1c5a      	adds	r2, r3, #1
 8001062:	607a      	str	r2, [r7, #4]
 8001064:	683a      	ldr	r2, [r7, #0]
 8001066:	b2d2      	uxtb	r2, r2
 8001068:	701a      	strb	r2, [r3, #0]
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	0a1b      	lsrs	r3, r3, #8
 800106e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	b2d2      	uxtb	r2, r2
 800107a:	701a      	strb	r2, [r3, #0]
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	0a1b      	lsrs	r3, r3, #8
 8001080:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	1c5a      	adds	r2, r3, #1
 8001086:	607a      	str	r2, [r7, #4]
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	b2d2      	uxtb	r2, r2
 800108c:	701a      	strb	r2, [r3, #0]
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	0a1b      	lsrs	r3, r3, #8
 8001092:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	1c5a      	adds	r2, r3, #1
 8001098:	607a      	str	r2, [r7, #4]
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	b2d2      	uxtb	r2, r2
 800109e:	701a      	strb	r2, [r3, #0]
}
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static void mem_cpy (void* dst, const void* src, UINT cnt)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b087      	sub	sp, #28
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	613b      	str	r3, [r7, #16]

	if (cnt != 0) {
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d00d      	beq.n	80010e2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	1c53      	adds	r3, r2, #1
 80010ca:	613b      	str	r3, [r7, #16]
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	1c59      	adds	r1, r3, #1
 80010d0:	6179      	str	r1, [r7, #20]
 80010d2:	7812      	ldrb	r2, [r2, #0]
 80010d4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	3b01      	subs	r3, #1
 80010da:	607b      	str	r3, [r7, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d1f1      	bne.n	80010c6 <mem_cpy+0x1a>
	}
}
 80010e2:	bf00      	nop
 80010e4:	371c      	adds	r7, #28
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <mem_set>:


/* Fill memory block */
static void mem_set (void* dst, int val, UINT cnt)
{
 80010ee:	b480      	push	{r7}
 80010f0:	b087      	sub	sp, #28
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	60f8      	str	r0, [r7, #12]
 80010f6:	60b9      	str	r1, [r7, #8]
 80010f8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	1c5a      	adds	r2, r3, #1
 8001102:	617a      	str	r2, [r7, #20]
 8001104:	68ba      	ldr	r2, [r7, #8]
 8001106:	b2d2      	uxtb	r2, r2
 8001108:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3b01      	subs	r3, #1
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d1f3      	bne.n	80010fe <mem_set+0x10>
}
 8001116:	bf00      	nop
 8001118:	371c      	adds	r7, #28
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr

08001122 <mem_cmp>:


/* Compare memory block */
static int mem_cmp (const void* dst, const void* src, UINT cnt)	/* ZR:same, NZ:different */
{
 8001122:	b480      	push	{r7}
 8001124:	b089      	sub	sp, #36	; 0x24
 8001126:	af00      	add	r7, sp, #0
 8001128:	60f8      	str	r0, [r7, #12]
 800112a:	60b9      	str	r1, [r7, #8]
 800112c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	61fb      	str	r3, [r7, #28]
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	1c5a      	adds	r2, r3, #1
 800113e:	61fa      	str	r2, [r7, #28]
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	4619      	mov	r1, r3
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	1c5a      	adds	r2, r3, #1
 8001148:	61ba      	str	r2, [r7, #24]
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	1acb      	subs	r3, r1, r3
 800114e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3b01      	subs	r3, #1
 8001154:	607b      	str	r3, [r7, #4]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d002      	beq.n	8001162 <mem_cmp+0x40>
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0eb      	beq.n	800113a <mem_cmp+0x18>

	return r;
 8001162:	697b      	ldr	r3, [r7, #20]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3724      	adds	r7, #36	; 0x24
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <chk_chr>:


/* Check if chr is contained in the string */
static int chk_chr (const char* str, int chr)	/* NZ:contained, ZR:not contained */
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800117a:	e002      	b.n	8001182 <chk_chr+0x12>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3301      	adds	r3, #1
 8001180:	607b      	str	r3, [r7, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d005      	beq.n	8001196 <chk_chr+0x26>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	4293      	cmp	r3, r2
 8001194:	d1f2      	bne.n	800117c <chk_chr+0xc>
	return *str;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	781b      	ldrb	r3, [r3, #0]
}
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <dbc_1st>:


/* Test if the character is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	4603      	mov	r3, r0
 80011ae:	71fb      	strb	r3, [r7, #7]
	if (DbcTbl && c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;					/* 1st byte range 1 */
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;	/* 1st byte range 2 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[0]) {
 80011b0:	2281      	movs	r2, #129	; 0x81
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d30f      	bcc.n	80011d8 <dbc_1st+0x32>
		if (c <= DbcTbl[1]) return 1;
 80011b8:	229f      	movs	r2, #159	; 0x9f
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	4293      	cmp	r3, r2
 80011be:	d801      	bhi.n	80011c4 <dbc_1st+0x1e>
 80011c0:	2301      	movs	r3, #1
 80011c2:	e00a      	b.n	80011da <dbc_1st+0x34>
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
 80011c4:	22e0      	movs	r2, #224	; 0xe0
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d305      	bcc.n	80011d8 <dbc_1st+0x32>
 80011cc:	22fc      	movs	r2, #252	; 0xfc
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d801      	bhi.n	80011d8 <dbc_1st+0x32>
 80011d4:	2301      	movs	r3, #1
 80011d6:	e000      	b.n	80011da <dbc_1st+0x34>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <dbc_2nd>:


/* Test if the character is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 80011e6:	b480      	push	{r7}
 80011e8:	b083      	sub	sp, #12
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	4603      	mov	r3, r0
 80011ee:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;					/* 2nd byte range 1 */
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;	/* 2nd byte range 2 */
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;	/* 2nd byte range 3 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[4]) {
 80011f0:	2240      	movs	r2, #64	; 0x40
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d319      	bcc.n	800122c <dbc_2nd+0x46>
		if (c <= DbcTbl[5]) return 1;
 80011f8:	227e      	movs	r2, #126	; 0x7e
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d801      	bhi.n	8001204 <dbc_2nd+0x1e>
 8001200:	2301      	movs	r3, #1
 8001202:	e014      	b.n	800122e <dbc_2nd+0x48>
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
 8001204:	2280      	movs	r2, #128	; 0x80
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	4293      	cmp	r3, r2
 800120a:	d305      	bcc.n	8001218 <dbc_2nd+0x32>
 800120c:	22fc      	movs	r2, #252	; 0xfc
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	4293      	cmp	r3, r2
 8001212:	d801      	bhi.n	8001218 <dbc_2nd+0x32>
 8001214:	2301      	movs	r3, #1
 8001216:	e00a      	b.n	800122e <dbc_2nd+0x48>
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
 8001218:	2200      	movs	r2, #0
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	4293      	cmp	r3, r2
 800121e:	d305      	bcc.n	800122c <dbc_2nd+0x46>
 8001220:	2200      	movs	r2, #0
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	4293      	cmp	r3, r2
 8001226:	d801      	bhi.n	800122c <dbc_2nd+0x46>
 8001228:	2301      	movs	r3, #1
 800122a:	e000      	b.n	800122e <dbc_2nd+0x48>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr

0800123a <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b084      	sub	sp, #16
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 8001242:	2300      	movs	r3, #0
 8001244:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty */
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	78db      	ldrb	r3, [r3, #3]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d02c      	beq.n	80012a8 <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write back the window */
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	7858      	ldrb	r0, [r3, #1]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800125c:	2301      	movs	r3, #1
 800125e:	f7ff fc57 	bl	8000b10 <disk_write>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d11d      	bne.n	80012a4 <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	70da      	strb	r2, [r3, #3]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6a1b      	ldr	r3, [r3, #32]
 8001276:	1ad2      	subs	r2, r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	429a      	cmp	r2, r3
 800127e:	d213      	bcs.n	80012a8 <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	789b      	ldrb	r3, [r3, #2]
 8001284:	2b02      	cmp	r3, #2
 8001286:	d10f      	bne.n	80012a8 <sync_window+0x6e>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	7858      	ldrb	r0, [r3, #1]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	441a      	add	r2, r3
 800129c:	2301      	movs	r3, #1
 800129e:	f7ff fc37 	bl	8000b10 <disk_write>
 80012a2:	e001      	b.n	80012a8 <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 80012a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,			/* Filesystem object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b084      	sub	sp, #16
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80012bc:	2300      	movs	r3, #0
 80012be:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c4:	683a      	ldr	r2, [r7, #0]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d01b      	beq.n	8001302 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff ffb5 	bl	800123a <sync_window>
 80012d0:	4603      	mov	r3, r0
 80012d2:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d113      	bne.n	8001302 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sector, 1) != RES_OK) {
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	7858      	ldrb	r0, [r3, #1]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80012e4:	2301      	movs	r3, #1
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	f7ff fba8 	bl	8000a3c <disk_read>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d004      	beq.n	80012fc <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if read data is not valid */
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295
 80012f6:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	683a      	ldr	r2, [r7, #0]
 8001300:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8001302:	7bfb      	ldrb	r3, [r7, #15]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff90 	bl	800123a <sync_window>
 800131a:	4603      	mov	r3, r0
 800131c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800131e:	7bfb      	ldrb	r3, [r7, #15]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d158      	bne.n	80013d6 <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b03      	cmp	r3, #3
 800132a:	d148      	bne.n	80013be <sync_fs+0xb2>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	791b      	ldrb	r3, [r3, #4]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d144      	bne.n	80013be <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, sizeof fs->win);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3330      	adds	r3, #48	; 0x30
 8001338:	f44f 7200 	mov.w	r2, #512	; 0x200
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fed5 	bl	80010ee <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	3330      	adds	r3, #48	; 0x30
 8001348:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800134c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff fe64 	bl	800101e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	3330      	adds	r3, #48	; 0x30
 800135a:	4921      	ldr	r1, [pc, #132]	; (80013e0 <sync_fs+0xd4>)
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fe79 	bl	8001054 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	3330      	adds	r3, #48	; 0x30
 8001366:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800136a:	491e      	ldr	r1, [pc, #120]	; (80013e4 <sync_fs+0xd8>)
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff fe71 	bl	8001054 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	3330      	adds	r3, #48	; 0x30
 8001376:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	4619      	mov	r1, r3
 8001380:	4610      	mov	r0, r2
 8001382:	f7ff fe67 	bl	8001054 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3330      	adds	r3, #48	; 0x30
 800138a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	68db      	ldr	r3, [r3, #12]
 8001392:	4619      	mov	r1, r3
 8001394:	4610      	mov	r0, r2
 8001396:	f7ff fe5d 	bl	8001054 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	1c5a      	adds	r2, r3, #1
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	7858      	ldrb	r0, [r3, #1]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013b2:	2301      	movs	r3, #1
 80013b4:	f7ff fbac 	bl	8000b10 <disk_write>
			fs->fsi_flag = 0;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2200      	movs	r2, #0
 80013bc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	785b      	ldrb	r3, [r3, #1]
 80013c2:	2200      	movs	r2, #0
 80013c4:	2100      	movs	r1, #0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff fc26 	bl	8000c18 <disk_ioctl>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <sync_fs+0xca>
 80013d2:	2301      	movs	r3, #1
 80013d4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	41615252 	.word	0x41615252
 80013e4:	61417272 	.word	0x61417272

080013e8 <clst2sect>:

static DWORD clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	3b02      	subs	r3, #2
 80013f6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	695b      	ldr	r3, [r3, #20]
 80013fc:	3b02      	subs	r3, #2
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	429a      	cmp	r2, r3
 8001402:	d301      	bcc.n	8001408 <clst2sect+0x20>
 8001404:	2300      	movs	r3, #0
 8001406:	e008      	b.n	800141a <clst2sect+0x32>
	return fs->database + fs->csize * clst;		/* Start sector number of the cluster */
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	895b      	ldrh	r3, [r3, #10]
 8001410:	4619      	mov	r1, r3
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	fb03 f301 	mul.w	r3, r3, r1
 8001418:	4413      	add	r3, r2
}
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr

08001426 <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b086      	sub	sp, #24
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
 800142e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d904      	bls.n	8001446 <get_fat+0x20>
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	695b      	ldr	r3, [r3, #20]
 8001440:	683a      	ldr	r2, [r7, #0]
 8001442:	429a      	cmp	r2, r3
 8001444:	d302      	bcc.n	800144c <get_fat+0x26>
		val = 1;	/* Internal error */
 8001446:	2301      	movs	r3, #1
 8001448:	617b      	str	r3, [r7, #20]
 800144a:	e08c      	b.n	8001566 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800144c:	f04f 33ff 	mov.w	r3, #4294967295
 8001450:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b02      	cmp	r3, #2
 8001458:	d045      	beq.n	80014e6 <get_fat+0xc0>
 800145a:	2b03      	cmp	r3, #3
 800145c:	d05d      	beq.n	800151a <get_fat+0xf4>
 800145e:	2b01      	cmp	r3, #1
 8001460:	d177      	bne.n	8001552 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	085b      	lsrs	r3, r3, #1
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	4413      	add	r3, r2
 800146e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	6a1a      	ldr	r2, [r3, #32]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	0a5b      	lsrs	r3, r3, #9
 8001478:	4413      	add	r3, r2
 800147a:	4619      	mov	r1, r3
 800147c:	6938      	ldr	r0, [r7, #16]
 800147e:	f7ff ff18 	bl	80012b2 <move_window>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d167      	bne.n	8001558 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	60fa      	str	r2, [r7, #12]
 800148e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	4413      	add	r3, r2
 8001496:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800149a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	6a1a      	ldr	r2, [r3, #32]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	0a5b      	lsrs	r3, r3, #9
 80014a4:	4413      	add	r3, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	6938      	ldr	r0, [r7, #16]
 80014aa:	f7ff ff02 	bl	80012b2 <move_window>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d153      	bne.n	800155c <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4413      	add	r3, r2
 80014be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80014c2:	021b      	lsls	r3, r3, #8
 80014c4:	461a      	mov	r2, r3
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d002      	beq.n	80014dc <get_fat+0xb6>
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	091b      	lsrs	r3, r3, #4
 80014da:	e002      	b.n	80014e2 <get_fat+0xbc>
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014e2:	617b      	str	r3, [r7, #20]
			break;
 80014e4:	e03f      	b.n	8001566 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	6a1a      	ldr	r2, [r3, #32]
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	0a1b      	lsrs	r3, r3, #8
 80014ee:	4413      	add	r3, r2
 80014f0:	4619      	mov	r1, r3
 80014f2:	6938      	ldr	r0, [r7, #16]
 80014f4:	f7ff fedd 	bl	80012b2 <move_window>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d130      	bne.n	8001560 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800150c:	4413      	add	r3, r2
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fd4a 	bl	8000fa8 <ld_word>
 8001514:	4603      	mov	r3, r0
 8001516:	617b      	str	r3, [r7, #20]
			break;
 8001518:	e025      	b.n	8001566 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	6a1a      	ldr	r2, [r3, #32]
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	09db      	lsrs	r3, r3, #7
 8001522:	4413      	add	r3, r2
 8001524:	4619      	mov	r1, r3
 8001526:	6938      	ldr	r0, [r7, #16]
 8001528:	f7ff fec3 	bl	80012b2 <move_window>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d118      	bne.n	8001564 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001540:	4413      	add	r3, r2
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff fd48 	bl	8000fd8 <ld_dword>
 8001548:	4603      	mov	r3, r0
 800154a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800154e:	617b      	str	r3, [r7, #20]
			break;
 8001550:	e009      	b.n	8001566 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8001552:	2301      	movs	r3, #1
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	e006      	b.n	8001566 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001558:	bf00      	nop
 800155a:	e004      	b.n	8001566 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800155c:	bf00      	nop
 800155e:	e002      	b.n	8001566 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8001560:	bf00      	nop
 8001562:	e000      	b.n	8001566 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8001564:	bf00      	nop
		}
	}

	return val;
 8001566:	697b      	ldr	r3, [r7, #20]
}
 8001568:	4618      	mov	r0, r3
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b089      	sub	sp, #36	; 0x24
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800157c:	2302      	movs	r3, #2
 800157e:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	2b01      	cmp	r3, #1
 8001584:	f240 80d6 	bls.w	8001734 <put_fat+0x1c4>
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	695b      	ldr	r3, [r3, #20]
 800158c:	68ba      	ldr	r2, [r7, #8]
 800158e:	429a      	cmp	r2, r3
 8001590:	f080 80d0 	bcs.w	8001734 <put_fat+0x1c4>
		switch (fs->fs_type) {
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b02      	cmp	r3, #2
 800159a:	d073      	beq.n	8001684 <put_fat+0x114>
 800159c:	2b03      	cmp	r3, #3
 800159e:	f000 8091 	beq.w	80016c4 <put_fat+0x154>
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	f040 80c6 	bne.w	8001734 <put_fat+0x1c4>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	61bb      	str	r3, [r7, #24]
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	085b      	lsrs	r3, r3, #1
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4413      	add	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	6a1a      	ldr	r2, [r3, #32]
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	0a5b      	lsrs	r3, r3, #9
 80015be:	4413      	add	r3, r2
 80015c0:	4619      	mov	r1, r3
 80015c2:	68f8      	ldr	r0, [r7, #12]
 80015c4:	f7ff fe75 	bl	80012b2 <move_window>
 80015c8:	4603      	mov	r3, r0
 80015ca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80015cc:	7ffb      	ldrb	r3, [r7, #31]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f040 80a9 	bne.w	8001726 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	1c59      	adds	r1, r3, #1
 80015de:	61b9      	str	r1, [r7, #24]
 80015e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015e4:	4413      	add	r3, r2
 80015e6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;		/* Put 1st byte */
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d00d      	beq.n	800160e <put_fat+0x9e>
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	b25b      	sxtb	r3, r3
 80015f8:	f003 030f 	and.w	r3, r3, #15
 80015fc:	b25a      	sxtb	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	b2db      	uxtb	r3, r3
 8001602:	011b      	lsls	r3, r3, #4
 8001604:	b25b      	sxtb	r3, r3
 8001606:	4313      	orrs	r3, r2
 8001608:	b25b      	sxtb	r3, r3
 800160a:	b2db      	uxtb	r3, r3
 800160c:	e001      	b.n	8001612 <put_fat+0xa2>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	697a      	ldr	r2, [r7, #20]
 8001614:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2201      	movs	r2, #1
 800161a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	6a1a      	ldr	r2, [r3, #32]
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	0a5b      	lsrs	r3, r3, #9
 8001624:	4413      	add	r3, r2
 8001626:	4619      	mov	r1, r3
 8001628:	68f8      	ldr	r0, [r7, #12]
 800162a:	f7ff fe42 	bl	80012b2 <move_window>
 800162e:	4603      	mov	r3, r0
 8001630:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001632:	7ffb      	ldrb	r3, [r7, #31]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d178      	bne.n	800172a <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001644:	4413      	add	r3, r2
 8001646:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Put 2nd byte */
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	2b00      	cmp	r3, #0
 8001650:	d003      	beq.n	800165a <put_fat+0xea>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	091b      	lsrs	r3, r3, #4
 8001656:	b2db      	uxtb	r3, r3
 8001658:	e00e      	b.n	8001678 <put_fat+0x108>
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	b25b      	sxtb	r3, r3
 8001660:	f023 030f 	bic.w	r3, r3, #15
 8001664:	b25a      	sxtb	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	0a1b      	lsrs	r3, r3, #8
 800166a:	b25b      	sxtb	r3, r3
 800166c:	f003 030f 	and.w	r3, r3, #15
 8001670:	b25b      	sxtb	r3, r3
 8001672:	4313      	orrs	r3, r2
 8001674:	b25b      	sxtb	r3, r3
 8001676:	b2db      	uxtb	r3, r3
 8001678:	697a      	ldr	r2, [r7, #20]
 800167a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2201      	movs	r2, #1
 8001680:	70da      	strb	r2, [r3, #3]
			break;
 8001682:	e057      	b.n	8001734 <put_fat+0x1c4>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6a1a      	ldr	r2, [r3, #32]
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	0a1b      	lsrs	r3, r3, #8
 800168c:	4413      	add	r3, r2
 800168e:	4619      	mov	r1, r3
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	f7ff fe0e 	bl	80012b2 <move_window>
 8001696:	4603      	mov	r3, r0
 8001698:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800169a:	7ffb      	ldrb	r3, [r7, #31]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d146      	bne.n	800172e <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80016ae:	4413      	add	r3, r2
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	b292      	uxth	r2, r2
 80016b4:	4611      	mov	r1, r2
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fcb1 	bl	800101e <st_word>
			fs->wflag = 1;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2201      	movs	r2, #1
 80016c0:	70da      	strb	r2, [r3, #3]
			break;
 80016c2:	e037      	b.n	8001734 <put_fat+0x1c4>

		case FS_FAT32 :
#if FF_FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6a1a      	ldr	r2, [r3, #32]
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	09db      	lsrs	r3, r3, #7
 80016cc:	4413      	add	r3, r2
 80016ce:	4619      	mov	r1, r3
 80016d0:	68f8      	ldr	r0, [r7, #12]
 80016d2:	f7ff fdee 	bl	80012b2 <move_window>
 80016d6:	4603      	mov	r3, r0
 80016d8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80016da:	7ffb      	ldrb	r3, [r7, #31]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d128      	bne.n	8001732 <put_fat+0x1c2>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80016f4:	4413      	add	r3, r2
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff fc6e 	bl	8000fd8 <ld_dword>
 80016fc:	4603      	mov	r3, r0
 80016fe:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001702:	4323      	orrs	r3, r4
 8001704:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001714:	4413      	add	r3, r2
 8001716:	6879      	ldr	r1, [r7, #4]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff fc9b 	bl	8001054 <st_dword>
			fs->wflag = 1;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2201      	movs	r2, #1
 8001722:	70da      	strb	r2, [r3, #3]
			break;
 8001724:	e006      	b.n	8001734 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8001726:	bf00      	nop
 8001728:	e004      	b.n	8001734 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800172a:	bf00      	nop
 800172c:	e002      	b.n	8001734 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800172e:	bf00      	nop
 8001730:	e000      	b.n	8001734 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8001732:	bf00      	nop
		}
	}
	return res;
 8001734:	7ffb      	ldrb	r3, [r7, #31]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3724      	adds	r7, #36	; 0x24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd90      	pop	{r4, r7, pc}

0800173e <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b088      	sub	sp, #32
 8001742:	af00      	add	r7, sp, #0
 8001744:	60f8      	str	r0, [r7, #12]
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800174a:	2300      	movs	r3, #0
 800174c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	61bb      	str	r3, [r7, #24]
#endif
#if FF_USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	2b01      	cmp	r3, #1
 8001758:	d904      	bls.n	8001764 <remove_chain+0x26>
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	68ba      	ldr	r2, [r7, #8]
 8001760:	429a      	cmp	r2, r3
 8001762:	d301      	bcc.n	8001768 <remove_chain+0x2a>
 8001764:	2302      	movs	r3, #2
 8001766:	e04b      	b.n	8001800 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d00c      	beq.n	8001788 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800176e:	f04f 32ff 	mov.w	r2, #4294967295
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	69b8      	ldr	r0, [r7, #24]
 8001776:	f7ff fefb 	bl	8001570 <put_fat>
 800177a:	4603      	mov	r3, r0
 800177c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800177e:	7ffb      	ldrb	r3, [r7, #31]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <remove_chain+0x4a>
 8001784:	7ffb      	ldrb	r3, [r7, #31]
 8001786:	e03b      	b.n	8001800 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8001788:	68b9      	ldr	r1, [r7, #8]
 800178a:	68f8      	ldr	r0, [r7, #12]
 800178c:	f7ff fe4b 	bl	8001426 <get_fat>
 8001790:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d031      	beq.n	80017fc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d101      	bne.n	80017a2 <remove_chain+0x64>
 800179e:	2302      	movs	r3, #2
 80017a0:	e02e      	b.n	8001800 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a8:	d101      	bne.n	80017ae <remove_chain+0x70>
 80017aa:	2301      	movs	r3, #1
 80017ac:	e028      	b.n	8001800 <remove_chain+0xc2>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80017ae:	2200      	movs	r2, #0
 80017b0:	68b9      	ldr	r1, [r7, #8]
 80017b2:	69b8      	ldr	r0, [r7, #24]
 80017b4:	f7ff fedc 	bl	8001570 <put_fat>
 80017b8:	4603      	mov	r3, r0
 80017ba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80017bc:	7ffb      	ldrb	r3, [r7, #31]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <remove_chain+0x88>
 80017c2:	7ffb      	ldrb	r3, [r7, #31]
 80017c4:	e01c      	b.n	8001800 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	691a      	ldr	r2, [r3, #16]
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	3b02      	subs	r3, #2
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d20b      	bcs.n	80017ec <remove_chain+0xae>
			fs->free_clst++;
 80017d4:	69bb      	ldr	r3, [r7, #24]
 80017d6:	691b      	ldr	r3, [r3, #16]
 80017d8:	1c5a      	adds	r2, r3, #1
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	791b      	ldrb	r3, [r3, #4]
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform device the data in the block is no longer needed */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	695b      	ldr	r3, [r3, #20]
 80017f4:	68ba      	ldr	r2, [r7, #8]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d3c6      	bcc.n	8001788 <remove_chain+0x4a>
 80017fa:	e000      	b.n	80017fe <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80017fc:	bf00      	nop
				}
			}
		}
	}
#endif
	return FR_OK;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	3720      	adds	r7, #32
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b088      	sub	sp, #32
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d10d      	bne.n	800183a <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d004      	beq.n	8001834 <create_chain+0x2c>
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	429a      	cmp	r2, r3
 8001832:	d31b      	bcc.n	800186c <create_chain+0x64>
 8001834:	2301      	movs	r3, #1
 8001836:	61bb      	str	r3, [r7, #24]
 8001838:	e018      	b.n	800186c <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800183a:	6839      	ldr	r1, [r7, #0]
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f7ff fdf2 	bl	8001426 <get_fat>
 8001842:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d801      	bhi.n	800184e <create_chain+0x46>
 800184a:	2301      	movs	r3, #1
 800184c:	e0a9      	b.n	80019a2 <create_chain+0x19a>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001854:	d101      	bne.n	800185a <create_chain+0x52>
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	e0a3      	b.n	80019a2 <create_chain+0x19a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	429a      	cmp	r2, r3
 8001862:	d201      	bcs.n	8001868 <create_chain+0x60>
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	e09c      	b.n	80019a2 <create_chain+0x19a>
		scl = clst;							/* Cluster to start to find */
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	691b      	ldr	r3, [r3, #16]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <create_chain+0x70>
 8001874:	2300      	movs	r3, #0
 8001876:	e094      	b.n	80019a2 <create_chain+0x19a>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	429a      	cmp	r2, r3
 8001882:	d129      	bne.n	80018d8 <create_chain+0xd0>
			ncl = scl + 1;						/* Test if next cluster is free */
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	3301      	adds	r3, #1
 8001888:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	69fa      	ldr	r2, [r7, #28]
 8001890:	429a      	cmp	r2, r3
 8001892:	d301      	bcc.n	8001898 <create_chain+0x90>
 8001894:	2302      	movs	r3, #2
 8001896:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 8001898:	69f9      	ldr	r1, [r7, #28]
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff fdc3 	bl	8001426 <get_fat>
 80018a0:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d003      	beq.n	80018b0 <create_chain+0xa8>
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ae:	d101      	bne.n	80018b4 <create_chain+0xac>
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	e076      	b.n	80019a2 <create_chain+0x19a>
			if (cs != 0) {						/* Not free? */
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d00e      	beq.n	80018d8 <create_chain+0xd0>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d906      	bls.n	80018d4 <create_chain+0xcc>
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d201      	bcs.n	80018d4 <create_chain+0xcc>
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 80018d4:	2300      	movs	r3, #0
 80018d6:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d129      	bne.n	8001932 <create_chain+0x12a>
			ncl = scl;	/* Start cluster */
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	3301      	adds	r3, #1
 80018e6:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	695b      	ldr	r3, [r3, #20]
 80018ec:	69fa      	ldr	r2, [r7, #28]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d307      	bcc.n	8001902 <create_chain+0xfa>
					ncl = 2;
 80018f2:	2302      	movs	r3, #2
 80018f4:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 80018f6:	69fa      	ldr	r2, [r7, #28]
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d901      	bls.n	8001902 <create_chain+0xfa>
 80018fe:	2300      	movs	r3, #0
 8001900:	e04f      	b.n	80019a2 <create_chain+0x19a>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 8001902:	69f9      	ldr	r1, [r7, #28]
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff fd8e 	bl	8001426 <get_fat>
 800190a:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d00e      	beq.n	8001930 <create_chain+0x128>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d003      	beq.n	8001920 <create_chain+0x118>
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800191e:	d101      	bne.n	8001924 <create_chain+0x11c>
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	e03e      	b.n	80019a2 <create_chain+0x19a>
				if (ncl == scl) return 0;		/* No free cluster found? */
 8001924:	69fa      	ldr	r2, [r7, #28]
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	429a      	cmp	r2, r3
 800192a:	d1da      	bne.n	80018e2 <create_chain+0xda>
 800192c:	2300      	movs	r3, #0
 800192e:	e038      	b.n	80019a2 <create_chain+0x19a>
				if (cs == 0) break;				/* Found a free cluster? */
 8001930:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 8001932:	f04f 32ff 	mov.w	r2, #4294967295
 8001936:	69f9      	ldr	r1, [r7, #28]
 8001938:	6938      	ldr	r0, [r7, #16]
 800193a:	f7ff fe19 	bl	8001570 <put_fat>
 800193e:	4603      	mov	r3, r0
 8001940:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8001942:	7dfb      	ldrb	r3, [r7, #23]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d109      	bne.n	800195c <create_chain+0x154>
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d006      	beq.n	800195c <create_chain+0x154>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 800194e:	69fa      	ldr	r2, [r7, #28]
 8001950:	6839      	ldr	r1, [r7, #0]
 8001952:	6938      	ldr	r0, [r7, #16]
 8001954:	f7ff fe0c 	bl	8001570 <put_fat>
 8001958:	4603      	mov	r3, r0
 800195a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800195c:	7dfb      	ldrb	r3, [r7, #23]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d116      	bne.n	8001990 <create_chain+0x188>
		fs->last_clst = ncl;
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	69fa      	ldr	r2, [r7, #28]
 8001966:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	691a      	ldr	r2, [r3, #16]
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	695b      	ldr	r3, [r3, #20]
 8001970:	3b02      	subs	r3, #2
 8001972:	429a      	cmp	r2, r3
 8001974:	d804      	bhi.n	8001980 <create_chain+0x178>
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	691b      	ldr	r3, [r3, #16]
 800197a:	1e5a      	subs	r2, r3, #1
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	791b      	ldrb	r3, [r3, #4]
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	b2da      	uxtb	r2, r3
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	711a      	strb	r2, [r3, #4]
 800198e:	e007      	b.n	80019a0 <create_chain+0x198>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8001990:	7dfb      	ldrb	r3, [r7, #23]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d102      	bne.n	800199c <create_chain+0x194>
 8001996:	f04f 33ff 	mov.w	r3, #4294967295
 800199a:	e000      	b.n	800199e <create_chain+0x196>
 800199c:	2301      	movs	r3, #1
 800199e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80019a0:	69fb      	ldr	r3, [r7, #28]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3720      	adds	r7, #32
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b086      	sub	sp, #24
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
	DWORD sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff fc40 	bl	800123a <sync_window>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <dir_clear+0x1a>
 80019c0:	2301      	movs	r3, #1
 80019c2:	e036      	b.n	8001a32 <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 80019c4:	6839      	ldr	r1, [r7, #0]
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff fd0e 	bl	80013e8 <clst2sect>
 80019cc:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	693a      	ldr	r2, [r7, #16]
 80019d2:	62da      	str	r2, [r3, #44]	; 0x2c
	mem_set(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3330      	adds	r3, #48	; 0x30
 80019d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019dc:	2100      	movs	r1, #0
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff fb85 	bl	80010ee <mem_set>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3330      	adds	r3, #48	; 0x30
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	2301      	movs	r3, #1
 80019ec:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 80019ee:	2300      	movs	r3, #0
 80019f0:	617b      	str	r3, [r7, #20]
 80019f2:	e003      	b.n	80019fc <dir_clear+0x52>
 80019f4:	697a      	ldr	r2, [r7, #20]
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	4413      	add	r3, r2
 80019fa:	617b      	str	r3, [r7, #20]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	895b      	ldrh	r3, [r3, #10]
 8001a00:	461a      	mov	r2, r3
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d20b      	bcs.n	8001a20 <dir_clear+0x76>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	7858      	ldrb	r0, [r3, #1]
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	441a      	add	r2, r3
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	68f9      	ldr	r1, [r7, #12]
 8001a16:	f7ff f87b 	bl	8000b10 <disk_write>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0e9      	beq.n	80019f4 <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	895b      	ldrh	r3, [r3, #10]
 8001a24:	461a      	mov	r2, r3
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	bf14      	ite	ne
 8001a2c:	2301      	movne	r3, #1
 8001a2e:	2300      	moveq	r3, #0
 8001a30:	b2db      	uxtb	r3, r3
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3718      	adds	r7, #24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b086      	sub	sp, #24
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
 8001a42:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a50:	d204      	bcs.n	8001a5c <dir_sdi+0x22>
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f003 031f 	and.w	r3, r3, #31
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <dir_sdi+0x26>
		return FR_INT_ERR;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e063      	b.n	8001b28 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	683a      	ldr	r2, [r7, #0]
 8001a64:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d106      	bne.n	8001a80 <dir_sdi+0x46>
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d902      	bls.n	8001a80 <dir_sdi+0x46>
		clst = fs->dirbase;
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7e:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10c      	bne.n	8001aa0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	095b      	lsrs	r3, r3, #5
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	8912      	ldrh	r2, [r2, #8]
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d301      	bcc.n	8001a96 <dir_sdi+0x5c>
 8001a92:	2302      	movs	r3, #2
 8001a94:	e048      	b.n	8001b28 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	619a      	str	r2, [r3, #24]
 8001a9e:	e029      	b.n	8001af4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	895b      	ldrh	r3, [r3, #10]
 8001aa4:	025b      	lsls	r3, r3, #9
 8001aa6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8001aa8:	e019      	b.n	8001ade <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6979      	ldr	r1, [r7, #20]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fcb9 	bl	8001426 <get_fat>
 8001ab4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001abc:	d101      	bne.n	8001ac2 <dir_sdi+0x88>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e032      	b.n	8001b28 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d904      	bls.n	8001ad2 <dir_sdi+0x98>
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d301      	bcc.n	8001ad6 <dir_sdi+0x9c>
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	e028      	b.n	8001b28 <dir_sdi+0xee>
			ofs -= csz;
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d2e1      	bcs.n	8001aaa <dir_sdi+0x70>
		}
		dp->sect = clst2sect(fs, clst);
 8001ae6:	6979      	ldr	r1, [r7, #20]
 8001ae8:	6938      	ldr	r0, [r7, #16]
 8001aea:	f7ff fc7d 	bl	80013e8 <clst2sect>
 8001aee:	4602      	mov	r2, r0
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	615a      	str	r2, [r3, #20]
	if (dp->sect == 0) return FR_INT_ERR;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d101      	bne.n	8001b06 <dir_sdi+0xcc>
 8001b02:	2302      	movs	r3, #2
 8001b04:	e010      	b.n	8001b28 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	699a      	ldr	r2, [r3, #24]
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	0a5b      	lsrs	r3, r3, #9
 8001b0e:	441a      	add	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b20:	441a      	add	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3718      	adds	r7, #24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	3320      	adds	r3, #32
 8001b46:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b4e:	d302      	bcc.n	8001b56 <dir_next+0x26>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	619a      	str	r2, [r3, #24]
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <dir_next+0x32>
 8001b5e:	2304      	movs	r3, #4
 8001b60:	e078      	b.n	8001c54 <dir_next+0x124>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d166      	bne.n	8001c3a <dir_next+0x10a>
		dp->sect++;				/* Next sector */
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	1c5a      	adds	r2, r3, #1
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	619a      	str	r2, [r3, #24]

		if (dp->clust == 0) {	/* Static table */
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d10a      	bne.n	8001b94 <dir_next+0x64>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	095b      	lsrs	r3, r3, #5
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	8912      	ldrh	r2, [r2, #8]
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d357      	bcc.n	8001c3a <dir_next+0x10a>
				dp->sect = 0; return FR_NO_FILE;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	619a      	str	r2, [r3, #24]
 8001b90:	2304      	movs	r3, #4
 8001b92:	e05f      	b.n	8001c54 <dir_next+0x124>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	0a5b      	lsrs	r3, r3, #9
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	8952      	ldrh	r2, [r2, #10]
 8001b9c:	3a01      	subs	r2, #1
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d14a      	bne.n	8001c3a <dir_next+0x10a>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	4619      	mov	r1, r3
 8001bac:	4610      	mov	r0, r2
 8001bae:	f7ff fc3a 	bl	8001426 <get_fat>
 8001bb2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d801      	bhi.n	8001bbe <dir_next+0x8e>
 8001bba:	2302      	movs	r3, #2
 8001bbc:	e04a      	b.n	8001c54 <dir_next+0x124>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc4:	d101      	bne.n	8001bca <dir_next+0x9a>
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e044      	b.n	8001c54 <dir_next+0x124>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	695b      	ldr	r3, [r3, #20]
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d328      	bcc.n	8001c26 <dir_next+0xf6>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d104      	bne.n	8001be4 <dir_next+0xb4>
						dp->sect = 0; return FR_NO_FILE;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
 8001be0:	2304      	movs	r3, #4
 8001be2:	e037      	b.n	8001c54 <dir_next+0x124>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	4619      	mov	r1, r3
 8001bec:	4610      	mov	r0, r2
 8001bee:	f7ff fe0b 	bl	8001808 <create_chain>
 8001bf2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <dir_next+0xce>
 8001bfa:	2307      	movs	r3, #7
 8001bfc:	e02a      	b.n	8001c54 <dir_next+0x124>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d101      	bne.n	8001c08 <dir_next+0xd8>
 8001c04:	2302      	movs	r3, #2
 8001c06:	e025      	b.n	8001c54 <dir_next+0x124>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c0e:	d101      	bne.n	8001c14 <dir_next+0xe4>
 8001c10:	2301      	movs	r3, #1
 8001c12:	e01f      	b.n	8001c54 <dir_next+0x124>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 8001c14:	6979      	ldr	r1, [r7, #20]
 8001c16:	6938      	ldr	r0, [r7, #16]
 8001c18:	f7ff fec7 	bl	80019aa <dir_clear>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <dir_next+0xf6>
 8001c22:	2301      	movs	r3, #1
 8001c24:	e016      	b.n	8001c54 <dir_next+0x124>
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	697a      	ldr	r2, [r7, #20]
 8001c2a:	615a      	str	r2, [r3, #20]
				dp->sect = clst2sect(fs, clst);
 8001c2c:	6979      	ldr	r1, [r7, #20]
 8001c2e:	6938      	ldr	r0, [r7, #16]
 8001c30:	f7ff fbda 	bl	80013e8 <clst2sect>
 8001c34:	4602      	mov	r2, r0
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68fa      	ldr	r2, [r7, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c4c:	441a      	add	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8001c52:	2300      	movs	r3, #0
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT nent				/* Number of contiguous entries to allocate */
)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff fee3 	bl	8001a3a <dir_sdi>
 8001c74:	4603      	mov	r3, r0
 8001c76:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8001c78:	7dfb      	ldrb	r3, [r7, #23]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d12b      	bne.n	8001cd6 <dir_alloc+0x7a>
		n = 0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	4619      	mov	r1, r3
 8001c88:	68f8      	ldr	r0, [r7, #12]
 8001c8a:	f7ff fb12 	bl	80012b2 <move_window>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8001c92:	7dfb      	ldrb	r3, [r7, #23]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d11d      	bne.n	8001cd4 <dir_alloc+0x78>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	69db      	ldr	r3, [r3, #28]
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2be5      	cmp	r3, #229	; 0xe5
 8001ca0:	d004      	beq.n	8001cac <dir_alloc+0x50>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d107      	bne.n	8001cbc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d102      	bne.n	8001cc0 <dir_alloc+0x64>
 8001cba:	e00c      	b.n	8001cd6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ff34 	bl	8001b30 <dir_next>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8001ccc:	7dfb      	ldrb	r3, [r7, #23]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d0d7      	beq.n	8001c82 <dir_alloc+0x26>
 8001cd2:	e000      	b.n	8001cd6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8001cd4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8001cd6:	7dfb      	ldrb	r3, [r7, #23]
 8001cd8:	2b04      	cmp	r3, #4
 8001cda:	d101      	bne.n	8001ce0 <dir_alloc+0x84>
 8001cdc:	2307      	movs	r3, #7
 8001cde:	75fb      	strb	r3, [r7, #23]
	return res;
 8001ce0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b084      	sub	sp, #16
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
 8001cf2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	331a      	adds	r3, #26
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff f955 	bl	8000fa8 <ld_word>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	d109      	bne.n	8001d1e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	3314      	adds	r3, #20
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff f94a 	bl	8000fa8 <ld_word>
 8001d14:	4603      	mov	r3, r0
 8001d16:	041b      	lsls	r3, r3, #16
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	331a      	adds	r3, #26
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	b292      	uxth	r2, r2
 8001d3c:	4611      	mov	r1, r2
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff f96d 	bl	800101e <st_word>
	if (fs->fs_type == FS_FAT32) {
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b03      	cmp	r3, #3
 8001d4a:	d109      	bne.n	8001d60 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	f103 0214 	add.w	r2, r3, #20
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	0c1b      	lsrs	r3, r3, #16
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4610      	mov	r0, r2
 8001d5c:	f7ff f95f 	bl	800101e <st_word>
	}
}
 8001d60:	bf00      	nop
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <dir_read>:

static FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8001d72:	2304      	movs	r3, #4
 8001d74:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	613b      	str	r3, [r7, #16]
	BYTE attr, b;
#if FF_USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8001d7c:	e03c      	b.n	8001df8 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	4619      	mov	r1, r3
 8001d84:	6938      	ldr	r0, [r7, #16]
 8001d86:	f7ff fa94 	bl	80012b2 <move_window>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8001d8e:	7dfb      	ldrb	r3, [r7, #23]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d136      	bne.n	8001e02 <dir_read+0x9a>
		b = dp->dir[DIR_Name];	/* Test for the entry type */
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	69db      	ldr	r3, [r3, #28]
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	73fb      	strb	r3, [r7, #15]
		if (b == 0) {
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d102      	bne.n	8001da8 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8001da2:	2304      	movs	r3, #4
 8001da4:	75fb      	strb	r3, [r7, #23]
 8001da6:	e031      	b.n	8001e0c <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT/FAT32 volume */
			dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	330b      	adds	r3, #11
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001db4:	73bb      	strb	r3, [r7, #14]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	7bba      	ldrb	r2, [r7, #14]
 8001dba:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (b != DDEM && b != '.' && attr != AM_LFN && (int)((attr & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
 8001dbe:	2be5      	cmp	r3, #229	; 0xe5
 8001dc0:	d011      	beq.n	8001de6 <dir_read+0x7e>
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	2b2e      	cmp	r3, #46	; 0x2e
 8001dc6:	d00e      	beq.n	8001de6 <dir_read+0x7e>
 8001dc8:	7bbb      	ldrb	r3, [r7, #14]
 8001dca:	2b0f      	cmp	r3, #15
 8001dcc:	d00b      	beq.n	8001de6 <dir_read+0x7e>
 8001dce:	7bbb      	ldrb	r3, [r7, #14]
 8001dd0:	f023 0320 	bic.w	r3, r3, #32
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	bf0c      	ite	eq
 8001dd8:	2301      	moveq	r3, #1
 8001dda:	2300      	movne	r3, #0
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	461a      	mov	r2, r3
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d00f      	beq.n	8001e06 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8001de6:	2100      	movs	r1, #0
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff fea1 	bl	8001b30 <dir_next>
 8001dee:	4603      	mov	r3, r0
 8001df0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8001df2:	7dfb      	ldrb	r3, [r7, #23]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d108      	bne.n	8001e0a <dir_read+0xa2>
	while (dp->sect) {
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1be      	bne.n	8001d7e <dir_read+0x16>
 8001e00:	e004      	b.n	8001e0c <dir_read+0xa4>
		if (res != FR_OK) break;
 8001e02:	bf00      	nop
 8001e04:	e002      	b.n	8001e0c <dir_read+0xa4>
				break;
 8001e06:	bf00      	nop
 8001e08:	e000      	b.n	8001e0c <dir_read+0xa4>
		if (res != FR_OK) break;
 8001e0a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8001e0c:	7dfb      	ldrb	r3, [r7, #23]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d002      	beq.n	8001e18 <dir_read+0xb0>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	619a      	str	r2, [r3, #24]
	return res;
 8001e18:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3718      	adds	r7, #24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b086      	sub	sp, #24
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8001e30:	2100      	movs	r1, #0
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff fe01 	bl	8001a3a <dir_sdi>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8001e3c:	7dfb      	ldrb	r3, [r7, #23]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <dir_find+0x24>
 8001e42:	7dfb      	ldrb	r3, [r7, #23]
 8001e44:	e03e      	b.n	8001ec4 <dir_find+0xa2>
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	6938      	ldr	r0, [r7, #16]
 8001e4e:	f7ff fa30 	bl	80012b2 <move_window>
 8001e52:	4603      	mov	r3, r0
 8001e54:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8001e56:	7dfb      	ldrb	r3, [r7, #23]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d12f      	bne.n	8001ebc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	69db      	ldr	r3, [r3, #28]
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d102      	bne.n	8001e70 <dir_find+0x4e>
 8001e6a:	2304      	movs	r3, #4
 8001e6c:	75fb      	strb	r3, [r7, #23]
 8001e6e:	e028      	b.n	8001ec2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	69db      	ldr	r3, [r3, #28]
 8001e74:	330b      	adds	r3, #11
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	330b      	adds	r3, #11
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	f003 0308 	and.w	r3, r3, #8
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d10a      	bne.n	8001ea8 <dir_find+0x86>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	69d8      	ldr	r0, [r3, #28]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	3320      	adds	r3, #32
 8001e9a:	220b      	movs	r2, #11
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f7ff f940 	bl	8001122 <mem_cmp>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d00b      	beq.n	8001ec0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff fe40 	bl	8001b30 <dir_next>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8001eb4:	7dfb      	ldrb	r3, [r7, #23]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0c5      	beq.n	8001e46 <dir_find+0x24>
 8001eba:	e002      	b.n	8001ec2 <dir_find+0xa0>
		if (res != FR_OK) break;
 8001ebc:	bf00      	nop
 8001ebe:	e000      	b.n	8001ec2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8001ec0:	bf00      	nop

	return res;
 8001ec2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3718      	adds	r7, #24
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8001eda:	2101      	movs	r1, #1
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff febd 	bl	8001c5c <dir_alloc>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8001ee6:	7bfb      	ldrb	r3, [r7, #15]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d11c      	bne.n	8001f26 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	68b8      	ldr	r0, [r7, #8]
 8001ef4:	f7ff f9dd 	bl	80012b2 <move_window>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d111      	bne.n	8001f26 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	2220      	movs	r2, #32
 8001f08:	2100      	movs	r1, #0
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff f8ef 	bl	80010ee <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	69d8      	ldr	r0, [r3, #28]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3320      	adds	r3, #32
 8001f18:	220b      	movs	r2, #11
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	f7ff f8c6 	bl	80010ac <mem_cpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	2201      	movs	r2, #1
 8001f24:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8001f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <get_fileinfo>:

static void get_fileinfo (
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno		/* Pointer to the file information to be filled */
)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
#else
	TCHAR c;
#endif


	fno->fname[0] = 0;			/* Invaidate file info */
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	725a      	strb	r2, [r3, #9]
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d052      	beq.n	8001fee <get_fileinfo+0xbe>
		fno->fname[di] = 0;	/* Terminate the LFN */
		if (!dp->dir[DIR_NTres]) fno->altname[0] = 0;	/* Altname is not needed if neither LFN nor case info is exist. */
	}

#else	/* Non-LFN configuration */
	si = di = 0;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	617b      	str	r3, [r7, #20]
	while (si < 11) {		/* Copy name body and extension */
 8001f50:	e021      	b.n	8001f96 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[si++];
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	69da      	ldr	r2, [r3, #28]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	1c59      	adds	r1, r3, #1
 8001f5a:	6179      	str	r1, [r7, #20]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;		/* Skip padding spaces */
 8001f62:	7bfb      	ldrb	r3, [r7, #15]
 8001f64:	2b20      	cmp	r3, #32
 8001f66:	d100      	bne.n	8001f6a <get_fileinfo+0x3a>
 8001f68:	e015      	b.n	8001f96 <get_fileinfo+0x66>
		if (c == RDDEM) c = DDEM;	/* Restore replaced DDEM character */
 8001f6a:	7bfb      	ldrb	r3, [r7, #15]
 8001f6c:	2b05      	cmp	r3, #5
 8001f6e:	d101      	bne.n	8001f74 <get_fileinfo+0x44>
 8001f70:	23e5      	movs	r3, #229	; 0xe5
 8001f72:	73fb      	strb	r3, [r7, #15]
		if (si == 9) fno->fname[di++] = '.';/* Insert a . if extension is exist */
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	2b09      	cmp	r3, #9
 8001f78:	d106      	bne.n	8001f88 <get_fileinfo+0x58>
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	1c5a      	adds	r2, r3, #1
 8001f7e:	613a      	str	r2, [r7, #16]
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	4413      	add	r3, r2
 8001f84:	222e      	movs	r2, #46	; 0x2e
 8001f86:	725a      	strb	r2, [r3, #9]
		fno->fname[di++] = c;
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1c5a      	adds	r2, r3, #1
 8001f8c:	613a      	str	r2, [r7, #16]
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	4413      	add	r3, r2
 8001f92:	7bfa      	ldrb	r2, [r7, #15]
 8001f94:	725a      	strb	r2, [r3, #9]
	while (si < 11) {		/* Copy name body and extension */
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	2b0a      	cmp	r3, #10
 8001f9a:	d9da      	bls.n	8001f52 <get_fileinfo+0x22>
	}
	fno->fname[di] = 0;
 8001f9c:	683a      	ldr	r2, [r7, #0]
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3309      	adds	r3, #9
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];					/* Attribute */
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	7ada      	ldrb	r2, [r3, #11]
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);		/* Size */
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	331c      	adds	r3, #28
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff f80d 	bl	8000fd8 <ld_dword>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	601a      	str	r2, [r3, #0]
	fno->ftime = ld_word(dp->dir + DIR_ModTime + 0);	/* Time */
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	3316      	adds	r3, #22
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7fe ffec 	bl	8000fa8 <ld_word>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	80da      	strh	r2, [r3, #6]
	fno->fdate = ld_word(dp->dir + DIR_ModTime + 2);	/* Date */
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	3318      	adds	r3, #24
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7fe ffe2 	bl	8000fa8 <ld_word>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	809a      	strh	r2, [r3, #4]
 8001fec:	e000      	b.n	8001ff0 <get_fileinfo+0xc0>
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 8001fee:	bf00      	nop
}
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
	...

08001ff8 <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08a      	sub	sp, #40	; 0x28
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	617b      	str	r3, [r7, #20]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	3320      	adds	r3, #32
 800200c:	613b      	str	r3, [r7, #16]
	mem_set(sfn, ' ', 11);
 800200e:	220b      	movs	r2, #11
 8002010:	2120      	movs	r1, #32
 8002012:	6938      	ldr	r0, [r7, #16]
 8002014:	f7ff f86b 	bl	80010ee <mem_set>
	si = i = 0; ni = 8;
 8002018:	2300      	movs	r3, #0
 800201a:	61bb      	str	r3, [r7, #24]
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	61fb      	str	r3, [r7, #28]
 8002020:	2308      	movs	r3, #8
 8002022:	623b      	str	r3, [r7, #32]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];				/* Get a byte */
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	61fa      	str	r2, [r7, #28]
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	4413      	add	r3, r2
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (c <= ' ') break; 			/* Break if end of the path name */
 8002034:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002038:	2b20      	cmp	r3, #32
 800203a:	d97c      	bls.n	8002136 <create_name+0x13e>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800203c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002040:	2b2f      	cmp	r3, #47	; 0x2f
 8002042:	d007      	beq.n	8002054 <create_name+0x5c>
 8002044:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002048:	2b5c      	cmp	r3, #92	; 0x5c
 800204a:	d110      	bne.n	800206e <create_name+0x76>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800204c:	e002      	b.n	8002054 <create_name+0x5c>
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	3301      	adds	r3, #1
 8002052:	61fb      	str	r3, [r7, #28]
 8002054:	697a      	ldr	r2, [r7, #20]
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	4413      	add	r3, r2
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b2f      	cmp	r3, #47	; 0x2f
 800205e:	d0f6      	beq.n	800204e <create_name+0x56>
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	4413      	add	r3, r2
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b5c      	cmp	r3, #92	; 0x5c
 800206a:	d0f0      	beq.n	800204e <create_name+0x56>
			break;
 800206c:	e064      	b.n	8002138 <create_name+0x140>
		}
		if (c == '.' || i >= ni) {		/* End of body or field overflow? */
 800206e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002072:	2b2e      	cmp	r3, #46	; 0x2e
 8002074:	d003      	beq.n	800207e <create_name+0x86>
 8002076:	69ba      	ldr	r2, [r7, #24]
 8002078:	6a3b      	ldr	r3, [r7, #32]
 800207a:	429a      	cmp	r2, r3
 800207c:	d30d      	bcc.n	800209a <create_name+0xa2>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Field overflow or invalid dot? */
 800207e:	6a3b      	ldr	r3, [r7, #32]
 8002080:	2b0b      	cmp	r3, #11
 8002082:	d003      	beq.n	800208c <create_name+0x94>
 8002084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002088:	2b2e      	cmp	r3, #46	; 0x2e
 800208a:	d001      	beq.n	8002090 <create_name+0x98>
 800208c:	2306      	movs	r3, #6
 800208e:	e06f      	b.n	8002170 <create_name+0x178>
			i = 8; ni = 11;				/* Enter file extension field */
 8002090:	2308      	movs	r3, #8
 8002092:	61bb      	str	r3, [r7, #24]
 8002094:	230b      	movs	r3, #11
 8002096:	623b      	str	r3, [r7, #32]
			continue;
 8002098:	e04c      	b.n	8002134 <create_name+0x13c>
#elif FF_CODE_PAGE < 900
		if (c >= 0x80) {				/* Is SBC extended character? */
			c = ExCvt[c & 0x7F];		/* To upper SBC extended character */
		}
#endif
		if (dbc_1st(c)) {				/* Check if it is a DBC 1st byte */
 800209a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff f881 	bl	80011a6 <dbc_1st>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d024      	beq.n	80020f4 <create_name+0xfc>
			d = (BYTE)p[si++];			/* Get 2nd byte */
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	1c5a      	adds	r2, r3, #1
 80020ae:	61fa      	str	r2, [r7, #28]
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	4413      	add	r3, r2
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	73fb      	strb	r3, [r7, #15]
			if (!dbc_2nd(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff f893 	bl	80011e6 <dbc_2nd>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d004      	beq.n	80020d0 <create_name+0xd8>
 80020c6:	6a3b      	ldr	r3, [r7, #32]
 80020c8:	3b01      	subs	r3, #1
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d301      	bcc.n	80020d4 <create_name+0xdc>
 80020d0:	2306      	movs	r3, #6
 80020d2:	e04d      	b.n	8002170 <create_name+0x178>
			sfn[i++] = c;
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	1c5a      	adds	r2, r3, #1
 80020d8:	61ba      	str	r2, [r7, #24]
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	4413      	add	r3, r2
 80020de:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80020e2:	701a      	strb	r2, [r3, #0]
			sfn[i++] = d;
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	1c5a      	adds	r2, r3, #1
 80020e8:	61ba      	str	r2, [r7, #24]
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4413      	add	r3, r2
 80020ee:	7bfa      	ldrb	r2, [r7, #15]
 80020f0:	701a      	strb	r2, [r3, #0]
 80020f2:	e797      	b.n	8002024 <create_name+0x2c>
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80020f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020f8:	4619      	mov	r1, r3
 80020fa:	481f      	ldr	r0, [pc, #124]	; (8002178 <create_name+0x180>)
 80020fc:	f7ff f838 	bl	8001170 <chk_chr>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <create_name+0x112>
 8002106:	2306      	movs	r3, #6
 8002108:	e032      	b.n	8002170 <create_name+0x178>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800210a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800210e:	2b60      	cmp	r3, #96	; 0x60
 8002110:	d908      	bls.n	8002124 <create_name+0x12c>
 8002112:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002116:	2b7a      	cmp	r3, #122	; 0x7a
 8002118:	d804      	bhi.n	8002124 <create_name+0x12c>
 800211a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800211e:	3b20      	subs	r3, #32
 8002120:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			sfn[i++] = c;
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	1c5a      	adds	r2, r3, #1
 8002128:	61ba      	str	r2, [r7, #24]
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4413      	add	r3, r2
 800212e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002132:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];				/* Get a byte */
 8002134:	e776      	b.n	8002024 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8002136:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	441a      	add	r2, r3
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <create_name+0x154>
 8002148:	2306      	movs	r3, #6
 800214a:	e011      	b.n	8002170 <create_name+0x178>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2be5      	cmp	r3, #229	; 0xe5
 8002152:	d102      	bne.n	800215a <create_name+0x162>
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	2205      	movs	r2, #5
 8002158:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800215a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800215e:	2b20      	cmp	r3, #32
 8002160:	d801      	bhi.n	8002166 <create_name+0x16e>
 8002162:	2204      	movs	r2, #4
 8002164:	e000      	b.n	8002168 <create_name+0x170>
 8002166:	2200      	movs	r2, #0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	330b      	adds	r3, #11
 800216c:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800216e:	2300      	movs	r3, #0
#endif /* FF_USE_LFN */
}
 8002170:	4618      	mov	r0, r3
 8002172:	3728      	adds	r7, #40	; 0x28
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	0800c150 	.word	0x0800c150

0800217c <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	613b      	str	r3, [r7, #16]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		dp->obj.sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800218c:	e002      	b.n	8002194 <follow_path+0x18>
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	3301      	adds	r3, #1
 8002192:	603b      	str	r3, [r7, #0]
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	2b2f      	cmp	r3, #47	; 0x2f
 800219a:	d0f8      	beq.n	800218e <follow_path+0x12>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b5c      	cmp	r3, #92	; 0x5c
 80021a2:	d0f4      	beq.n	800218e <follow_path+0x12>
		dp->obj.sclust = 0;					/* Start from root directory */
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	609a      	str	r2, [r3, #8]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	2b1f      	cmp	r3, #31
 80021b0:	d80a      	bhi.n	80021c8 <follow_path+0x4c>
		dp->fn[NSFLAG] = NS_NONAME;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2280      	movs	r2, #128	; 0x80
 80021b6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		res = dir_sdi(dp, 0);
 80021ba:	2100      	movs	r1, #0
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7ff fc3c 	bl	8001a3a <dir_sdi>
 80021c2:	4603      	mov	r3, r0
 80021c4:	75fb      	strb	r3, [r7, #23]
 80021c6:	e043      	b.n	8002250 <follow_path+0xd4>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80021c8:	463b      	mov	r3, r7
 80021ca:	4619      	mov	r1, r3
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7ff ff13 	bl	8001ff8 <create_name>
 80021d2:	4603      	mov	r3, r0
 80021d4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80021d6:	7dfb      	ldrb	r3, [r7, #23]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d134      	bne.n	8002246 <follow_path+0xca>
			res = dir_find(dp);				/* Find an object with the segment name */
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff fe20 	bl	8001e22 <dir_find>
 80021e2:	4603      	mov	r3, r0
 80021e4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80021ec:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) {				/* Failed to find the object */
 80021ee:	7dfb      	ldrb	r3, [r7, #23]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00a      	beq.n	800220a <follow_path+0x8e>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80021f4:	7dfb      	ldrb	r3, [r7, #23]
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d127      	bne.n	800224a <follow_path+0xce>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	2b00      	cmp	r3, #0
 8002202:	d122      	bne.n	800224a <follow_path+0xce>
 8002204:	2305      	movs	r3, #5
 8002206:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8002208:	e01f      	b.n	800224a <follow_path+0xce>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800220a:	7bfb      	ldrb	r3, [r7, #15]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b00      	cmp	r3, #0
 8002212:	d11c      	bne.n	800224e <follow_path+0xd2>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	799b      	ldrb	r3, [r3, #6]
 8002218:	f003 0310 	and.w	r3, r3, #16
 800221c:	2b00      	cmp	r3, #0
 800221e:	d102      	bne.n	8002226 <follow_path+0xaa>
				res = FR_NO_PATH; break;
 8002220:	2305      	movs	r3, #5
 8002222:	75fb      	strb	r3, [r7, #23]
 8002224:	e014      	b.n	8002250 <follow_path+0xd4>
				dp->obj.c_ofs = dp->blk_ofs;
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	691b      	ldr	r3, [r3, #16]
 8002230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002234:	4413      	add	r3, r2
 8002236:	4619      	mov	r1, r3
 8002238:	6938      	ldr	r0, [r7, #16]
 800223a:	f7ff fd56 	bl	8001cea <ld_clust>
 800223e:	4602      	mov	r2, r0
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8002244:	e7c0      	b.n	80021c8 <follow_path+0x4c>
			if (res != FR_OK) break;
 8002246:	bf00      	nop
 8002248:	e002      	b.n	8002250 <follow_path+0xd4>
				break;
 800224a:	bf00      	nop
 800224c:	e000      	b.n	8002250 <follow_path+0xd4>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800224e:	bf00      	nop
			}
		}
	}

	return res;
 8002250:	7dfb      	ldrb	r3, [r7, #23]
}
 8002252:	4618      	mov	r0, r3
 8002254:	3718      	adds	r7, #24
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 800225a:	b480      	push	{r7}
 800225c:	b089      	sub	sp, #36	; 0x24
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	TCHAR tc;
	int i, vol = -1;
 8002262:	f04f 33ff 	mov.w	r3, #4294967295
 8002266:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d101      	bne.n	800227c <get_ldnumber+0x22>
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	e02d      	b.n	80022d8 <get_ldnumber+0x7e>
	do tc = *tt++; while ((UINT)tc >= (FF_USE_LFN ? ' ' : '!') && tc != ':');	/* Find a colon in the path */
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	1c5a      	adds	r2, r3, #1
 8002280:	61fa      	str	r2, [r7, #28]
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	73fb      	strb	r3, [r7, #15]
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	2b20      	cmp	r3, #32
 800228a:	d902      	bls.n	8002292 <get_ldnumber+0x38>
 800228c:	7bfb      	ldrb	r3, [r7, #15]
 800228e:	2b3a      	cmp	r3, #58	; 0x3a
 8002290:	d1f4      	bne.n	800227c <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	2b3a      	cmp	r3, #58	; 0x3a
 8002296:	d11c      	bne.n	80022d2 <get_ldnumber+0x78>
		i = FF_VOLUMES;
 8002298:	2301      	movs	r3, #1
 800229a:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2b2f      	cmp	r3, #47	; 0x2f
 80022a2:	d90c      	bls.n	80022be <get_ldnumber+0x64>
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	2b39      	cmp	r3, #57	; 0x39
 80022aa:	d808      	bhi.n	80022be <get_ldnumber+0x64>
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	3302      	adds	r3, #2
 80022b0:	69fa      	ldr	r2, [r7, #28]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d103      	bne.n	80022be <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	3b30      	subs	r3, #48	; 0x30
 80022bc:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	dc04      	bgt.n	80022ce <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	69fa      	ldr	r2, [r7, #28]
 80022cc:	601a      	str	r2, [r3, #0]
		}
		return vol;
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	e002      	b.n	80022d8 <get_ldnumber+0x7e>
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
#else
	vol = 0;		/* Default drive is 0 */
 80022d2:	2300      	movs	r3, #0
 80022d4:	617b      	str	r3, [r7, #20]
#endif
	return vol;		/* Return the default drive */
 80022d6:	697b      	ldr	r3, [r7, #20]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3724      	adds	r7, #36	; 0x24
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <check_fs>:

static BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	DWORD sect			/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	70da      	strb	r2, [r3, #3]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f04f 32ff 	mov.w	r2, #4294967295
 80022fa:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80022fc:	6839      	ldr	r1, [r7, #0]
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f7fe ffd7 	bl	80012b2 <move_window>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <check_fs+0x2a>
 800230a:	2304      	movs	r3, #4
 800230c:	e038      	b.n	8002380 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always here regardless of the sector size) */
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	3330      	adds	r3, #48	; 0x30
 8002312:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002316:	4618      	mov	r0, r3
 8002318:	f7fe fe46 	bl	8000fa8 <ld_word>
 800231c:	4603      	mov	r3, r0
 800231e:	461a      	mov	r2, r3
 8002320:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002324:	429a      	cmp	r2, r3
 8002326:	d001      	beq.n	800232c <check_fs+0x48>
 8002328:	2303      	movs	r3, #3
 800232a:	e029      	b.n	8002380 <check_fs+0x9c>

#if FF_FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* Check if exFAT VBR */
#endif
	if (fs->win[BS_JmpBoot] == 0xE9 || fs->win[BS_JmpBoot] == 0xEB || fs->win[BS_JmpBoot] == 0xE8) {	/* Valid JumpBoot code? */
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002332:	2be9      	cmp	r3, #233	; 0xe9
 8002334:	d009      	beq.n	800234a <check_fs+0x66>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800233c:	2beb      	cmp	r3, #235	; 0xeb
 800233e:	d004      	beq.n	800234a <check_fs+0x66>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002346:	2be8      	cmp	r3, #232	; 0xe8
 8002348:	d119      	bne.n	800237e <check_fs+0x9a>
		if (!mem_cmp(fs->win + BS_FilSysType, "FAT", 3)) return 0;		/* Is it an FAT VBR? */
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	3330      	adds	r3, #48	; 0x30
 800234e:	3336      	adds	r3, #54	; 0x36
 8002350:	2203      	movs	r2, #3
 8002352:	490d      	ldr	r1, [pc, #52]	; (8002388 <check_fs+0xa4>)
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe fee4 	bl	8001122 <mem_cmp>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d101      	bne.n	8002364 <check_fs+0x80>
 8002360:	2300      	movs	r3, #0
 8002362:	e00d      	b.n	8002380 <check_fs+0x9c>
		if (!mem_cmp(fs->win + BS_FilSysType32, "FAT32", 5)) return 0;	/* Is it an FAT32 VBR? */
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3330      	adds	r3, #48	; 0x30
 8002368:	3352      	adds	r3, #82	; 0x52
 800236a:	2205      	movs	r2, #5
 800236c:	4907      	ldr	r1, [pc, #28]	; (800238c <check_fs+0xa8>)
 800236e:	4618      	mov	r0, r3
 8002370:	f7fe fed7 	bl	8001122 <mem_cmp>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <check_fs+0x9a>
 800237a:	2300      	movs	r3, #0
 800237c:	e000      	b.n	8002380 <check_fs+0x9c>
	}
	return 2;	/* Valid BS but not FAT */
 800237e:	2302      	movs	r3, #2
}
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	0800c160 	.word	0x0800c160
 800238c:	0800c164 	.word	0x0800c164

08002390 <find_volume>:
static FRESULT find_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* !=0: Check write protection for write access */
)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b096      	sub	sp, #88	; 0x58
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	4613      	mov	r3, r2
 800239c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80023a4:	68f8      	ldr	r0, [r7, #12]
 80023a6:	f7ff ff58 	bl	800225a <get_ldnumber>
 80023aa:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80023ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	da01      	bge.n	80023b6 <find_volume+0x26>
 80023b2:	230b      	movs	r3, #11
 80023b4:	e238      	b.n	8002828 <find_volume+0x498>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 80023b6:	4aa8      	ldr	r2, [pc, #672]	; (8002658 <find_volume+0x2c8>)
 80023b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023be:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 80023c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <find_volume+0x3a>
 80023c6:	230c      	movs	r3, #12
 80023c8:	e22e      	b.n	8002828 <find_volume+0x498>
#if FF_FS_REENTRANT
	if (!lock_fs(fs)) return FR_TIMEOUT;	/* Lock the volume */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023ce:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	f023 0301 	bic.w	r3, r3, #1
 80023d6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 80023d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d01a      	beq.n	8002416 <find_volume+0x86>
		stat = disk_status(fs->pdrv);
 80023e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023e2:	785b      	ldrb	r3, [r3, #1]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe fb13 	bl	8000a10 <disk_status>
 80023ea:	4603      	mov	r3, r0
 80023ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80023f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10c      	bne.n	8002416 <find_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d007      	beq.n	8002412 <find_volume+0x82>
 8002402:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800240e:	230a      	movs	r3, #10
 8002410:	e20a      	b.n	8002828 <find_volume+0x498>
			}
			return FR_OK;				/* The filesystem object is valid */
 8002412:	2300      	movs	r3, #0
 8002414:	e208      	b.n	8002828 <find_volume+0x498>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Clear the filesystem object */
 8002416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002418:	2200      	movs	r2, #0
 800241a:	701a      	strb	r2, [r3, #0]
	fs->pdrv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800241c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800241e:	b2da      	uxtb	r2, r3
 8002420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002422:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->pdrv);	/* Initialize the physical drive */
 8002424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002426:	785b      	ldrb	r3, [r3, #1]
 8002428:	4618      	mov	r0, r3
 800242a:	f7fe fa07 	bl	800083c <disk_initialize>
 800242e:	4603      	mov	r3, r0
 8002430:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8002434:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002440:	2303      	movs	r3, #3
 8002442:	e1f1      	b.n	8002828 <find_volume+0x498>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <find_volume+0xca>
 800244a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800244e:	f003 0304 	and.w	r3, r3, #4
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8002456:	230a      	movs	r3, #10
 8002458:	e1e6      	b.n	8002828 <find_volume+0x498>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK (MBR) and SFD (w/o partition). */
	bsect = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800245e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002460:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002462:	f7ff ff3f 	bl	80022e4 <check_fs>
 8002466:	4603      	mov	r3, r0
 8002468:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800246c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002470:	2b02      	cmp	r3, #2
 8002472:	d14b      	bne.n	800250c <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002474:	2300      	movs	r3, #0
 8002476:	643b      	str	r3, [r7, #64]	; 0x40
 8002478:	e01f      	b.n	80024ba <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800247a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800247c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002482:	011b      	lsls	r3, r3, #4
 8002484:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002488:	4413      	add	r3, r2
 800248a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800248c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800248e:	3304      	adds	r3, #4
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d006      	beq.n	80024a4 <find_volume+0x114>
 8002496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002498:	3308      	adds	r3, #8
 800249a:	4618      	mov	r0, r3
 800249c:	f7fe fd9c 	bl	8000fd8 <ld_dword>
 80024a0:	4602      	mov	r2, r0
 80024a2:	e000      	b.n	80024a6 <find_volume+0x116>
 80024a4:	2200      	movs	r2, #0
 80024a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80024ae:	440b      	add	r3, r1
 80024b0:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80024b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024b6:	3301      	adds	r3, #1
 80024b8:	643b      	str	r3, [r7, #64]	; 0x40
 80024ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024bc:	2b03      	cmp	r3, #3
 80024be:	d9dc      	bls.n	800247a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80024c0:	2300      	movs	r3, #0
 80024c2:	643b      	str	r3, [r7, #64]	; 0x40
		if (i != 0) i--;
 80024c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <find_volume+0x140>
 80024ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024cc:	3b01      	subs	r3, #1
 80024ce:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80024d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80024d8:	4413      	add	r3, r2
 80024da:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80024de:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80024e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d005      	beq.n	80024f2 <find_volume+0x162>
 80024e6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80024e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80024ea:	f7ff fefb 	bl	80022e4 <check_fs>
 80024ee:	4603      	mov	r3, r0
 80024f0:	e000      	b.n	80024f4 <find_volume+0x164>
 80024f2:	2303      	movs	r3, #3
 80024f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80024f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d905      	bls.n	800250c <find_volume+0x17c>
 8002500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002502:	3301      	adds	r3, #1
 8002504:	643b      	str	r3, [r7, #64]	; 0x40
 8002506:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002508:	2b03      	cmp	r3, #3
 800250a:	d9e1      	bls.n	80024d0 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800250c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002510:	2b04      	cmp	r3, #4
 8002512:	d101      	bne.n	8002518 <find_volume+0x188>
 8002514:	2301      	movs	r3, #1
 8002516:	e187      	b.n	8002828 <find_volume+0x498>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8002518:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800251c:	2b01      	cmp	r3, #1
 800251e:	d901      	bls.n	8002524 <find_volume+0x194>
 8002520:	230d      	movs	r3, #13
 8002522:	e181      	b.n	8002828 <find_volume+0x498>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002526:	3330      	adds	r3, #48	; 0x30
 8002528:	330b      	adds	r3, #11
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe fd3c 	bl	8000fa8 <ld_word>
 8002530:	4603      	mov	r3, r0
 8002532:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002536:	d001      	beq.n	800253c <find_volume+0x1ac>
 8002538:	230d      	movs	r3, #13
 800253a:	e175      	b.n	8002828 <find_volume+0x498>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800253c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800253e:	3330      	adds	r3, #48	; 0x30
 8002540:	3316      	adds	r3, #22
 8002542:	4618      	mov	r0, r3
 8002544:	f7fe fd30 	bl	8000fa8 <ld_word>
 8002548:	4603      	mov	r3, r0
 800254a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800254c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800254e:	2b00      	cmp	r3, #0
 8002550:	d106      	bne.n	8002560 <find_volume+0x1d0>
 8002552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002554:	3330      	adds	r3, #48	; 0x30
 8002556:	3324      	adds	r3, #36	; 0x24
 8002558:	4618      	mov	r0, r3
 800255a:	f7fe fd3d 	bl	8000fd8 <ld_dword>
 800255e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8002560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002562:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002564:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8002566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002568:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800256c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800256e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8002570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002572:	789b      	ldrb	r3, [r3, #2]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d005      	beq.n	8002584 <find_volume+0x1f4>
 8002578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800257a:	789b      	ldrb	r3, [r3, #2]
 800257c:	2b02      	cmp	r3, #2
 800257e:	d001      	beq.n	8002584 <find_volume+0x1f4>
 8002580:	230d      	movs	r3, #13
 8002582:	e151      	b.n	8002828 <find_volume+0x498>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8002584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002586:	789b      	ldrb	r3, [r3, #2]
 8002588:	461a      	mov	r2, r3
 800258a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800258c:	fb02 f303 	mul.w	r3, r2, r3
 8002590:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8002592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002598:	b29a      	uxth	r2, r3
 800259a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800259c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800259e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025a0:	895b      	ldrh	r3, [r3, #10]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d008      	beq.n	80025b8 <find_volume+0x228>
 80025a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025a8:	895b      	ldrh	r3, [r3, #10]
 80025aa:	461a      	mov	r2, r3
 80025ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ae:	895b      	ldrh	r3, [r3, #10]
 80025b0:	3b01      	subs	r3, #1
 80025b2:	4013      	ands	r3, r2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <find_volume+0x22c>
 80025b8:	230d      	movs	r3, #13
 80025ba:	e135      	b.n	8002828 <find_volume+0x498>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80025bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025be:	3330      	adds	r3, #48	; 0x30
 80025c0:	3311      	adds	r3, #17
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fe fcf0 	bl	8000fa8 <ld_word>
 80025c8:	4603      	mov	r3, r0
 80025ca:	461a      	mov	r2, r3
 80025cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ce:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80025d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025d2:	891b      	ldrh	r3, [r3, #8]
 80025d4:	f003 030f 	and.w	r3, r3, #15
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <find_volume+0x252>
 80025de:	230d      	movs	r3, #13
 80025e0:	e122      	b.n	8002828 <find_volume+0x498>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80025e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025e4:	3330      	adds	r3, #48	; 0x30
 80025e6:	3313      	adds	r3, #19
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7fe fcdd 	bl	8000fa8 <ld_word>
 80025ee:	4603      	mov	r3, r0
 80025f0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80025f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d106      	bne.n	8002606 <find_volume+0x276>
 80025f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025fa:	3330      	adds	r3, #48	; 0x30
 80025fc:	3320      	adds	r3, #32
 80025fe:	4618      	mov	r0, r3
 8002600:	f7fe fcea 	bl	8000fd8 <ld_dword>
 8002604:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8002606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002608:	3330      	adds	r3, #48	; 0x30
 800260a:	330e      	adds	r3, #14
 800260c:	4618      	mov	r0, r3
 800260e:	f7fe fccb 	bl	8000fa8 <ld_word>
 8002612:	4603      	mov	r3, r0
 8002614:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8002616:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002618:	2b00      	cmp	r3, #0
 800261a:	d101      	bne.n	8002620 <find_volume+0x290>
 800261c:	230d      	movs	r3, #13
 800261e:	e103      	b.n	8002828 <find_volume+0x498>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8002620:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002622:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002624:	4413      	add	r3, r2
 8002626:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002628:	8912      	ldrh	r2, [r2, #8]
 800262a:	0912      	lsrs	r2, r2, #4
 800262c:	b292      	uxth	r2, r2
 800262e:	4413      	add	r3, r2
 8002630:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8002632:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002636:	429a      	cmp	r2, r3
 8002638:	d201      	bcs.n	800263e <find_volume+0x2ae>
 800263a:	230d      	movs	r3, #13
 800263c:	e0f4      	b.n	8002828 <find_volume+0x498>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800263e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002646:	8952      	ldrh	r2, [r2, #10]
 8002648:	fbb3 f3f2 	udiv	r3, r3, r2
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800264e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002650:	2b00      	cmp	r3, #0
 8002652:	d103      	bne.n	800265c <find_volume+0x2cc>
 8002654:	230d      	movs	r3, #13
 8002656:	e0e7      	b.n	8002828 <find_volume+0x498>
 8002658:	200000a0 	.word	0x200000a0
		fmt = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 8002662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002664:	4a72      	ldr	r2, [pc, #456]	; (8002830 <find_volume+0x4a0>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d802      	bhi.n	8002670 <find_volume+0x2e0>
 800266a:	2303      	movs	r3, #3
 800266c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8002676:	4293      	cmp	r3, r2
 8002678:	d802      	bhi.n	8002680 <find_volume+0x2f0>
 800267a:	2302      	movs	r3, #2
 800267c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8002680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002682:	f640 72f5 	movw	r2, #4085	; 0xff5
 8002686:	4293      	cmp	r3, r2
 8002688:	d802      	bhi.n	8002690 <find_volume+0x300>
 800268a:	2301      	movs	r3, #1
 800268c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (fmt == 0) return FR_NO_FILESYSTEM;
 8002690:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <find_volume+0x30c>
 8002698:	230d      	movs	r3, #13
 800269a:	e0c5      	b.n	8002828 <find_volume+0x498>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800269c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269e:	1c9a      	adds	r2, r3, #2
 80026a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026a2:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80026a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80026a8:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80026aa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80026ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026ae:	441a      	add	r2, r3
 80026b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026b2:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80026b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80026b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b8:	441a      	add	r2, r3
 80026ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026bc:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80026be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80026c2:	2b03      	cmp	r3, #3
 80026c4:	d11e      	bne.n	8002704 <find_volume+0x374>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80026c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c8:	3330      	adds	r3, #48	; 0x30
 80026ca:	332a      	adds	r3, #42	; 0x2a
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fe fc6b 	bl	8000fa8 <ld_word>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <find_volume+0x34c>
 80026d8:	230d      	movs	r3, #13
 80026da:	e0a5      	b.n	8002828 <find_volume+0x498>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80026dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026de:	891b      	ldrh	r3, [r3, #8]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <find_volume+0x358>
 80026e4:	230d      	movs	r3, #13
 80026e6:	e09f      	b.n	8002828 <find_volume+0x498>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80026e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ea:	3330      	adds	r3, #48	; 0x30
 80026ec:	332c      	adds	r3, #44	; 0x2c
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fe fc72 	bl	8000fd8 <ld_dword>
 80026f4:	4602      	mov	r2, r0
 80026f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026f8:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80026fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	647b      	str	r3, [r7, #68]	; 0x44
 8002702:	e01f      	b.n	8002744 <find_volume+0x3b4>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8002704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002706:	891b      	ldrh	r3, [r3, #8]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <find_volume+0x380>
 800270c:	230d      	movs	r3, #13
 800270e:	e08b      	b.n	8002828 <find_volume+0x498>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8002710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002712:	6a1a      	ldr	r2, [r3, #32]
 8002714:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002716:	441a      	add	r2, r3
 8002718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800271a:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800271c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002720:	2b02      	cmp	r3, #2
 8002722:	d103      	bne.n	800272c <find_volume+0x39c>
 8002724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	e00a      	b.n	8002742 <find_volume+0x3b2>
 800272c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800272e:	695a      	ldr	r2, [r3, #20]
 8002730:	4613      	mov	r3, r2
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	4413      	add	r3, r2
 8002736:	085a      	lsrs	r2, r3, #1
 8002738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8002742:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8002744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002746:	699a      	ldr	r2, [r3, #24]
 8002748:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800274a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800274e:	0a5b      	lsrs	r3, r3, #9
 8002750:	429a      	cmp	r2, r3
 8002752:	d201      	bcs.n	8002758 <find_volume+0x3c8>
 8002754:	230d      	movs	r3, #13
 8002756:	e067      	b.n	8002828 <find_volume+0x498>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8002758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800275a:	f04f 32ff 	mov.w	r2, #4294967295
 800275e:	611a      	str	r2, [r3, #16]
 8002760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002762:	691a      	ldr	r2, [r3, #16]
 8002764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002766:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8002768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800276a:	2280      	movs	r2, #128	; 0x80
 800276c:	711a      	strb	r2, [r3, #4]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 800276e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002772:	2b03      	cmp	r3, #3
 8002774:	d149      	bne.n	800280a <find_volume+0x47a>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8002776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002778:	3330      	adds	r3, #48	; 0x30
 800277a:	3330      	adds	r3, #48	; 0x30
 800277c:	4618      	mov	r0, r3
 800277e:	f7fe fc13 	bl	8000fa8 <ld_word>
 8002782:	4603      	mov	r3, r0
 8002784:	2b01      	cmp	r3, #1
 8002786:	d140      	bne.n	800280a <find_volume+0x47a>
			&& move_window(fs, bsect + 1) == FR_OK)
 8002788:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800278a:	3301      	adds	r3, #1
 800278c:	4619      	mov	r1, r3
 800278e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002790:	f7fe fd8f 	bl	80012b2 <move_window>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d137      	bne.n	800280a <find_volume+0x47a>
		{
			fs->fsi_flag = 0;
 800279a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800279c:	2200      	movs	r2, #0
 800279e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 80027a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a2:	3330      	adds	r3, #48	; 0x30
 80027a4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7fe fbfd 	bl	8000fa8 <ld_word>
 80027ae:	4603      	mov	r3, r0
 80027b0:	461a      	mov	r2, r3
 80027b2:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d127      	bne.n	800280a <find_volume+0x47a>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80027ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027bc:	3330      	adds	r3, #48	; 0x30
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fe fc0a 	bl	8000fd8 <ld_dword>
 80027c4:	4602      	mov	r2, r0
 80027c6:	4b1b      	ldr	r3, [pc, #108]	; (8002834 <find_volume+0x4a4>)
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d11e      	bne.n	800280a <find_volume+0x47a>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80027cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ce:	3330      	adds	r3, #48	; 0x30
 80027d0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7fe fbff 	bl	8000fd8 <ld_dword>
 80027da:	4602      	mov	r2, r0
 80027dc:	4b16      	ldr	r3, [pc, #88]	; (8002838 <find_volume+0x4a8>)
 80027de:	429a      	cmp	r2, r3
 80027e0:	d113      	bne.n	800280a <find_volume+0x47a>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80027e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027e4:	3330      	adds	r3, #48	; 0x30
 80027e6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fe fbf4 	bl	8000fd8 <ld_dword>
 80027f0:	4602      	mov	r2, r0
 80027f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f4:	611a      	str	r2, [r3, #16]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80027f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f8:	3330      	adds	r3, #48	; 0x30
 80027fa:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80027fe:	4618      	mov	r0, r3
 8002800:	f7fe fbea 	bl	8000fd8 <ld_dword>
 8002804:	4602      	mov	r2, r0
 8002806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002808:	60da      	str	r2, [r3, #12]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800280a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800280c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8002810:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 8002812:	4b0a      	ldr	r3, [pc, #40]	; (800283c <find_volume+0x4ac>)
 8002814:	881b      	ldrh	r3, [r3, #0]
 8002816:	3301      	adds	r3, #1
 8002818:	b29a      	uxth	r2, r3
 800281a:	4b08      	ldr	r3, [pc, #32]	; (800283c <find_volume+0x4ac>)
 800281c:	801a      	strh	r2, [r3, #0]
 800281e:	4b07      	ldr	r3, [pc, #28]	; (800283c <find_volume+0x4ac>)
 8002820:	881a      	ldrh	r2, [r3, #0]
 8002822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002824:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if FF_FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3758      	adds	r7, #88	; 0x58
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	0ffffff5 	.word	0x0ffffff5
 8002834:	41615252 	.word	0x41615252
 8002838:	61417272 	.word	0x61417272
 800283c:	200000a4 	.word	0x200000a4

08002840 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR object, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800284a:	2309      	movs	r3, #9
 800284c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d01c      	beq.n	800288e <validate+0x4e>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d018      	beq.n	800288e <validate+0x4e>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d013      	beq.n	800288e <validate+0x4e>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	889a      	ldrh	r2, [r3, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	88db      	ldrh	r3, [r3, #6]
 8002870:	429a      	cmp	r2, r3
 8002872:	d10c      	bne.n	800288e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	785b      	ldrb	r3, [r3, #1]
 800287a:	4618      	mov	r0, r3
 800287c:	f7fe f8c8 	bl	8000a10 <disk_status>
 8002880:	4603      	mov	r3, r0
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <validate+0x4e>
			res = FR_OK;
 800288a:	2300      	movs	r3, #0
 800288c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800288e:	7bfb      	ldrb	r3, [r7, #15]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d102      	bne.n	800289a <validate+0x5a>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	e000      	b.n	800289c <validate+0x5c>
 800289a:	2300      	movs	r3, #0
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	6013      	str	r3, [r2, #0]
	return res;
 80028a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
	...

080028ac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b088      	sub	sp, #32
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	4613      	mov	r3, r2
 80028b8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80028be:	f107 0310 	add.w	r3, r7, #16
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7ff fcc9 	bl	800225a <get_ldnumber>
 80028c8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	da01      	bge.n	80028d4 <f_mount+0x28>
 80028d0:	230b      	movs	r3, #11
 80028d2:	e025      	b.n	8002920 <f_mount+0x74>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80028d4:	4a14      	ldr	r2, [pc, #80]	; (8002928 <f_mount+0x7c>)
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028dc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d002      	beq.n	80028ea <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if FF_FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	2200      	movs	r2, #0
 80028e8:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d002      	beq.n	80028f6 <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	701a      	strb	r2, [r3, #0]
#if FF_FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	490b      	ldr	r1, [pc, #44]	; (8002928 <f_mount+0x7c>)
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (opt == 0) return FR_OK;			/* Do not mount now, it will be mounted later */
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <f_mount+0x5e>
 8002906:	2300      	movs	r3, #0
 8002908:	e00a      	b.n	8002920 <f_mount+0x74>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800290a:	f107 010c 	add.w	r1, r7, #12
 800290e:	f107 0308 	add.w	r3, r7, #8
 8002912:	2200      	movs	r2, #0
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fd3b 	bl	8002390 <find_volume>
 800291a:	4603      	mov	r3, r0
 800291c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800291e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002920:	4618      	mov	r0, r3
 8002922:	3720      	adds	r7, #32
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	200000a0 	.word	0x200000a0

0800292c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800292c:	b590      	push	{r4, r7, lr}
 800292e:	b099      	sub	sp, #100	; 0x64
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	4613      	mov	r3, r2
 8002938:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d101      	bne.n	8002944 <f_open+0x18>
 8002940:	2309      	movs	r3, #9
 8002942:	e172      	b.n	8002c2a <f_open+0x2fe>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 8002944:	79fb      	ldrb	r3, [r7, #7]
 8002946:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800294a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800294c:	79fa      	ldrb	r2, [r7, #7]
 800294e:	f107 0114 	add.w	r1, r7, #20
 8002952:	f107 0308 	add.w	r3, r7, #8
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff fd1a 	bl	8002390 <find_volume>
 800295c:	4603      	mov	r3, r0
 800295e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8002962:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002966:	2b00      	cmp	r3, #0
 8002968:	f040 8156 	bne.w	8002c18 <f_open+0x2ec>
		dj.obj.fs = fs;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8002970:	68ba      	ldr	r2, [r7, #8]
 8002972:	f107 0318 	add.w	r3, r7, #24
 8002976:	4611      	mov	r1, r2
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fbff 	bl	800217c <follow_path>
 800297e:	4603      	mov	r3, r0
 8002980:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 8002984:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002988:	2b00      	cmp	r3, #0
 800298a:	d107      	bne.n	800299c <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800298c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002990:	b25b      	sxtb	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	da02      	bge.n	800299c <f_open+0x70>
				res = FR_INVALID_NAME;
 8002996:	2306      	movs	r3, #6
 8002998:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);		/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800299c:	79fb      	ldrb	r3, [r7, #7]
 800299e:	f003 031c 	and.w	r3, r3, #28
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d073      	beq.n	8002a8e <f_open+0x162>
			if (res != FR_OK) {					/* No file, create new */
 80029a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d010      	beq.n	80029d0 <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80029ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	d107      	bne.n	80029c6 <f_open+0x9a>
#if FF_FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 80029b6:	f107 0318 	add.w	r3, r7, #24
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff fa86 	bl	8001ecc <dir_register>
 80029c0:	4603      	mov	r3, r0
 80029c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	f043 0308 	orr.w	r3, r3, #8
 80029cc:	71fb      	strb	r3, [r7, #7]
 80029ce:	e010      	b.n	80029f2 <f_open+0xc6>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80029d0:	7fbb      	ldrb	r3, [r7, #30]
 80029d2:	f003 0311 	and.w	r3, r3, #17
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <f_open+0xb6>
					res = FR_DENIED;
 80029da:	2307      	movs	r3, #7
 80029dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80029e0:	e007      	b.n	80029f2 <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d002      	beq.n	80029f2 <f_open+0xc6>
 80029ec:	2308      	movs	r3, #8
 80029ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 80029f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d163      	bne.n	8002ac2 <f_open+0x196>
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	f003 0308 	and.w	r3, r3, #8
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d05e      	beq.n	8002ac2 <f_open+0x196>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a08:	4611      	mov	r1, r2
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff f96d 	bl	8001cea <ld_clust>
 8002a10:	6538      	str	r0, [r7, #80]	; 0x50
					st_dword(dj.dir + DIR_CrtTime, GET_FATTIME());	/* Set created time */
 8002a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a14:	f103 040e 	add.w	r4, r3, #14
 8002a18:	f7fe fabc 	bl	8000f94 <get_fattime>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4620      	mov	r0, r4
 8002a22:	f7fe fb17 	bl	8001054 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8002a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a28:	330b      	adds	r3, #11
 8002a2a:	2220      	movs	r2, #32
 8002a2c:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a32:	2200      	movs	r2, #0
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff f977 	bl	8001d28 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8002a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a3c:	331c      	adds	r3, #28
 8002a3e:	2100      	movs	r1, #0
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fe fb07 	bl	8001054 <st_dword>
					fs->wflag = 1;
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	70da      	strb	r2, [r3, #3]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 8002a4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d037      	beq.n	8002ac2 <f_open+0x196>
						dw = fs->winsect;
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a56:	64fb      	str	r3, [r7, #76]	; 0x4c
						res = remove_chain(&dj.obj, cl, 0);
 8002a58:	f107 0318 	add.w	r3, r7, #24
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7fe fe6c 	bl	800173e <remove_chain>
 8002a66:	4603      	mov	r3, r0
 8002a68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8002a6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d126      	bne.n	8002ac2 <f_open+0x196>
							res = move_window(fs, dw);
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7fe fc1a 	bl	80012b2 <move_window>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002a88:	3a01      	subs	r2, #1
 8002a8a:	60da      	str	r2, [r3, #12]
 8002a8c:	e019      	b.n	8002ac2 <f_open+0x196>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 8002a8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d115      	bne.n	8002ac2 <f_open+0x196>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 8002a96:	7fbb      	ldrb	r3, [r7, #30]
 8002a98:	f003 0310 	and.w	r3, r3, #16
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <f_open+0x17c>
					res = FR_NO_FILE;
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002aa6:	e00c      	b.n	8002ac2 <f_open+0x196>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d007      	beq.n	8002ac2 <f_open+0x196>
 8002ab2:	7fbb      	ldrb	r3, [r7, #30]
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d002      	beq.n	8002ac2 <f_open+0x196>
						res = FR_DENIED;
 8002abc:	2307      	movs	r3, #7
 8002abe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8002ac2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10f      	bne.n	8002aea <f_open+0x1be>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	f003 0308 	and.w	r3, r3, #8
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d003      	beq.n	8002adc <f_open+0x1b0>
 8002ad4:	79fb      	ldrb	r3, [r7, #7]
 8002ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ada:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 8002ae4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	625a      	str	r2, [r3, #36]	; 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 8002aea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f040 8092 	bne.w	8002c18 <f_open+0x2ec>
				fp->obj.c_ofs = dj.blk_ofs;
				init_alloc_info(fs, &fp->obj);
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002af8:	4611      	mov	r1, r2
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7ff f8f5 	bl	8001cea <ld_clust>
 8002b00:	4602      	mov	r2, r0
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8002b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b08:	331c      	adds	r3, #28
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7fe fa64 	bl	8000fd8 <ld_dword>
 8002b10:	4602      	mov	r2, r0
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	60da      	str	r2, [r3, #12]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	88da      	ldrh	r2, [r3, #6]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	79fa      	ldrb	r2, [r7, #7]
 8002b28:	741a      	strb	r2, [r3, #16]
			fp->err = 0;			/* Clear error flag */
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;			/* Invalidate current data sector */
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2200      	movs	r2, #0
 8002b34:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	615a      	str	r2, [r3, #20]
#if !FF_FS_READONLY
#if !FF_FS_TINY
			mem_set(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	3328      	adds	r3, #40	; 0x28
 8002b40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fe fad1 	bl	80010ee <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	f003 0320 	and.w	r3, r3, #32
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d060      	beq.n	8002c18 <f_open+0x2ec>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d05c      	beq.n	8002c18 <f_open+0x2ec>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	68da      	ldr	r2, [r3, #12]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	895b      	ldrh	r3, [r3, #10]
 8002b6a:	025b      	lsls	r3, r3, #9
 8002b6c:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	657b      	str	r3, [r7, #84]	; 0x54
 8002b7a:	e016      	b.n	8002baa <f_open+0x27e>
					clst = get_fat(&fp->obj, clst);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7fe fc50 	bl	8001426 <get_fat>
 8002b86:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8002b88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d802      	bhi.n	8002b94 <f_open+0x268>
 8002b8e:	2302      	movs	r3, #2
 8002b90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8002b94:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b9a:	d102      	bne.n	8002ba2 <f_open+0x276>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8002ba2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002ba4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	657b      	str	r3, [r7, #84]	; 0x54
 8002baa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d103      	bne.n	8002bba <f_open+0x28e>
 8002bb2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002bb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d8e0      	bhi.n	8002b7c <f_open+0x250>
				}
				fp->clust = clst;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bbe:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8002bc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d127      	bne.n	8002c18 <f_open+0x2ec>
 8002bc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d022      	beq.n	8002c18 <f_open+0x2ec>
					if ((sc = clst2sect(fs, clst)) == 0) {
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fe fc06 	bl	80013e8 <clst2sect>
 8002bdc:	6478      	str	r0, [r7, #68]	; 0x44
 8002bde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d103      	bne.n	8002bec <f_open+0x2c0>
						res = FR_INT_ERR;
 8002be4:	2302      	movs	r3, #2
 8002be6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002bea:	e015      	b.n	8002c18 <f_open+0x2ec>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8002bec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bee:	0a5a      	lsrs	r2, r3, #9
 8002bf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bf2:	441a      	add	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	61da      	str	r2, [r3, #28]
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	7858      	ldrb	r0, [r3, #1]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	69da      	ldr	r2, [r3, #28]
 8002c06:	2301      	movs	r3, #1
 8002c08:	f7fd ff18 	bl	8000a3c <disk_read>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d002      	beq.n	8002c18 <f_open+0x2ec>
 8002c12:	2301      	movs	r3, #1
 8002c14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8002c18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d002      	beq.n	8002c26 <f_open+0x2fa>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8002c26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3764      	adds	r7, #100	; 0x64
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd90      	pop	{r4, r7, pc}

08002c32 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b08e      	sub	sp, #56	; 0x38
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
 8002c3e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	2200      	movs	r2, #0
 8002c48:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f107 0214 	add.w	r2, r7, #20
 8002c50:	4611      	mov	r1, r2
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff fdf4 	bl	8002840 <validate>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8002c5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d107      	bne.n	8002c76 <f_read+0x44>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	7c5b      	ldrb	r3, [r3, #17]
 8002c6a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002c6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d002      	beq.n	8002c7c <f_read+0x4a>
 8002c76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c7a:	e109      	b.n	8002e90 <f_read+0x25e>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	7c1b      	ldrb	r3, [r3, #16]
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <f_read+0x5a>
 8002c88:	2307      	movs	r3, #7
 8002c8a:	e101      	b.n	8002e90 <f_read+0x25e>
	remain = fp->obj.objsize - fp->fptr;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	68da      	ldr	r2, [r3, #12]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6a3b      	ldr	r3, [r7, #32]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	f240 80f2 	bls.w	8002e86 <f_read+0x254>
 8002ca2:	6a3b      	ldr	r3, [r7, #32]
 8002ca4:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until btr bytes read */
 8002ca6:	e0ee      	b.n	8002e86 <f_read+0x254>
		btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	f040 80ba 	bne.w	8002e2a <f_read+0x1f8>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	695b      	ldr	r3, [r3, #20]
 8002cba:	0a5b      	lsrs	r3, r3, #9
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	8952      	ldrh	r2, [r2, #10]
 8002cc0:	3a01      	subs	r2, #1
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d123      	bne.n	8002d14 <f_read+0xe2>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d103      	bne.n	8002cdc <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	633b      	str	r3, [r7, #48]	; 0x30
 8002cda:	e007      	b.n	8002cec <f_read+0xba>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4610      	mov	r0, r2
 8002ce6:	f7fe fb9e 	bl	8001426 <get_fat>
 8002cea:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8002cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d804      	bhi.n	8002cfc <f_read+0xca>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	745a      	strb	r2, [r3, #17]
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	e0c9      	b.n	8002e90 <f_read+0x25e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8002cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d02:	d104      	bne.n	8002d0e <f_read+0xdc>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2201      	movs	r2, #1
 8002d08:	745a      	strb	r2, [r3, #17]
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e0c0      	b.n	8002e90 <f_read+0x25e>
				fp->clust = clst;				/* Update current cluster */
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d12:	619a      	str	r2, [r3, #24]
			}
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4610      	mov	r0, r2
 8002d1e:	f7fe fb63 	bl	80013e8 <clst2sect>
 8002d22:	61b8      	str	r0, [r7, #24]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d104      	bne.n	8002d34 <f_read+0x102>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	745a      	strb	r2, [r3, #17]
 8002d30:	2302      	movs	r3, #2
 8002d32:	e0ad      	b.n	8002e90 <f_read+0x25e>
			sect += csect;
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	4413      	add	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	0a5b      	lsrs	r3, r3, #9
 8002d40:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc > 0) {						/* Read maximum contiguous sectors directly */
 8002d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d039      	beq.n	8002dbc <f_read+0x18a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4c:	4413      	add	r3, r2
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	8952      	ldrh	r2, [r2, #10]
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d905      	bls.n	8002d62 <f_read+0x130>
					cc = fs->csize - csect;
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	895b      	ldrh	r3, [r3, #10]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->pdrv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	7858      	ldrb	r0, [r3, #1]
 8002d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d6c:	f7fd fe66 	bl	8000a3c <disk_read>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d004      	beq.n	8002d80 <f_read+0x14e>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	745a      	strb	r2, [r3, #17]
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e087      	b.n	8002e90 <f_read+0x25e>
#if FF_FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	7c1b      	ldrb	r3, [r3, #16]
 8002d84:	b25b      	sxtb	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	da14      	bge.n	8002db4 <f_read+0x182>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	69da      	ldr	r2, [r3, #28]
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d90d      	bls.n	8002db4 <f_read+0x182>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	69da      	ldr	r2, [r3, #28]
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	025b      	lsls	r3, r3, #9
 8002da2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da4:	18d0      	adds	r0, r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	3328      	adds	r3, #40	; 0x28
 8002daa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dae:	4619      	mov	r1, r3
 8002db0:	f7fe f97c 	bl	80010ac <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8002db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db6:	025b      	lsls	r3, r3, #9
 8002db8:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8002dba:	e050      	b.n	8002e5e <f_read+0x22c>
			}
#if !FF_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	69db      	ldr	r3, [r3, #28]
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d02e      	beq.n	8002e24 <f_read+0x1f2>
#if !FF_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	7c1b      	ldrb	r3, [r3, #16]
 8002dca:	b25b      	sxtb	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	da18      	bge.n	8002e02 <f_read+0x1d0>
					if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	7858      	ldrb	r0, [r3, #1]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	69da      	ldr	r2, [r3, #28]
 8002dde:	2301      	movs	r3, #1
 8002de0:	f7fd fe96 	bl	8000b10 <disk_write>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d004      	beq.n	8002df4 <f_read+0x1c2>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2201      	movs	r2, #1
 8002dee:	745a      	strb	r2, [r3, #17]
 8002df0:	2301      	movs	r3, #1
 8002df2:	e04d      	b.n	8002e90 <f_read+0x25e>
					fp->flag &= (BYTE)~FA_DIRTY;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	7c1b      	ldrb	r3, [r3, #16]
 8002df8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	741a      	strb	r2, [r3, #16]
				}
#endif
				if (disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	7858      	ldrb	r0, [r3, #1]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	f7fd fe14 	bl	8000a3c <disk_read>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d004      	beq.n	8002e24 <f_read+0x1f2>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	745a      	strb	r2, [r3, #17]
 8002e20:	2301      	movs	r3, #1
 8002e22:	e035      	b.n	8002e90 <f_read+0x25e>
			}
#endif
			fp->sect = sect;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	61da      	str	r2, [r3, #28]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e32:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002e36:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8002e38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d901      	bls.n	8002e44 <f_read+0x212>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	62fb      	str	r3, [r7, #44]	; 0x2c
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e52:	4413      	add	r3, r2
 8002e54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e56:	4619      	mov	r1, r3
 8002e58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e5a:	f7fe f927 	bl	80010ac <mem_cpy>
		btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	607b      	str	r3, [r7, #4]
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e6c:	441a      	add	r2, r3
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e76:	4413      	add	r3, r2
 8002e78:	627b      	str	r3, [r7, #36]	; 0x24
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	695a      	ldr	r2, [r3, #20]
 8002e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e80:	441a      	add	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	615a      	str	r2, [r3, #20]
	for ( ;  btr;								/* Repeat until btr bytes read */
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	f47f af0d 	bne.w	8002ca8 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3738      	adds	r7, #56	; 0x38
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f107 0208 	add.w	r2, r7, #8
 8002ea6:	4611      	mov	r1, r2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff fcc9 	bl	8002840 <validate>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8002eb2:	7dfb      	ldrb	r3, [r7, #23]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d168      	bne.n	8002f8a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	7c1b      	ldrb	r3, [r3, #16]
 8002ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d062      	beq.n	8002f8a <f_sync+0xf2>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	7c1b      	ldrb	r3, [r3, #16]
 8002ec8:	b25b      	sxtb	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	da15      	bge.n	8002efa <f_sync+0x62>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	7858      	ldrb	r0, [r3, #1]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	69da      	ldr	r2, [r3, #28]
 8002edc:	2301      	movs	r3, #1
 8002ede:	f7fd fe17 	bl	8000b10 <disk_write>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <f_sync+0x54>
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e04f      	b.n	8002f8c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	7c1b      	ldrb	r3, [r3, #16]
 8002ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8002efa:	f7fe f84b 	bl	8000f94 <get_fattime>
 8002efe:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8002f00:	68ba      	ldr	r2, [r7, #8]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	4619      	mov	r1, r3
 8002f08:	4610      	mov	r0, r2
 8002f0a:	f7fe f9d2 	bl	80012b2 <move_window>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8002f12:	7dfb      	ldrb	r3, [r7, #23]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d138      	bne.n	8002f8a <f_sync+0xf2>
					dir = fp->dir_ptr;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	330b      	adds	r3, #11
 8002f22:	781a      	ldrb	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	330b      	adds	r3, #11
 8002f28:	f042 0220 	orr.w	r2, r2, #32
 8002f2c:	b2d2      	uxtb	r2, r2
 8002f2e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6818      	ldr	r0, [r3, #0]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	68f9      	ldr	r1, [r7, #12]
 8002f3c:	f7fe fef4 	bl	8001d28 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f103 021c 	add.w	r2, r3, #28
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4610      	mov	r0, r2
 8002f4e:	f7fe f881 	bl	8001054 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	3316      	adds	r3, #22
 8002f56:	6939      	ldr	r1, [r7, #16]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fe f87b 	bl	8001054 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	3312      	adds	r3, #18
 8002f62:	2100      	movs	r1, #0
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7fe f85a 	bl	800101e <st_word>
					fs->wflag = 1;
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7fe f9ca 	bl	800130c <sync_fs>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	7c1b      	ldrb	r3, [r3, #16]
 8002f80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8002f8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f7ff ff7b 	bl	8002e98 <f_sync>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d10e      	bne.n	8002fca <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f107 0208 	add.w	r2, r7, #8
 8002fb2:	4611      	mov	r1, r2
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fc43 	bl	8002840 <validate>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d102      	bne.n	8002fca <f_close+0x36>
#if FF_FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	601a      	str	r2, [r3, #0]
#if FF_FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <f_opendir+0x14>
 8002fe4:	2309      	movs	r3, #9
 8002fe6:	e04a      	b.n	800307e <f_opendir+0xaa>

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8002fe8:	f107 0108 	add.w	r1, r7, #8
 8002fec:	463b      	mov	r3, r7
 8002fee:	2200      	movs	r2, #0
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7ff f9cd 	bl	8002390 <find_volume>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d137      	bne.n	8003070 <f_opendir+0x9c>
		dp->obj.fs = fs;
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	4619      	mov	r1, r3
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7ff f8b6 	bl	800217c <follow_path>
 8003010:	4603      	mov	r3, r0
 8003012:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {						/* Follow completed */
 8003014:	7bfb      	ldrb	r3, [r7, #15]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d125      	bne.n	8003066 <f_opendir+0x92>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003020:	b25b      	sxtb	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	db12      	blt.n	800304c <f_opendir+0x78>
				if (dp->obj.attr & AM_DIR) {		/* This object is a sub-directory */
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	799b      	ldrb	r3, [r3, #6]
 800302a:	f003 0310 	and.w	r3, r3, #16
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00a      	beq.n	8003048 <f_opendir+0x74>
						dp->obj.c_ofs = dp->blk_ofs;
						init_alloc_info(fs, &dp->obj);	/* Get object allocation info */
					} else
#endif
					{
						dp->obj.sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8003032:	68ba      	ldr	r2, [r7, #8]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	69db      	ldr	r3, [r3, #28]
 8003038:	4619      	mov	r1, r3
 800303a:	4610      	mov	r0, r2
 800303c:	f7fe fe55 	bl	8001cea <ld_clust>
 8003040:	4602      	mov	r2, r0
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	609a      	str	r2, [r3, #8]
 8003046:	e001      	b.n	800304c <f_opendir+0x78>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8003048:	2305      	movs	r3, #5
 800304a:	73fb      	strb	r3, [r7, #15]
				}
			}
			if (res == FR_OK) {
 800304c:	7bfb      	ldrb	r3, [r7, #15]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d109      	bne.n	8003066 <f_opendir+0x92>
				dp->obj.id = fs->id;
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	88da      	ldrh	r2, [r3, #6]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800305a:	2100      	movs	r1, #0
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f7fe fcec 	bl	8001a3a <dir_sdi>
 8003062:	4603      	mov	r3, r0
 8003064:	73fb      	strb	r3, [r7, #15]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8003066:	7bfb      	ldrb	r3, [r7, #15]
 8003068:	2b04      	cmp	r3, #4
 800306a:	d101      	bne.n	8003070 <f_opendir+0x9c>
 800306c:	2305      	movs	r3, #5
 800306e:	73fb      	strb	r3, [r7, #15]
	}
	if (res != FR_OK) dp->obj.fs = 0;		/* Invalidate the directory object if function faild */
 8003070:	7bfb      	ldrb	r3, [r7, #15]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d002      	beq.n	800307c <f_opendir+0xa8>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800307c:	7bfb      	ldrb	r3, [r7, #15]
}
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b084      	sub	sp, #16
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
 800308e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f107 0208 	add.w	r2, r7, #8
 8003096:	4611      	mov	r1, r2
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fbd1 	bl	8002840 <validate>
 800309e:	4603      	mov	r3, r0
 80030a0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80030a2:	7bfb      	ldrb	r3, [r7, #15]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d126      	bne.n	80030f6 <f_readdir+0x70>
		if (!fno) {
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d106      	bne.n	80030bc <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80030ae:	2100      	movs	r1, #0
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f7fe fcc2 	bl	8001a3a <dir_sdi>
 80030b6:	4603      	mov	r3, r0
 80030b8:	73fb      	strb	r3, [r7, #15]
 80030ba:	e01c      	b.n	80030f6 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = DIR_READ_FILE(dp);		/* Read an item */
 80030bc:	2100      	movs	r1, #0
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7fe fe52 	bl	8001d68 <dir_read>
 80030c4:	4603      	mov	r3, r0
 80030c6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 80030c8:	7bfb      	ldrb	r3, [r7, #15]
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	d101      	bne.n	80030d2 <f_readdir+0x4c>
 80030ce:	2300      	movs	r3, #0
 80030d0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 80030d2:	7bfb      	ldrb	r3, [r7, #15]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d10e      	bne.n	80030f6 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 80030d8:	6839      	ldr	r1, [r7, #0]
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f7fe ff28 	bl	8001f30 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80030e0:	2100      	movs	r1, #0
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7fe fd24 	bl	8001b30 <dir_next>
 80030e8:	4603      	mov	r3, r0
 80030ea:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80030ec:	7bfb      	ldrb	r3, [r7, #15]
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	d101      	bne.n	80030f6 <f_readdir+0x70>
 80030f2:	2300      	movs	r3, #0
 80030f4:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 80030f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <lcd_send_cmd>:
	lcd_send_cmd(0x40 + (Location * 8));  //Send the Address of CGRAM
	for (i = 0; i < 8; i++)
		lcd_send_data(Pattern[i]);  //Pass the bytes of pattern on LCD
}

void lcd_send_cmd(char cmd) {
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af02      	add	r7, sp, #8
 8003106:	4603      	mov	r3, r0
 8003108:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 800310a:	79fb      	ldrb	r3, [r7, #7]
 800310c:	f023 030f 	bic.w	r3, r3, #15
 8003110:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	011b      	lsls	r3, r3, #4
 8003116:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0C;  //en=1, rs=0
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	f043 030c 	orr.w	r3, r3, #12
 800311e:	b2db      	uxtb	r3, r3
 8003120:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x08;  //en=0, rs=0
 8003122:	7bfb      	ldrb	r3, [r7, #15]
 8003124:	f043 0308 	orr.w	r3, r3, #8
 8003128:	b2db      	uxtb	r3, r3
 800312a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;  //en=1, rs=0
 800312c:	7bbb      	ldrb	r3, [r7, #14]
 800312e:	f043 030c 	orr.w	r3, r3, #12
 8003132:	b2db      	uxtb	r3, r3
 8003134:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;  //en=0, rs=0
 8003136:	7bbb      	ldrb	r3, [r7, #14]
 8003138:	f043 0308 	orr.w	r3, r3, #8
 800313c:	b2db      	uxtb	r3, r3
 800313e:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c3, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4,
 8003140:	f107 0208 	add.w	r2, r7, #8
 8003144:	2364      	movs	r3, #100	; 0x64
 8003146:	9300      	str	r3, [sp, #0]
 8003148:	2304      	movs	r3, #4
 800314a:	214e      	movs	r1, #78	; 0x4e
 800314c:	4804      	ldr	r0, [pc, #16]	; (8003160 <lcd_send_cmd+0x60>)
 800314e:	f003 fa15 	bl	800657c <HAL_I2C_Master_Transmit>
 8003152:	4603      	mov	r3, r0
 8003154:	737b      	strb	r3, [r7, #13]
			100);
}
 8003156:	bf00      	nop
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	20000308 	.word	0x20000308

08003164 <lcd_send_data>:

void lcd_send_data(char data) {
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af02      	add	r7, sp, #8
 800316a:	4603      	mov	r3, r0
 800316c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	f023 030f 	bic.w	r3, r3, #15
 8003174:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 8003176:	79fb      	ldrb	r3, [r7, #7]
 8003178:	011b      	lsls	r3, r3, #4
 800317a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0D;  //en=1, rs=1
 800317c:	7bfb      	ldrb	r3, [r7, #15]
 800317e:	f043 030d 	orr.w	r3, r3, #13
 8003182:	b2db      	uxtb	r3, r3
 8003184:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x09;  //en=0, rs=1
 8003186:	7bfb      	ldrb	r3, [r7, #15]
 8003188:	f043 0309 	orr.w	r3, r3, #9
 800318c:	b2db      	uxtb	r3, r3
 800318e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;  //en=1, rs=1
 8003190:	7bbb      	ldrb	r3, [r7, #14]
 8003192:	f043 030d 	orr.w	r3, r3, #13
 8003196:	b2db      	uxtb	r3, r3
 8003198:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;  //en=0, rs=1
 800319a:	7bbb      	ldrb	r3, [r7, #14]
 800319c:	f043 0309 	orr.w	r3, r3, #9
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c3, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4,
 80031a4:	f107 0208 	add.w	r2, r7, #8
 80031a8:	2364      	movs	r3, #100	; 0x64
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	2304      	movs	r3, #4
 80031ae:	214e      	movs	r1, #78	; 0x4e
 80031b0:	4804      	ldr	r0, [pc, #16]	; (80031c4 <lcd_send_data+0x60>)
 80031b2:	f003 f9e3 	bl	800657c <HAL_I2C_Master_Transmit>
 80031b6:	4603      	mov	r3, r0
 80031b8:	737b      	strb	r3, [r7, #13]
			100);
}
 80031ba:	bf00      	nop
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	20000308 	.word	0x20000308

080031c8 <lcd_clear>:

void lcd_clear(void) {
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x00);
 80031ce:	2000      	movs	r0, #0
 80031d0:	f7ff ff96 	bl	8003100 <lcd_send_cmd>
	for (int i = 0; i < 100; i++) {
 80031d4:	2300      	movs	r3, #0
 80031d6:	607b      	str	r3, [r7, #4]
 80031d8:	e005      	b.n	80031e6 <lcd_clear+0x1e>
		lcd_send_data(' ');
 80031da:	2020      	movs	r0, #32
 80031dc:	f7ff ffc2 	bl	8003164 <lcd_send_data>
	for (int i = 0; i < 100; i++) {
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3301      	adds	r3, #1
 80031e4:	607b      	str	r3, [r7, #4]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2b63      	cmp	r3, #99	; 0x63
 80031ea:	ddf6      	ble.n	80031da <lcd_clear+0x12>
	}
}
 80031ec:	bf00      	nop
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <lcd_init>:

void lcd_init(void) {
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80031f8:	2032      	movs	r0, #50	; 0x32
 80031fa:	f001 fb3d 	bl	8004878 <HAL_Delay>
	lcd_send_cmd(0x30);
 80031fe:	2030      	movs	r0, #48	; 0x30
 8003200:	f7ff ff7e 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8003204:	2005      	movs	r0, #5
 8003206:	f001 fb37 	bl	8004878 <HAL_Delay>
	lcd_send_cmd(0x30);
 800320a:	2030      	movs	r0, #48	; 0x30
 800320c:	f7ff ff78 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8003210:	2001      	movs	r0, #1
 8003212:	f001 fb31 	bl	8004878 <HAL_Delay>
	lcd_send_cmd(0x30);
 8003216:	2030      	movs	r0, #48	; 0x30
 8003218:	f7ff ff72 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(10);
 800321c:	200a      	movs	r0, #10
 800321e:	f001 fb2b 	bl	8004878 <HAL_Delay>
	lcd_send_cmd(0x20);  // 4bit mode
 8003222:	2020      	movs	r0, #32
 8003224:	f7ff ff6c 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(10);
 8003228:	200a      	movs	r0, #10
 800322a:	f001 fb25 	bl	8004878 <HAL_Delay>

	// dislay initialisation
	lcd_send_cmd(0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800322e:	2028      	movs	r0, #40	; 0x28
 8003230:	f7ff ff66 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(1);
 8003234:	2001      	movs	r0, #1
 8003236:	f001 fb1f 	bl	8004878 <HAL_Delay>
	lcd_send_cmd(0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800323a:	2008      	movs	r0, #8
 800323c:	f7ff ff60 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(1);
 8003240:	2001      	movs	r0, #1
 8003242:	f001 fb19 	bl	8004878 <HAL_Delay>
	lcd_send_cmd(0x01);  // clear display
 8003246:	2001      	movs	r0, #1
 8003248:	f7ff ff5a 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(1);
 800324c:	2001      	movs	r0, #1
 800324e:	f001 fb13 	bl	8004878 <HAL_Delay>
	HAL_Delay(1);
 8003252:	2001      	movs	r0, #1
 8003254:	f001 fb10 	bl	8004878 <HAL_Delay>
	lcd_send_cmd(0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8003258:	2006      	movs	r0, #6
 800325a:	f7ff ff51 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(1);
 800325e:	2001      	movs	r0, #1
 8003260:	f001 fb0a 	bl	8004878 <HAL_Delay>
	lcd_send_cmd(0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8003264:	200c      	movs	r0, #12
 8003266:	f7ff ff4b 	bl	8003100 <lcd_send_cmd>
}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}

0800326e <lcd_send_string>:

void lcd_send_string(char *str) {
 800326e:	b580      	push	{r7, lr}
 8003270:	b082      	sub	sp, #8
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
	while (*str)
 8003276:	e006      	b.n	8003286 <lcd_send_string+0x18>
		lcd_send_data(*str++);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	1c5a      	adds	r2, r3, #1
 800327c:	607a      	str	r2, [r7, #4]
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f7ff ff6f 	bl	8003164 <lcd_send_data>
	while (*str)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1f4      	bne.n	8003278 <lcd_send_string+0xa>
}
 800328e:	bf00      	nop
 8003290:	3708      	adds	r7, #8
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b082      	sub	sp, #8
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
 800329e:	6039      	str	r1, [r7, #0]
    switch (row)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d002      	beq.n	80032ac <lcd_put_cur+0x16>
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d005      	beq.n	80032b6 <lcd_put_cur+0x20>
 80032aa:	e009      	b.n	80032c0 <lcd_put_cur+0x2a>
    {
        case 0:
            col |= 0x80;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032b2:	603b      	str	r3, [r7, #0]
            break;
 80032b4:	e004      	b.n	80032c0 <lcd_put_cur+0x2a>
        case 1:
            col |= 0xC0;
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80032bc:	603b      	str	r3, [r7, #0]
            break;
 80032be:	bf00      	nop
    }

    lcd_send_cmd (col);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7ff ff1b 	bl	8003100 <lcd_send_cmd>
}
 80032ca:	bf00      	nop
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
	...

080032d4 <read_song>:
static void MX_I2S2_Init(void);
/* USER CODE BEGIN PFP */



void read_song(){
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b08e      	sub	sp, #56	; 0x38
 80032d8:	af00      	add	r7, sp, #0

FRESULT res;
    DIR dir;
    UINT i=0;
 80032da:	2300      	movs	r3, #0
 80032dc:	637b      	str	r3, [r7, #52]	; 0x34
    UINT z;

    static FILINFO fno;


		res = f_opendir(&dir, "/");
 80032de:	463b      	mov	r3, r7
 80032e0:	4935      	ldr	r1, [pc, #212]	; (80033b8 <read_song+0xe4>)
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7ff fe76 	bl	8002fd4 <f_opendir>
 80032e8:	4603      	mov	r3, r0
 80032ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    	if (res == FR_OK) {
 80032ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d150      	bne.n	8003398 <read_song+0xc4>
    			lcd_clear ();
 80032f6:	f7ff ff67 	bl	80031c8 <lcd_clear>
    		    		lcd_put_cur(0, 0);
 80032fa:	2100      	movs	r1, #0
 80032fc:	2000      	movs	r0, #0
 80032fe:	f7ff ffca 	bl	8003296 <lcd_put_cur>
    		    		lcd_send_string("FR_OK");
 8003302:	482e      	ldr	r0, [pc, #184]	; (80033bc <read_song+0xe8>)
 8003304:	f7ff ffb3 	bl	800326e <lcd_send_string>
  	  	  	do{
            		res = f_readdir(&dir, &fno);
 8003308:	463b      	mov	r3, r7
 800330a:	492d      	ldr	r1, [pc, #180]	; (80033c0 <read_song+0xec>)
 800330c:	4618      	mov	r0, r3
 800330e:	f7ff feba 	bl	8003086 <f_readdir>
 8003312:	4603      	mov	r3, r0
 8003314:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            		if (res != FR_OK || fno.fname[0] == 0) {i=1; break;}
 8003318:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800331c:	2b00      	cmp	r3, #0
 800331e:	d103      	bne.n	8003328 <read_song+0x54>
 8003320:	4b27      	ldr	r3, [pc, #156]	; (80033c0 <read_song+0xec>)
 8003322:	7a5b      	ldrb	r3, [r3, #9]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d102      	bne.n	800332e <read_song+0x5a>
 8003328:	2301      	movs	r3, #1
 800332a:	637b      	str	r3, [r7, #52]	; 0x34
 800332c:	e024      	b.n	8003378 <read_song+0xa4>
            		printf("%s\n", fno.fname);
 800332e:	4825      	ldr	r0, [pc, #148]	; (80033c4 <read_song+0xf0>)
 8003330:	f008 faee 	bl	800b910 <puts>
                	z = strlen(fno.fname);
 8003334:	4823      	ldr	r0, [pc, #140]	; (80033c4 <read_song+0xf0>)
 8003336:	f7fc ff47 	bl	80001c8 <strlen>
 800333a:	62f8      	str	r0, [r7, #44]	; 0x2c
                	i++;
 800333c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800333e:	3301      	adds	r3, #1
 8003340:	637b      	str	r3, [r7, #52]	; 0x34
            	}
            	while(i<=nr_utworu ||(fno.fname[z-1]!='V') || (fno.fname[z-2]!='A')|| (fno.fname[z-3]!='W'));
 8003342:	4b21      	ldr	r3, [pc, #132]	; (80033c8 <read_song+0xf4>)
 8003344:	881b      	ldrh	r3, [r3, #0]
 8003346:	461a      	mov	r2, r3
 8003348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800334a:	4293      	cmp	r3, r2
 800334c:	d9dc      	bls.n	8003308 <read_song+0x34>
 800334e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003350:	3b01      	subs	r3, #1
 8003352:	4a1b      	ldr	r2, [pc, #108]	; (80033c0 <read_song+0xec>)
 8003354:	4413      	add	r3, r2
 8003356:	7a5b      	ldrb	r3, [r3, #9]
 8003358:	2b56      	cmp	r3, #86	; 0x56
 800335a:	d1d5      	bne.n	8003308 <read_song+0x34>
 800335c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335e:	3b02      	subs	r3, #2
 8003360:	4a17      	ldr	r2, [pc, #92]	; (80033c0 <read_song+0xec>)
 8003362:	4413      	add	r3, r2
 8003364:	7a5b      	ldrb	r3, [r3, #9]
 8003366:	2b41      	cmp	r3, #65	; 0x41
 8003368:	d1ce      	bne.n	8003308 <read_song+0x34>
 800336a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800336c:	3b03      	subs	r3, #3
 800336e:	4a14      	ldr	r2, [pc, #80]	; (80033c0 <read_song+0xec>)
 8003370:	4413      	add	r3, r2
 8003372:	7a5b      	ldrb	r3, [r3, #9]
 8003374:	2b57      	cmp	r3, #87	; 0x57
 8003376:	d1c7      	bne.n	8003308 <read_song+0x34>
  	  	  	//||
  	  	  	//(fno.fname[z-1]!='3') || (fno.fname[z-2]!='P')|| (fno.fname[z-3]!='M')
  	  	  		sprintf(utwor,"%s",fno.fname);
 8003378:	4912      	ldr	r1, [pc, #72]	; (80033c4 <read_song+0xf0>)
 800337a:	4814      	ldr	r0, [pc, #80]	; (80033cc <read_song+0xf8>)
 800337c:	f008 fad0 	bl	800b920 <strcpy>
  	  	  		nr_utworu=i-1;
 8003380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003382:	b29b      	uxth	r3, r3
 8003384:	3b01      	subs	r3, #1
 8003386:	b29a      	uxth	r2, r3
 8003388:	4b0f      	ldr	r3, [pc, #60]	; (80033c8 <read_song+0xf4>)
 800338a:	801a      	strh	r2, [r3, #0]
  	  	  		if(nr_utworu==0)read_song();
 800338c:	4b0e      	ldr	r3, [pc, #56]	; (80033c8 <read_song+0xf4>)
 800338e:	881b      	ldrh	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d101      	bne.n	8003398 <read_song+0xc4>
 8003394:	f7ff ff9e 	bl	80032d4 <read_song>
            	}

    			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8003398:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800339c:	480c      	ldr	r0, [pc, #48]	; (80033d0 <read_song+0xfc>)
 800339e:	f002 ff82 	bl	80062a6 <HAL_GPIO_TogglePin>
    			sizeutwor = strlen(utwor);
 80033a2:	480a      	ldr	r0, [pc, #40]	; (80033cc <read_song+0xf8>)
 80033a4:	f7fc ff10 	bl	80001c8 <strlen>
 80033a8:	4603      	mov	r3, r0
 80033aa:	b2da      	uxtb	r2, r3
 80033ac:	4b09      	ldr	r3, [pc, #36]	; (80033d4 <read_song+0x100>)
 80033ae:	701a      	strb	r2, [r3, #0]
               	return;
 80033b0:	bf00      	nop
}
 80033b2:	3738      	adds	r7, #56	; 0x38
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	0800c16c 	.word	0x0800c16c
 80033bc:	0800c170 	.word	0x0800c170
 80033c0:	200002e0 	.word	0x200002e0
 80033c4:	200002e9 	.word	0x200002e9
 80033c8:	200002dc 	.word	0x200002dc
 80033cc:	2000039c 	.word	0x2000039c
 80033d0:	40020c00 	.word	0x40020c00
 80033d4:	20000880 	.word	0x20000880

080033d8 <next>:

void next(){
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 80033dc:	481c      	ldr	r0, [pc, #112]	; (8003450 <next+0x78>)
 80033de:	f006 ff92 	bl	800a306 <HAL_TIM_Base_Stop_IT>
	f_close(&file);
 80033e2:	481c      	ldr	r0, [pc, #112]	; (8003454 <next+0x7c>)
 80033e4:	f7ff fdd6 	bl	8002f94 <f_close>
	nr_utworu++;
 80033e8:	4b1b      	ldr	r3, [pc, #108]	; (8003458 <next+0x80>)
 80033ea:	881b      	ldrh	r3, [r3, #0]
 80033ec:	3301      	adds	r3, #1
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	4b19      	ldr	r3, [pc, #100]	; (8003458 <next+0x80>)
 80033f2:	801a      	strh	r2, [r3, #0]
	read_song();
 80033f4:	f7ff ff6e 	bl	80032d4 <read_song>
	fresult = f_open(&file, &utwor , FA_READ|FA_OPEN_EXISTING);
 80033f8:	2201      	movs	r2, #1
 80033fa:	4918      	ldr	r1, [pc, #96]	; (800345c <next+0x84>)
 80033fc:	4815      	ldr	r0, [pc, #84]	; (8003454 <next+0x7c>)
 80033fe:	f7ff fa95 	bl	800292c <f_open>
 8003402:	4603      	mov	r3, r0
 8003404:	461a      	mov	r2, r3
 8003406:	4b16      	ldr	r3, [pc, #88]	; (8003460 <next+0x88>)
 8003408:	701a      	strb	r2, [r3, #0]
	f_read(&file, &buf, BUFSIZE, &bytes_read);
 800340a:	4b16      	ldr	r3, [pc, #88]	; (8003464 <next+0x8c>)
 800340c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003410:	4915      	ldr	r1, [pc, #84]	; (8003468 <next+0x90>)
 8003412:	4810      	ldr	r0, [pc, #64]	; (8003454 <next+0x7c>)
 8003414:	f7ff fc0d 	bl	8002c32 <f_read>
	i=0;
 8003418:	4b14      	ldr	r3, [pc, #80]	; (800346c <next+0x94>)
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
	j=0;
 800341e:	4b14      	ldr	r3, [pc, #80]	; (8003470 <next+0x98>)
 8003420:	2200      	movs	r2, #0
 8003422:	601a      	str	r2, [r3, #0]
	 lcd_clear ();
 8003424:	f7ff fed0 	bl	80031c8 <lcd_clear>
	lcd_put_cur(0, 0);
 8003428:	2100      	movs	r1, #0
 800342a:	2000      	movs	r0, #0
 800342c:	f7ff ff33 	bl	8003296 <lcd_put_cur>
	lcd_send_string(&utwor);
 8003430:	480a      	ldr	r0, [pc, #40]	; (800345c <next+0x84>)
 8003432:	f7ff ff1c 	bl	800326e <lcd_send_string>
	lcd_put_cur(1, 0);
 8003436:	2100      	movs	r1, #0
 8003438:	2001      	movs	r0, #1
 800343a:	f7ff ff2c 	bl	8003296 <lcd_put_cur>
	lcd_send_string("PLAY");
 800343e:	480d      	ldr	r0, [pc, #52]	; (8003474 <next+0x9c>)
 8003440:	f7ff ff15 	bl	800326e <lcd_send_string>
	 HAL_TIM_Base_Start_IT(&htim4);
 8003444:	4802      	ldr	r0, [pc, #8]	; (8003450 <next+0x78>)
 8003446:	f006 ff3a 	bl	800a2be <HAL_TIM_Base_Start_IT>
}
 800344a:	bf00      	nop
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	2000035c 	.word	0x2000035c
 8003454:	2000040c 	.word	0x2000040c
 8003458:	200002dc 	.word	0x200002dc
 800345c:	2000039c 	.word	0x2000039c
 8003460:	20000b68 	.word	0x20000b68
 8003464:	2000067c 	.word	0x2000067c
 8003468:	20000968 	.word	0x20000968
 800346c:	200002d8 	.word	0x200002d8
 8003470:	20000004 	.word	0x20000004
 8003474:	0800c178 	.word	0x0800c178

08003478 <prev>:

void prev(){
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 800347c:	481c      	ldr	r0, [pc, #112]	; (80034f0 <prev+0x78>)
 800347e:	f006 ff42 	bl	800a306 <HAL_TIM_Base_Stop_IT>
	f_close(&file);
 8003482:	481c      	ldr	r0, [pc, #112]	; (80034f4 <prev+0x7c>)
 8003484:	f7ff fd86 	bl	8002f94 <f_close>
	nr_utworu--;
 8003488:	4b1b      	ldr	r3, [pc, #108]	; (80034f8 <prev+0x80>)
 800348a:	881b      	ldrh	r3, [r3, #0]
 800348c:	3b01      	subs	r3, #1
 800348e:	b29a      	uxth	r2, r3
 8003490:	4b19      	ldr	r3, [pc, #100]	; (80034f8 <prev+0x80>)
 8003492:	801a      	strh	r2, [r3, #0]
	read_song();
 8003494:	f7ff ff1e 	bl	80032d4 <read_song>
	fresult = f_open(&file, &utwor , FA_READ|FA_OPEN_EXISTING);
 8003498:	2201      	movs	r2, #1
 800349a:	4918      	ldr	r1, [pc, #96]	; (80034fc <prev+0x84>)
 800349c:	4815      	ldr	r0, [pc, #84]	; (80034f4 <prev+0x7c>)
 800349e:	f7ff fa45 	bl	800292c <f_open>
 80034a2:	4603      	mov	r3, r0
 80034a4:	461a      	mov	r2, r3
 80034a6:	4b16      	ldr	r3, [pc, #88]	; (8003500 <prev+0x88>)
 80034a8:	701a      	strb	r2, [r3, #0]
	f_read(&file, &buf, BUFSIZE, &bytes_read);
 80034aa:	4b16      	ldr	r3, [pc, #88]	; (8003504 <prev+0x8c>)
 80034ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034b0:	4915      	ldr	r1, [pc, #84]	; (8003508 <prev+0x90>)
 80034b2:	4810      	ldr	r0, [pc, #64]	; (80034f4 <prev+0x7c>)
 80034b4:	f7ff fbbd 	bl	8002c32 <f_read>
	i=0;
 80034b8:	4b14      	ldr	r3, [pc, #80]	; (800350c <prev+0x94>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	601a      	str	r2, [r3, #0]
	j=0;
 80034be:	4b14      	ldr	r3, [pc, #80]	; (8003510 <prev+0x98>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]
	 lcd_clear ();
 80034c4:	f7ff fe80 	bl	80031c8 <lcd_clear>
	lcd_put_cur(0, 0);
 80034c8:	2100      	movs	r1, #0
 80034ca:	2000      	movs	r0, #0
 80034cc:	f7ff fee3 	bl	8003296 <lcd_put_cur>
	lcd_send_string(&utwor);
 80034d0:	480a      	ldr	r0, [pc, #40]	; (80034fc <prev+0x84>)
 80034d2:	f7ff fecc 	bl	800326e <lcd_send_string>
	lcd_put_cur(1, 0);
 80034d6:	2100      	movs	r1, #0
 80034d8:	2001      	movs	r0, #1
 80034da:	f7ff fedc 	bl	8003296 <lcd_put_cur>
	lcd_send_string("PLAY");
 80034de:	480d      	ldr	r0, [pc, #52]	; (8003514 <prev+0x9c>)
 80034e0:	f7ff fec5 	bl	800326e <lcd_send_string>
	HAL_TIM_Base_Start_IT(&htim4);
 80034e4:	4802      	ldr	r0, [pc, #8]	; (80034f0 <prev+0x78>)
 80034e6:	f006 feea 	bl	800a2be <HAL_TIM_Base_Start_IT>
}
 80034ea:	bf00      	nop
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	2000035c 	.word	0x2000035c
 80034f4:	2000040c 	.word	0x2000040c
 80034f8:	200002dc 	.word	0x200002dc
 80034fc:	2000039c 	.word	0x2000039c
 8003500:	20000b68 	.word	0x20000b68
 8003504:	2000067c 	.word	0x2000067c
 8003508:	20000968 	.word	0x20000968
 800350c:	200002d8 	.word	0x200002d8
 8003510:	20000004 	.word	0x20000004
 8003514:	0800c178 	.word	0x0800c178

08003518 <HAL_GPIO_EXTI_Callback>:
		  	else if(value[0]>3285 && value[0] <= 3692) indeks_glosnosci = 8;
		  	else if(value[0]>3692 && value[0] <= 4095) indeks_glosnosci = 9;
	}
}*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	4603      	mov	r3, r0
 8003520:	80fb      	strh	r3, [r7, #6]

	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == GPIO_PIN_RESET){
 8003522:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003526:	4839      	ldr	r0, [pc, #228]	; (800360c <HAL_GPIO_EXTI_Callback+0xf4>)
 8003528:	f002 fe8c 	bl	8006244 <HAL_GPIO_ReadPin>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d10d      	bne.n	800354e <HAL_GPIO_EXTI_Callback+0x36>

		 //ciszej

		 if(indeks_glosnosci>0 && indeks_glosnosci<=9) indeks_glosnosci--;
 8003532:	4b37      	ldr	r3, [pc, #220]	; (8003610 <HAL_GPIO_EXTI_Callback+0xf8>)
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d009      	beq.n	800354e <HAL_GPIO_EXTI_Callback+0x36>
 800353a:	4b35      	ldr	r3, [pc, #212]	; (8003610 <HAL_GPIO_EXTI_Callback+0xf8>)
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	2b09      	cmp	r3, #9
 8003540:	d805      	bhi.n	800354e <HAL_GPIO_EXTI_Callback+0x36>
 8003542:	4b33      	ldr	r3, [pc, #204]	; (8003610 <HAL_GPIO_EXTI_Callback+0xf8>)
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	3b01      	subs	r3, #1
 8003548:	b2da      	uxtb	r2, r3
 800354a:	4b31      	ldr	r3, [pc, #196]	; (8003610 <HAL_GPIO_EXTI_Callback+0xf8>)
 800354c:	701a      	strb	r2, [r3, #0]

		  	}

	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET){
 800354e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003552:	482e      	ldr	r0, [pc, #184]	; (800360c <HAL_GPIO_EXTI_Callback+0xf4>)
 8003554:	f002 fe76 	bl	8006244 <HAL_GPIO_ReadPin>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_GPIO_EXTI_Callback+0x4a>
			  		//prev song
		prev();
 800355e:	f7ff ff8b 	bl	8003478 <prev>


			}
	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET){
 8003562:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003566:	4829      	ldr	r0, [pc, #164]	; (800360c <HAL_GPIO_EXTI_Callback+0xf4>)
 8003568:	f002 fe6c 	bl	8006244 <HAL_GPIO_ReadPin>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d129      	bne.n	80035c6 <HAL_GPIO_EXTI_Callback+0xae>


		 //pause/start

		 if(stan==1){
 8003572:	4b28      	ldr	r3, [pc, #160]	; (8003614 <HAL_GPIO_EXTI_Callback+0xfc>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d116      	bne.n	80035a8 <HAL_GPIO_EXTI_Callback+0x90>
		//HAL_TIM_Base_Start(&htim6);
		//HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, &buf, BUFSIZE, DAC_ALIGN_12B_R);
		lcd_clear();
 800357a:	f7ff fe25 	bl	80031c8 <lcd_clear>
		lcd_put_cur(0, 0);
 800357e:	2100      	movs	r1, #0
 8003580:	2000      	movs	r0, #0
 8003582:	f7ff fe88 	bl	8003296 <lcd_put_cur>
		lcd_send_string(&utwor);
 8003586:	4824      	ldr	r0, [pc, #144]	; (8003618 <HAL_GPIO_EXTI_Callback+0x100>)
 8003588:	f7ff fe71 	bl	800326e <lcd_send_string>
		lcd_put_cur(1, 0);
 800358c:	2100      	movs	r1, #0
 800358e:	2001      	movs	r0, #1
 8003590:	f7ff fe81 	bl	8003296 <lcd_put_cur>
		lcd_send_string("PLAY");
 8003594:	4821      	ldr	r0, [pc, #132]	; (800361c <HAL_GPIO_EXTI_Callback+0x104>)
 8003596:	f7ff fe6a 	bl	800326e <lcd_send_string>

		HAL_TIM_Base_Start_IT(&htim4);
 800359a:	4821      	ldr	r0, [pc, #132]	; (8003620 <HAL_GPIO_EXTI_Callback+0x108>)
 800359c:	f006 fe8f 	bl	800a2be <HAL_TIM_Base_Start_IT>
		 //HAL_TIM_Base_Start_IT(&htim7);
		 stan = 0;
 80035a0:	4b1c      	ldr	r3, [pc, #112]	; (8003614 <HAL_GPIO_EXTI_Callback+0xfc>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	e00e      	b.n	80035c6 <HAL_GPIO_EXTI_Callback+0xae>
		 }
		 else
		 {
			 lcd_clear();
 80035a8:	f7ff fe0e 	bl	80031c8 <lcd_clear>
			 lcd_put_cur(1, 0);
 80035ac:	2100      	movs	r1, #0
 80035ae:	2001      	movs	r0, #1
 80035b0:	f7ff fe71 	bl	8003296 <lcd_put_cur>
			 lcd_send_string("PAUSE");
 80035b4:	481b      	ldr	r0, [pc, #108]	; (8003624 <HAL_GPIO_EXTI_Callback+0x10c>)
 80035b6:	f7ff fe5a 	bl	800326e <lcd_send_string>
			 //HAL_TIM_Base_Start(&htim6);
			HAL_TIM_Base_Stop_IT(&htim4);
 80035ba:	4819      	ldr	r0, [pc, #100]	; (8003620 <HAL_GPIO_EXTI_Callback+0x108>)
 80035bc:	f006 fea3 	bl	800a306 <HAL_TIM_Base_Stop_IT>
			 stan=1;
 80035c0:	4b14      	ldr	r3, [pc, #80]	; (8003614 <HAL_GPIO_EXTI_Callback+0xfc>)
 80035c2:	2201      	movs	r2, #1
 80035c4:	601a      	str	r2, [r3, #0]
		 }

	 		}
	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_RESET){
 80035c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80035ca:	4810      	ldr	r0, [pc, #64]	; (800360c <HAL_GPIO_EXTI_Callback+0xf4>)
 80035cc:	f002 fe3a 	bl	8006244 <HAL_GPIO_ReadPin>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_GPIO_EXTI_Callback+0xc2>
		 	next();
 80035d6:	f7ff feff 	bl	80033d8 <next>

		 	}
	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_RESET){
 80035da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035de:	480b      	ldr	r0, [pc, #44]	; (800360c <HAL_GPIO_EXTI_Callback+0xf4>)
 80035e0:	f002 fe30 	bl	8006244 <HAL_GPIO_ReadPin>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d109      	bne.n	80035fe <HAL_GPIO_EXTI_Callback+0xe6>

		 //glosniej

		 if(indeks_glosnosci>=0 && indeks_glosnosci<9)
 80035ea:	4b09      	ldr	r3, [pc, #36]	; (8003610 <HAL_GPIO_EXTI_Callback+0xf8>)
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	2b08      	cmp	r3, #8
 80035f0:	d805      	bhi.n	80035fe <HAL_GPIO_EXTI_Callback+0xe6>
			 indeks_glosnosci++;
 80035f2:	4b07      	ldr	r3, [pc, #28]	; (8003610 <HAL_GPIO_EXTI_Callback+0xf8>)
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	3301      	adds	r3, #1
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	4b05      	ldr	r3, [pc, #20]	; (8003610 <HAL_GPIO_EXTI_Callback+0xf8>)
 80035fc:	701a      	strb	r2, [r3, #0]
			 	}
	 HAL_Delay(200);
 80035fe:	20c8      	movs	r0, #200	; 0xc8
 8003600:	f001 f93a 	bl	8004878 <HAL_Delay>

}
 8003604:	bf00      	nop
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	40020400 	.word	0x40020400
 8003610:	20000008 	.word	0x20000008
 8003614:	2000000c 	.word	0x2000000c
 8003618:	2000039c 	.word	0x2000039c
 800361c:	0800c178 	.word	0x0800c178
 8003620:	2000035c 	.word	0x2000035c
 8003624:	0800c180 	.word	0x0800c180

08003628 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a3d      	ldr	r2, [pc, #244]	; (800372c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d173      	bne.n	8003722 <HAL_TIM_PeriodElapsedCallback+0xfa>
	{
		if(aktualny_bufor==0){
 800363a:	4b3d      	ldr	r3, [pc, #244]	; (8003730 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d135      	bne.n	80036ae <HAL_TIM_PeriodElapsedCallback+0x86>
					//HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R,buf[i]*(value[0]/500));
					HAL_I2S_Transmit(&hi2s2, &buf[i], BUFSIZE,100);
 8003642:	4b3c      	ldr	r3, [pc, #240]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a3c      	ldr	r2, [pc, #240]	; (8003738 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003648:	1899      	adds	r1, r3, r2
 800364a:	2364      	movs	r3, #100	; 0x64
 800364c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003650:	483a      	ldr	r0, [pc, #232]	; (800373c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8003652:	f004 ffeb 	bl	800862c <HAL_I2S_Transmit>
					eof=f_eof(&file);
 8003656:	4b3a      	ldr	r3, [pc, #232]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003658:	695a      	ldr	r2, [r3, #20]
 800365a:	4b39      	ldr	r3, [pc, #228]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	429a      	cmp	r2, r3
 8003660:	bf0c      	ite	eq
 8003662:	2301      	moveq	r3, #1
 8003664:	2300      	movne	r3, #0
 8003666:	b2db      	uxtb	r3, r3
 8003668:	461a      	mov	r2, r3
 800366a:	4b36      	ldr	r3, [pc, #216]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800366c:	701a      	strb	r2, [r3, #0]
					if(eof ==0) f_read(&file, &buf2[i],1, &bytes_read);
 800366e:	4b35      	ldr	r3, [pc, #212]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d109      	bne.n	800368a <HAL_TIM_PeriodElapsedCallback+0x62>
 8003676:	4b2f      	ldr	r3, [pc, #188]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a33      	ldr	r2, [pc, #204]	; (8003748 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800367c:	1899      	adds	r1, r3, r2
 800367e:	4b33      	ldr	r3, [pc, #204]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8003680:	2201      	movs	r2, #1
 8003682:	482f      	ldr	r0, [pc, #188]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003684:	f7ff fad5 	bl	8002c32 <f_read>
 8003688:	e001      	b.n	800368e <HAL_TIM_PeriodElapsedCallback+0x66>
					else {next();}
 800368a:	f7ff fea5 	bl	80033d8 <next>
					i++;
 800368e:	4b29      	ldr	r3, [pc, #164]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	3301      	adds	r3, #1
 8003694:	4a27      	ldr	r2, [pc, #156]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003696:	6013      	str	r3, [r2, #0]
					if(i==BUFSIZE){
 8003698:	4b26      	ldr	r3, [pc, #152]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036a0:	d105      	bne.n	80036ae <HAL_TIM_PeriodElapsedCallback+0x86>
						aktualny_bufor = 1;
 80036a2:	4b23      	ldr	r3, [pc, #140]	; (8003730 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80036a4:	2201      	movs	r2, #1
 80036a6:	701a      	strb	r2, [r3, #0]
						j=0;
 80036a8:	4b29      	ldr	r3, [pc, #164]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	601a      	str	r2, [r3, #0]
						//HAL_TIM_Base_Start_IT(&htim7);*glosnosc_guziczki[indeks_glosnosci]
					}
				}

			if(aktualny_bufor==1){
 80036ae:	4b20      	ldr	r3, [pc, #128]	; (8003730 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d135      	bne.n	8003722 <HAL_TIM_PeriodElapsedCallback+0xfa>
				//HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R,buf2[j]*(value[0]/500));
				HAL_I2S_Transmit(&hi2s2, &buf2[j], BUFSIZE,100);
 80036b6:	4b26      	ldr	r3, [pc, #152]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a23      	ldr	r2, [pc, #140]	; (8003748 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80036bc:	1899      	adds	r1, r3, r2
 80036be:	2364      	movs	r3, #100	; 0x64
 80036c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036c4:	481d      	ldr	r0, [pc, #116]	; (800373c <HAL_TIM_PeriodElapsedCallback+0x114>)
 80036c6:	f004 ffb1 	bl	800862c <HAL_I2S_Transmit>
				eof=f_eof(&file);
 80036ca:	4b1d      	ldr	r3, [pc, #116]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80036cc:	695a      	ldr	r2, [r3, #20]
 80036ce:	4b1c      	ldr	r3, [pc, #112]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	bf0c      	ite	eq
 80036d6:	2301      	moveq	r3, #1
 80036d8:	2300      	movne	r3, #0
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	461a      	mov	r2, r3
 80036de:	4b19      	ldr	r3, [pc, #100]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80036e0:	701a      	strb	r2, [r3, #0]
				if(eof ==0) f_read(&file, &buf[j],1, &bytes_read);
 80036e2:	4b18      	ldr	r3, [pc, #96]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d109      	bne.n	80036fe <HAL_TIM_PeriodElapsedCallback+0xd6>
 80036ea:	4b19      	ldr	r3, [pc, #100]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a12      	ldr	r2, [pc, #72]	; (8003738 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80036f0:	1899      	adds	r1, r3, r2
 80036f2:	4b16      	ldr	r3, [pc, #88]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x124>)
 80036f4:	2201      	movs	r2, #1
 80036f6:	4812      	ldr	r0, [pc, #72]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80036f8:	f7ff fa9b 	bl	8002c32 <f_read>
 80036fc:	e001      	b.n	8003702 <HAL_TIM_PeriodElapsedCallback+0xda>
				else {next();}
 80036fe:	f7ff fe6b 	bl	80033d8 <next>
				j++;
 8003702:	4b13      	ldr	r3, [pc, #76]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	3301      	adds	r3, #1
 8003708:	4a11      	ldr	r2, [pc, #68]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800370a:	6013      	str	r3, [r2, #0]
				if(j==BUFSIZE){
 800370c:	4b10      	ldr	r3, [pc, #64]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003714:	d105      	bne.n	8003722 <HAL_TIM_PeriodElapsedCallback+0xfa>
					aktualny_bufor = 0;
 8003716:	4b06      	ldr	r3, [pc, #24]	; (8003730 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003718:	2200      	movs	r2, #0
 800371a:	701a      	strb	r2, [r3, #0]
					i=0;
 800371c:	4b05      	ldr	r3, [pc, #20]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800371e:	2200      	movs	r2, #0
 8003720:	601a      	str	r2, [r3, #0]
			else bufforek();*/

	}


}
 8003722:	bf00      	nop
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	40000800 	.word	0x40000800
 8003730:	200002de 	.word	0x200002de
 8003734:	200002d8 	.word	0x200002d8
 8003738:	20000968 	.word	0x20000968
 800373c:	20000bb0 	.word	0x20000bb0
 8003740:	2000040c 	.word	0x2000040c
 8003744:	200003b0 	.word	0x200003b0
 8003748:	20000680 	.word	0x20000680
 800374c:	2000067c 	.word	0x2000067c
 8003750:	20000004 	.word	0x20000004

08003754 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef*huart)
	{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
		if(huart->Instance == USART2)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a2f      	ldr	r2, [pc, #188]	; (8003820 <HAL_UART_RxCpltCallback+0xcc>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d157      	bne.n	8003816 <HAL_UART_RxCpltCallback+0xc2>
			{

			HAL_UART_Receive_IT(&huart2, receiveUART, sizeReceiveUART);
 8003766:	4b2f      	ldr	r3, [pc, #188]	; (8003824 <HAL_UART_RxCpltCallback+0xd0>)
 8003768:	881b      	ldrh	r3, [r3, #0]
 800376a:	461a      	mov	r2, r3
 800376c:	492e      	ldr	r1, [pc, #184]	; (8003828 <HAL_UART_RxCpltCallback+0xd4>)
 800376e:	482f      	ldr	r0, [pc, #188]	; (800382c <HAL_UART_RxCpltCallback+0xd8>)
 8003770:	f007 fa38 	bl	800abe4 <HAL_UART_Receive_IT>
			if(receiveUART[0]==65){
 8003774:	4b2c      	ldr	r3, [pc, #176]	; (8003828 <HAL_UART_RxCpltCallback+0xd4>)
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	2b41      	cmp	r3, #65	; 0x41
 800377a:	d106      	bne.n	800378a <HAL_UART_RxCpltCallback+0x36>
							HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800377c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003780:	482b      	ldr	r0, [pc, #172]	; (8003830 <HAL_UART_RxCpltCallback+0xdc>)
 8003782:	f002 fd90 	bl	80062a6 <HAL_GPIO_TogglePin>
							prev();
 8003786:	f7ff fe77 	bl	8003478 <prev>
						}
						if(receiveUART[0]==66){
 800378a:	4b27      	ldr	r3, [pc, #156]	; (8003828 <HAL_UART_RxCpltCallback+0xd4>)
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2b42      	cmp	r3, #66	; 0x42
 8003790:	d136      	bne.n	8003800 <HAL_UART_RxCpltCallback+0xac>

							HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8003792:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003796:	4826      	ldr	r0, [pc, #152]	; (8003830 <HAL_UART_RxCpltCallback+0xdc>)
 8003798:	f002 fd85 	bl	80062a6 <HAL_GPIO_TogglePin>
							if(stan==1){
 800379c:	4b25      	ldr	r3, [pc, #148]	; (8003834 <HAL_UART_RxCpltCallback+0xe0>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d11e      	bne.n	80037e2 <HAL_UART_RxCpltCallback+0x8e>
								HAL_UART_Transmit_IT(&huart2, &utwor, sizeutwor);
 80037a4:	4b24      	ldr	r3, [pc, #144]	; (8003838 <HAL_UART_RxCpltCallback+0xe4>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	461a      	mov	r2, r3
 80037ac:	4923      	ldr	r1, [pc, #140]	; (800383c <HAL_UART_RxCpltCallback+0xe8>)
 80037ae:	481f      	ldr	r0, [pc, #124]	; (800382c <HAL_UART_RxCpltCallback+0xd8>)
 80037b0:	f007 f9d3 	bl	800ab5a <HAL_UART_Transmit_IT>
									lcd_clear();
 80037b4:	f7ff fd08 	bl	80031c8 <lcd_clear>
									lcd_put_cur(0, 0);
 80037b8:	2100      	movs	r1, #0
 80037ba:	2000      	movs	r0, #0
 80037bc:	f7ff fd6b 	bl	8003296 <lcd_put_cur>
									lcd_send_string(&utwor);
 80037c0:	481e      	ldr	r0, [pc, #120]	; (800383c <HAL_UART_RxCpltCallback+0xe8>)
 80037c2:	f7ff fd54 	bl	800326e <lcd_send_string>
									lcd_put_cur(1, 0);
 80037c6:	2100      	movs	r1, #0
 80037c8:	2001      	movs	r0, #1
 80037ca:	f7ff fd64 	bl	8003296 <lcd_put_cur>
									lcd_send_string("PLAY");
 80037ce:	481c      	ldr	r0, [pc, #112]	; (8003840 <HAL_UART_RxCpltCallback+0xec>)
 80037d0:	f7ff fd4d 	bl	800326e <lcd_send_string>
									 HAL_TIM_Base_Start_IT(&htim4);
 80037d4:	481b      	ldr	r0, [pc, #108]	; (8003844 <HAL_UART_RxCpltCallback+0xf0>)
 80037d6:	f006 fd72 	bl	800a2be <HAL_TIM_Base_Start_IT>
									 stan = 0;
 80037da:	4b16      	ldr	r3, [pc, #88]	; (8003834 <HAL_UART_RxCpltCallback+0xe0>)
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	e00e      	b.n	8003800 <HAL_UART_RxCpltCallback+0xac>
									 }
									 else
									 {
										 lcd_clear();
 80037e2:	f7ff fcf1 	bl	80031c8 <lcd_clear>
										 lcd_put_cur(1, 0);
 80037e6:	2100      	movs	r1, #0
 80037e8:	2001      	movs	r0, #1
 80037ea:	f7ff fd54 	bl	8003296 <lcd_put_cur>
										 lcd_send_string("PAUSE");
 80037ee:	4816      	ldr	r0, [pc, #88]	; (8003848 <HAL_UART_RxCpltCallback+0xf4>)
 80037f0:	f7ff fd3d 	bl	800326e <lcd_send_string>
										 HAL_TIM_Base_Stop_IT(&htim4);
 80037f4:	4813      	ldr	r0, [pc, #76]	; (8003844 <HAL_UART_RxCpltCallback+0xf0>)
 80037f6:	f006 fd86 	bl	800a306 <HAL_TIM_Base_Stop_IT>
										 stan=1;
 80037fa:	4b0e      	ldr	r3, [pc, #56]	; (8003834 <HAL_UART_RxCpltCallback+0xe0>)
 80037fc:	2201      	movs	r2, #1
 80037fe:	601a      	str	r2, [r3, #0]
									 }
									}
						if(receiveUART[0]==67){
 8003800:	4b09      	ldr	r3, [pc, #36]	; (8003828 <HAL_UART_RxCpltCallback+0xd4>)
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b43      	cmp	r3, #67	; 0x43
 8003806:	d106      	bne.n	8003816 <HAL_UART_RxCpltCallback+0xc2>
							HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8003808:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800380c:	4808      	ldr	r0, [pc, #32]	; (8003830 <HAL_UART_RxCpltCallback+0xdc>)
 800380e:	f002 fd4a 	bl	80062a6 <HAL_GPIO_TogglePin>
										next();
 8003812:	f7ff fde1 	bl	80033d8 <next>
									}
			}
	}
 8003816:	bf00      	nop
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	40004400 	.word	0x40004400
 8003824:	20000002 	.word	0x20000002
 8003828:	20000938 	.word	0x20000938
 800382c:	20000b6c 	.word	0x20000b6c
 8003830:	40020c00 	.word	0x40020c00
 8003834:	2000000c 	.word	0x2000000c
 8003838:	20000880 	.word	0x20000880
 800383c:	2000039c 	.word	0x2000039c
 8003840:	0800c178 	.word	0x0800c178
 8003844:	2000035c 	.word	0x2000035c
 8003848:	0800c180 	.word	0x0800c180

0800384c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003850:	f000 ffa0 	bl	8004794 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003854:	f000 f86a 	bl	800392c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003858:	f000 fac0 	bl	8003ddc <MX_GPIO_Init>
  MX_DMA_Init();
 800385c:	f000 fa9e 	bl	8003d9c <MX_DMA_Init>
  MX_ADC1_Init();
 8003860:	f000 f8e4 	bl	8003a2c <MX_ADC1_Init>
  MX_DAC_Init();
 8003864:	f000 f934 	bl	8003ad0 <MX_DAC_Init>
  MX_I2C3_Init();
 8003868:	f000 f95c 	bl	8003b24 <MX_I2C3_Init>
  MX_SPI3_Init();
 800386c:	f000 f9b6 	bl	8003bdc <MX_SPI3_Init>
  MX_TIM6_Init();
 8003870:	f000 fa36 	bl	8003ce0 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8003874:	f000 fa68 	bl	8003d48 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8003878:	f000 f9e6 	bl	8003c48 <MX_TIM4_Init>
  MX_I2S2_Init();
 800387c:	f000 f980 	bl	8003b80 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

  HAL_DAC_Start(&hdac,DAC_CHANNEL_1);
 8003880:	2100      	movs	r1, #0
 8003882:	481c      	ldr	r0, [pc, #112]	; (80038f4 <main+0xa8>)
 8003884:	f001 fe95 	bl	80055b2 <HAL_DAC_Start>
 // HAL_TIM_Base_Start_IT(&htim6);

   // HAL_ADC_Start_IT(&hadc1);

   // HAL_UART_Transmit_IT(&huart2, sendUART, sizeSendUART);
  	  	 HAL_UART_Receive_IT(&huart2, receiveUART, sizeReceiveUART);
 8003888:	4b1b      	ldr	r3, [pc, #108]	; (80038f8 <main+0xac>)
 800388a:	881b      	ldrh	r3, [r3, #0]
 800388c:	461a      	mov	r2, r3
 800388e:	491b      	ldr	r1, [pc, #108]	; (80038fc <main+0xb0>)
 8003890:	481b      	ldr	r0, [pc, #108]	; (8003900 <main+0xb4>)
 8003892:	f007 f9a7 	bl	800abe4 <HAL_UART_Receive_IT>
    	fresult = f_mount(&FatFs, "", 1);
 8003896:	2201      	movs	r2, #1
 8003898:	491a      	ldr	r1, [pc, #104]	; (8003904 <main+0xb8>)
 800389a:	481b      	ldr	r0, [pc, #108]	; (8003908 <main+0xbc>)
 800389c:	f7ff f806 	bl	80028ac <f_mount>
 80038a0:	4603      	mov	r3, r0
 80038a2:	461a      	mov	r2, r3
 80038a4:	4b19      	ldr	r3, [pc, #100]	; (800390c <main+0xc0>)
 80038a6:	701a      	strb	r2, [r3, #0]
    	read_song();
 80038a8:	f7ff fd14 	bl	80032d4 <read_song>
        fresult = f_open(&file, &utwor , FA_READ|FA_OPEN_EXISTING|FA_OPEN_ALWAYS);
 80038ac:	2211      	movs	r2, #17
 80038ae:	4918      	ldr	r1, [pc, #96]	; (8003910 <main+0xc4>)
 80038b0:	4818      	ldr	r0, [pc, #96]	; (8003914 <main+0xc8>)
 80038b2:	f7ff f83b 	bl	800292c <f_open>
 80038b6:	4603      	mov	r3, r0
 80038b8:	461a      	mov	r2, r3
 80038ba:	4b14      	ldr	r3, [pc, #80]	; (800390c <main+0xc0>)
 80038bc:	701a      	strb	r2, [r3, #0]
        fresult = f_read(&file, &buf2, 352, &bytes_read);
 80038be:	4b16      	ldr	r3, [pc, #88]	; (8003918 <main+0xcc>)
 80038c0:	f44f 72b0 	mov.w	r2, #352	; 0x160
 80038c4:	4915      	ldr	r1, [pc, #84]	; (800391c <main+0xd0>)
 80038c6:	4813      	ldr	r0, [pc, #76]	; (8003914 <main+0xc8>)
 80038c8:	f7ff f9b3 	bl	8002c32 <f_read>
 80038cc:	4603      	mov	r3, r0
 80038ce:	461a      	mov	r2, r3
 80038d0:	4b0e      	ldr	r3, [pc, #56]	; (800390c <main+0xc0>)
 80038d2:	701a      	strb	r2, [r3, #0]

        f_read(&file, &buf,BUFSIZE, &bytes_read);
 80038d4:	4b10      	ldr	r3, [pc, #64]	; (8003918 <main+0xcc>)
 80038d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038da:	4911      	ldr	r1, [pc, #68]	; (8003920 <main+0xd4>)
 80038dc:	480d      	ldr	r0, [pc, #52]	; (8003914 <main+0xc8>)
 80038de:	f7ff f9a8 	bl	8002c32 <f_read>
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)value, 1);
 80038e2:	2201      	movs	r2, #1
 80038e4:	490f      	ldr	r1, [pc, #60]	; (8003924 <main+0xd8>)
 80038e6:	4810      	ldr	r0, [pc, #64]	; (8003928 <main+0xdc>)
 80038e8:	f001 f96c 	bl	8004bc4 <HAL_ADC_Start_DMA>
        //HAL_TIM_Base_Start_IT(&htim4);
      // HAL_DAC_Start_DMA(hdac, DAC_Channel_1, buf, 1, DAC_ALIGN_12B_R);

        //f_read(&file, &buf2,62000, &bytes_read);
      //  f_read(&file, &buf2,22047, &bytes_read);
        lcd_init();
 80038ec:	f7ff fc82 	bl	80031f4 <lcd_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80038f0:	e7fe      	b.n	80038f0 <main+0xa4>
 80038f2:	bf00      	nop
 80038f4:	20000884 	.word	0x20000884
 80038f8:	20000002 	.word	0x20000002
 80038fc:	20000938 	.word	0x20000938
 8003900:	20000b6c 	.word	0x20000b6c
 8003904:	0800c188 	.word	0x0800c188
 8003908:	200000a8 	.word	0x200000a8
 800390c:	20000b68 	.word	0x20000b68
 8003910:	2000039c 	.word	0x2000039c
 8003914:	2000040c 	.word	0x2000040c
 8003918:	2000067c 	.word	0x2000067c
 800391c:	20000680 	.word	0x20000680
 8003920:	20000968 	.word	0x20000968
 8003924:	20000bf8 	.word	0x20000bf8
 8003928:	20000634 	.word	0x20000634

0800392c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b098      	sub	sp, #96	; 0x60
 8003930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003932:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003936:	2230      	movs	r2, #48	; 0x30
 8003938:	2100      	movs	r1, #0
 800393a:	4618      	mov	r0, r3
 800393c:	f007 ff84 	bl	800b848 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003940:	f107 031c 	add.w	r3, r7, #28
 8003944:	2200      	movs	r2, #0
 8003946:	601a      	str	r2, [r3, #0]
 8003948:	605a      	str	r2, [r3, #4]
 800394a:	609a      	str	r2, [r3, #8]
 800394c:	60da      	str	r2, [r3, #12]
 800394e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003950:	f107 030c 	add.w	r3, r7, #12
 8003954:	2200      	movs	r2, #0
 8003956:	601a      	str	r2, [r3, #0]
 8003958:	605a      	str	r2, [r3, #4]
 800395a:	609a      	str	r2, [r3, #8]
 800395c:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800395e:	2300      	movs	r3, #0
 8003960:	60bb      	str	r3, [r7, #8]
 8003962:	4b30      	ldr	r3, [pc, #192]	; (8003a24 <SystemClock_Config+0xf8>)
 8003964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003966:	4a2f      	ldr	r2, [pc, #188]	; (8003a24 <SystemClock_Config+0xf8>)
 8003968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800396c:	6413      	str	r3, [r2, #64]	; 0x40
 800396e:	4b2d      	ldr	r3, [pc, #180]	; (8003a24 <SystemClock_Config+0xf8>)
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003976:	60bb      	str	r3, [r7, #8]
 8003978:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800397a:	2300      	movs	r3, #0
 800397c:	607b      	str	r3, [r7, #4]
 800397e:	4b2a      	ldr	r3, [pc, #168]	; (8003a28 <SystemClock_Config+0xfc>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a29      	ldr	r2, [pc, #164]	; (8003a28 <SystemClock_Config+0xfc>)
 8003984:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003988:	6013      	str	r3, [r2, #0]
 800398a:	4b27      	ldr	r3, [pc, #156]	; (8003a28 <SystemClock_Config+0xfc>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003992:	607b      	str	r3, [r7, #4]
 8003994:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003996:	2301      	movs	r3, #1
 8003998:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800399a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800399e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039a0:	2302      	movs	r3, #2
 80039a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80039a4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80039a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80039aa:	2304      	movs	r3, #4
 80039ac:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 80039ae:	23a8      	movs	r3, #168	; 0xa8
 80039b0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80039b2:	2302      	movs	r3, #2
 80039b4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80039b6:	2303      	movs	r3, #3
 80039b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80039be:	4618      	mov	r0, r3
 80039c0:	f005 fabe 	bl	8008f40 <HAL_RCC_OscConfig>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80039ca:	f000 fa9b 	bl	8003f04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039ce:	230f      	movs	r3, #15
 80039d0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80039d2:	2302      	movs	r3, #2
 80039d4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80039d6:	2300      	movs	r3, #0
 80039d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80039da:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80039de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80039e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039e4:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80039e6:	f107 031c 	add.w	r3, r7, #28
 80039ea:	2105      	movs	r1, #5
 80039ec:	4618      	mov	r0, r3
 80039ee:	f005 fd17 	bl	8009420 <HAL_RCC_ClockConfig>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80039f8:	f000 fa84 	bl	8003f04 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80039fc:	2301      	movs	r3, #1
 80039fe:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8003a00:	23c0      	movs	r3, #192	; 0xc0
 8003a02:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8003a04:	2302      	movs	r3, #2
 8003a06:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a08:	f107 030c 	add.w	r3, r7, #12
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f005 fef9 	bl	8009804 <HAL_RCCEx_PeriphCLKConfig>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8003a18:	f000 fa74 	bl	8003f04 <Error_Handler>
  }
}
 8003a1c:	bf00      	nop
 8003a1e:	3760      	adds	r7, #96	; 0x60
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40023800 	.word	0x40023800
 8003a28:	40007000 	.word	0x40007000

08003a2c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003a32:	463b      	mov	r3, r7
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]
 8003a38:	605a      	str	r2, [r3, #4]
 8003a3a:	609a      	str	r2, [r3, #8]
 8003a3c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8003a3e:	4b21      	ldr	r3, [pc, #132]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a40:	4a21      	ldr	r2, [pc, #132]	; (8003ac8 <MX_ADC1_Init+0x9c>)
 8003a42:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8003a44:	4b1f      	ldr	r3, [pc, #124]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a46:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a4a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003a4c:	4b1d      	ldr	r3, [pc, #116]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003a52:	4b1c      	ldr	r3, [pc, #112]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003a58:	4b1a      	ldr	r3, [pc, #104]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003a5e:	4b19      	ldr	r3, [pc, #100]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003a66:	4b17      	ldr	r3, [pc, #92]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003a6c:	4b15      	ldr	r3, [pc, #84]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a6e:	4a17      	ldr	r2, [pc, #92]	; (8003acc <MX_ADC1_Init+0xa0>)
 8003a70:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003a72:	4b14      	ldr	r3, [pc, #80]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003a78:	4b12      	ldr	r3, [pc, #72]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003a7e:	4b11      	ldr	r3, [pc, #68]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003a86:	4b0f      	ldr	r3, [pc, #60]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a88:	2201      	movs	r2, #1
 8003a8a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003a8c:	480d      	ldr	r0, [pc, #52]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003a8e:	f000 ff15 	bl	80048bc <HAL_ADC_Init>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d001      	beq.n	8003a9c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003a98:	f000 fa34 	bl	8003f04 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003aa8:	463b      	mov	r3, r7
 8003aaa:	4619      	mov	r1, r3
 8003aac:	4805      	ldr	r0, [pc, #20]	; (8003ac4 <MX_ADC1_Init+0x98>)
 8003aae:	f001 f9a3 	bl	8004df8 <HAL_ADC_ConfigChannel>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003ab8:	f000 fa24 	bl	8003f04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003abc:	bf00      	nop
 8003abe:	3710      	adds	r7, #16
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	20000634 	.word	0x20000634
 8003ac8:	40012000 	.word	0x40012000
 8003acc:	0f000001 	.word	0x0f000001

08003ad0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003ad6:	463b      	mov	r3, r7
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 8003ade:	4b0f      	ldr	r3, [pc, #60]	; (8003b1c <MX_DAC_Init+0x4c>)
 8003ae0:	4a0f      	ldr	r2, [pc, #60]	; (8003b20 <MX_DAC_Init+0x50>)
 8003ae2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8003ae4:	480d      	ldr	r0, [pc, #52]	; (8003b1c <MX_DAC_Init+0x4c>)
 8003ae6:	f001 fd42 	bl	800556e <HAL_DAC_Init>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8003af0:	f000 fa08 	bl	8003f04 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8003af4:	2304      	movs	r3, #4
 8003af6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003af8:	2300      	movs	r3, #0
 8003afa:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003afc:	463b      	mov	r3, r7
 8003afe:	2200      	movs	r2, #0
 8003b00:	4619      	mov	r1, r3
 8003b02:	4806      	ldr	r0, [pc, #24]	; (8003b1c <MX_DAC_Init+0x4c>)
 8003b04:	f001 fe0f 	bl	8005726 <HAL_DAC_ConfigChannel>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8003b0e:	f000 f9f9 	bl	8003f04 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8003b12:	bf00      	nop
 8003b14:	3708      	adds	r7, #8
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	20000884 	.word	0x20000884
 8003b20:	40007400 	.word	0x40007400

08003b24 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003b28:	4b12      	ldr	r3, [pc, #72]	; (8003b74 <MX_I2C3_Init+0x50>)
 8003b2a:	4a13      	ldr	r2, [pc, #76]	; (8003b78 <MX_I2C3_Init+0x54>)
 8003b2c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8003b2e:	4b11      	ldr	r3, [pc, #68]	; (8003b74 <MX_I2C3_Init+0x50>)
 8003b30:	4a12      	ldr	r2, [pc, #72]	; (8003b7c <MX_I2C3_Init+0x58>)
 8003b32:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003b34:	4b0f      	ldr	r3, [pc, #60]	; (8003b74 <MX_I2C3_Init+0x50>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003b3a:	4b0e      	ldr	r3, [pc, #56]	; (8003b74 <MX_I2C3_Init+0x50>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b40:	4b0c      	ldr	r3, [pc, #48]	; (8003b74 <MX_I2C3_Init+0x50>)
 8003b42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003b46:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b48:	4b0a      	ldr	r3, [pc, #40]	; (8003b74 <MX_I2C3_Init+0x50>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003b4e:	4b09      	ldr	r3, [pc, #36]	; (8003b74 <MX_I2C3_Init+0x50>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b54:	4b07      	ldr	r3, [pc, #28]	; (8003b74 <MX_I2C3_Init+0x50>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003b5a:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <MX_I2C3_Init+0x50>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003b60:	4804      	ldr	r0, [pc, #16]	; (8003b74 <MX_I2C3_Init+0x50>)
 8003b62:	f002 fbd3 	bl	800630c <HAL_I2C_Init>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d001      	beq.n	8003b70 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003b6c:	f000 f9ca 	bl	8003f04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003b70:	bf00      	nop
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	20000308 	.word	0x20000308
 8003b78:	40005c00 	.word	0x40005c00
 8003b7c:	000186a0 	.word	0x000186a0

08003b80 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8003b84:	4b13      	ldr	r3, [pc, #76]	; (8003bd4 <MX_I2S2_Init+0x54>)
 8003b86:	4a14      	ldr	r2, [pc, #80]	; (8003bd8 <MX_I2S2_Init+0x58>)
 8003b88:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8003b8a:	4b12      	ldr	r3, [pc, #72]	; (8003bd4 <MX_I2S2_Init+0x54>)
 8003b8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b90:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8003b92:	4b10      	ldr	r3, [pc, #64]	; (8003bd4 <MX_I2S2_Init+0x54>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8003b98:	4b0e      	ldr	r3, [pc, #56]	; (8003bd4 <MX_I2S2_Init+0x54>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8003b9e:	4b0d      	ldr	r3, [pc, #52]	; (8003bd4 <MX_I2S2_Init+0x54>)
 8003ba0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ba4:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8003ba6:	4b0b      	ldr	r3, [pc, #44]	; (8003bd4 <MX_I2S2_Init+0x54>)
 8003ba8:	f64a 4244 	movw	r2, #44100	; 0xac44
 8003bac:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8003bae:	4b09      	ldr	r3, [pc, #36]	; (8003bd4 <MX_I2S2_Init+0x54>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8003bb4:	4b07      	ldr	r3, [pc, #28]	; (8003bd4 <MX_I2S2_Init+0x54>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8003bba:	4b06      	ldr	r3, [pc, #24]	; (8003bd4 <MX_I2S2_Init+0x54>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8003bc0:	4804      	ldr	r0, [pc, #16]	; (8003bd4 <MX_I2S2_Init+0x54>)
 8003bc2:	f004 fbf3 	bl	80083ac <HAL_I2S_Init>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8003bcc:	f000 f99a 	bl	8003f04 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8003bd0:	bf00      	nop
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	20000bb0 	.word	0x20000bb0
 8003bd8:	40003800 	.word	0x40003800

08003bdc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003be0:	4b17      	ldr	r3, [pc, #92]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003be2:	4a18      	ldr	r2, [pc, #96]	; (8003c44 <MX_SPI3_Init+0x68>)
 8003be4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003be6:	4b16      	ldr	r3, [pc, #88]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003be8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003bec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003bee:	4b14      	ldr	r3, [pc, #80]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003bf4:	4b12      	ldr	r3, [pc, #72]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003bfa:	4b11      	ldr	r3, [pc, #68]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003c00:	4b0f      	ldr	r3, [pc, #60]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003c06:	4b0e      	ldr	r3, [pc, #56]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003c08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c0c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003c0e:	4b0c      	ldr	r3, [pc, #48]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003c10:	2218      	movs	r2, #24
 8003c12:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003c14:	4b0a      	ldr	r3, [pc, #40]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003c1a:	4b09      	ldr	r3, [pc, #36]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c20:	4b07      	ldr	r3, [pc, #28]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003c26:	4b06      	ldr	r3, [pc, #24]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003c28:	220a      	movs	r2, #10
 8003c2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003c2c:	4804      	ldr	r0, [pc, #16]	; (8003c40 <MX_SPI3_Init+0x64>)
 8003c2e:	f005 ff27 	bl	8009a80 <HAL_SPI_Init>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003c38:	f000 f964 	bl	8003f04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003c3c:	bf00      	nop
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	200003b4 	.word	0x200003b4
 8003c44:	40003c00 	.word	0x40003c00

08003c48 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c4e:	f107 0308 	add.w	r3, r7, #8
 8003c52:	2200      	movs	r2, #0
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	605a      	str	r2, [r3, #4]
 8003c58:	609a      	str	r2, [r3, #8]
 8003c5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c5c:	463b      	mov	r3, r7
 8003c5e:	2200      	movs	r2, #0
 8003c60:	601a      	str	r2, [r3, #0]
 8003c62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003c64:	4b1c      	ldr	r3, [pc, #112]	; (8003cd8 <MX_TIM4_Init+0x90>)
 8003c66:	4a1d      	ldr	r2, [pc, #116]	; (8003cdc <MX_TIM4_Init+0x94>)
 8003c68:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 126;
 8003c6a:	4b1b      	ldr	r3, [pc, #108]	; (8003cd8 <MX_TIM4_Init+0x90>)
 8003c6c:	227e      	movs	r2, #126	; 0x7e
 8003c6e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c70:	4b19      	ldr	r3, [pc, #100]	; (8003cd8 <MX_TIM4_Init+0x90>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 14;
 8003c76:	4b18      	ldr	r3, [pc, #96]	; (8003cd8 <MX_TIM4_Init+0x90>)
 8003c78:	220e      	movs	r2, #14
 8003c7a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c7c:	4b16      	ldr	r3, [pc, #88]	; (8003cd8 <MX_TIM4_Init+0x90>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c82:	4b15      	ldr	r3, [pc, #84]	; (8003cd8 <MX_TIM4_Init+0x90>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003c88:	4813      	ldr	r0, [pc, #76]	; (8003cd8 <MX_TIM4_Init+0x90>)
 8003c8a:	f006 faed 	bl	800a268 <HAL_TIM_Base_Init>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8003c94:	f000 f936 	bl	8003f04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c9c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003c9e:	f107 0308 	add.w	r3, r7, #8
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	480c      	ldr	r0, [pc, #48]	; (8003cd8 <MX_TIM4_Init+0x90>)
 8003ca6:	f006 fc61 	bl	800a56c <HAL_TIM_ConfigClockSource>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8003cb0:	f000 f928 	bl	8003f04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003cbc:	463b      	mov	r3, r7
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	4805      	ldr	r0, [pc, #20]	; (8003cd8 <MX_TIM4_Init+0x90>)
 8003cc2:	f006 fe6d 	bl	800a9a0 <HAL_TIMEx_MasterConfigSynchronization>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d001      	beq.n	8003cd0 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8003ccc:	f000 f91a 	bl	8003f04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003cd0:	bf00      	nop
 8003cd2:	3718      	adds	r7, #24
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	2000035c 	.word	0x2000035c
 8003cdc:	40000800 	.word	0x40000800

08003ce0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ce6:	463b      	mov	r3, r7
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003cee:	4b14      	ldr	r3, [pc, #80]	; (8003d40 <MX_TIM6_Init+0x60>)
 8003cf0:	4a14      	ldr	r2, [pc, #80]	; (8003d44 <MX_TIM6_Init+0x64>)
 8003cf2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 126;
 8003cf4:	4b12      	ldr	r3, [pc, #72]	; (8003d40 <MX_TIM6_Init+0x60>)
 8003cf6:	227e      	movs	r2, #126	; 0x7e
 8003cf8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cfa:	4b11      	ldr	r3, [pc, #68]	; (8003d40 <MX_TIM6_Init+0x60>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 114;
 8003d00:	4b0f      	ldr	r3, [pc, #60]	; (8003d40 <MX_TIM6_Init+0x60>)
 8003d02:	2272      	movs	r2, #114	; 0x72
 8003d04:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d06:	4b0e      	ldr	r3, [pc, #56]	; (8003d40 <MX_TIM6_Init+0x60>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003d0c:	480c      	ldr	r0, [pc, #48]	; (8003d40 <MX_TIM6_Init+0x60>)
 8003d0e:	f006 faab 	bl	800a268 <HAL_TIM_Base_Init>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8003d18:	f000 f8f4 	bl	8003f04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003d1c:	2320      	movs	r3, #32
 8003d1e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d20:	2300      	movs	r3, #0
 8003d22:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003d24:	463b      	mov	r3, r7
 8003d26:	4619      	mov	r1, r3
 8003d28:	4805      	ldr	r0, [pc, #20]	; (8003d40 <MX_TIM6_Init+0x60>)
 8003d2a:	f006 fe39 	bl	800a9a0 <HAL_TIMEx_MasterConfigSynchronization>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d001      	beq.n	8003d38 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8003d34:	f000 f8e6 	bl	8003f04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003d38:	bf00      	nop
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	200008f8 	.word	0x200008f8
 8003d44:	40001000 	.word	0x40001000

08003d48 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003d4c:	4b11      	ldr	r3, [pc, #68]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d4e:	4a12      	ldr	r2, [pc, #72]	; (8003d98 <MX_USART2_UART_Init+0x50>)
 8003d50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003d52:	4b10      	ldr	r3, [pc, #64]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d54:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003d58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003d5a:	4b0e      	ldr	r3, [pc, #56]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003d60:	4b0c      	ldr	r3, [pc, #48]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003d66:	4b0b      	ldr	r3, [pc, #44]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003d6c:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d6e:	220c      	movs	r2, #12
 8003d70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d72:	4b08      	ldr	r3, [pc, #32]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d78:	4b06      	ldr	r3, [pc, #24]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003d7e:	4805      	ldr	r0, [pc, #20]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d80:	f006 fe9e 	bl	800aac0 <HAL_UART_Init>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003d8a:	f000 f8bb 	bl	8003f04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003d8e:	bf00      	nop
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	20000b6c 	.word	0x20000b6c
 8003d98:	40004400 	.word	0x40004400

08003d9c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003da2:	2300      	movs	r3, #0
 8003da4:	607b      	str	r3, [r7, #4]
 8003da6:	4b0c      	ldr	r3, [pc, #48]	; (8003dd8 <MX_DMA_Init+0x3c>)
 8003da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003daa:	4a0b      	ldr	r2, [pc, #44]	; (8003dd8 <MX_DMA_Init+0x3c>)
 8003dac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003db0:	6313      	str	r3, [r2, #48]	; 0x30
 8003db2:	4b09      	ldr	r3, [pc, #36]	; (8003dd8 <MX_DMA_Init+0x3c>)
 8003db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dba:	607b      	str	r3, [r7, #4]
 8003dbc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	2038      	movs	r0, #56	; 0x38
 8003dc4:	f001 fb9d 	bl	8005502 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003dc8:	2038      	movs	r0, #56	; 0x38
 8003dca:	f001 fbb6 	bl	800553a <HAL_NVIC_EnableIRQ>

}
 8003dce:	bf00      	nop
 8003dd0:	3708      	adds	r7, #8
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40023800 	.word	0x40023800

08003ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b08a      	sub	sp, #40	; 0x28
 8003de0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de2:	f107 0314 	add.w	r3, r7, #20
 8003de6:	2200      	movs	r2, #0
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	605a      	str	r2, [r3, #4]
 8003dec:	609a      	str	r2, [r3, #8]
 8003dee:	60da      	str	r2, [r3, #12]
 8003df0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003df2:	2300      	movs	r3, #0
 8003df4:	613b      	str	r3, [r7, #16]
 8003df6:	4b3f      	ldr	r3, [pc, #252]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	4a3e      	ldr	r2, [pc, #248]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003dfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e00:	6313      	str	r3, [r2, #48]	; 0x30
 8003e02:	4b3c      	ldr	r3, [pc, #240]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e0a:	613b      	str	r3, [r7, #16]
 8003e0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60fb      	str	r3, [r7, #12]
 8003e12:	4b38      	ldr	r3, [pc, #224]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e16:	4a37      	ldr	r2, [pc, #220]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e18:	f043 0304 	orr.w	r3, r3, #4
 8003e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e1e:	4b35      	ldr	r3, [pc, #212]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e22:	f003 0304 	and.w	r3, r3, #4
 8003e26:	60fb      	str	r3, [r7, #12]
 8003e28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60bb      	str	r3, [r7, #8]
 8003e2e:	4b31      	ldr	r3, [pc, #196]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e32:	4a30      	ldr	r2, [pc, #192]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e34:	f043 0301 	orr.w	r3, r3, #1
 8003e38:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3a:	4b2e      	ldr	r3, [pc, #184]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	60bb      	str	r3, [r7, #8]
 8003e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e46:	2300      	movs	r3, #0
 8003e48:	607b      	str	r3, [r7, #4]
 8003e4a:	4b2a      	ldr	r3, [pc, #168]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4e:	4a29      	ldr	r2, [pc, #164]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e50:	f043 0302 	orr.w	r3, r3, #2
 8003e54:	6313      	str	r3, [r2, #48]	; 0x30
 8003e56:	4b27      	ldr	r3, [pc, #156]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	607b      	str	r3, [r7, #4]
 8003e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e62:	2300      	movs	r3, #0
 8003e64:	603b      	str	r3, [r7, #0]
 8003e66:	4b23      	ldr	r3, [pc, #140]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6a:	4a22      	ldr	r2, [pc, #136]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e6c:	f043 0308 	orr.w	r3, r3, #8
 8003e70:	6313      	str	r3, [r2, #48]	; 0x30
 8003e72:	4b20      	ldr	r3, [pc, #128]	; (8003ef4 <MX_GPIO_Init+0x118>)
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	f003 0308 	and.w	r3, r3, #8
 8003e7a:	603b      	str	r3, [r7, #0]
 8003e7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8003e84:	481c      	ldr	r0, [pc, #112]	; (8003ef8 <MX_GPIO_Init+0x11c>)
 8003e86:	f002 f9f5 	bl	8006274 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB11 PB12 PB13 PB14 
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 8003e8a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003e8e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003e90:	4b1a      	ldr	r3, [pc, #104]	; (8003efc <MX_GPIO_Init+0x120>)
 8003e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e94:	2301      	movs	r3, #1
 8003e96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e98:	f107 0314 	add.w	r3, r7, #20
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4818      	ldr	r0, [pc, #96]	; (8003f00 <MX_GPIO_Init+0x124>)
 8003ea0:	f002 f836 	bl	8005f10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003ea4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ea8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003eb2:	f107 0314 	add.w	r3, r7, #20
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	480f      	ldr	r0, [pc, #60]	; (8003ef8 <MX_GPIO_Init+0x11c>)
 8003eba:	f002 f829 	bl	8005f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003ebe:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003ec2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ed0:	f107 0314 	add.w	r3, r7, #20
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	4808      	ldr	r0, [pc, #32]	; (8003ef8 <MX_GPIO_Init+0x11c>)
 8003ed8:	f002 f81a 	bl	8005f10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8003edc:	2200      	movs	r2, #0
 8003ede:	2101      	movs	r1, #1
 8003ee0:	2028      	movs	r0, #40	; 0x28
 8003ee2:	f001 fb0e 	bl	8005502 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003ee6:	2028      	movs	r0, #40	; 0x28
 8003ee8:	f001 fb27 	bl	800553a <HAL_NVIC_EnableIRQ>

}
 8003eec:	bf00      	nop
 8003eee:	3728      	adds	r7, #40	; 0x28
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	40023800 	.word	0x40023800
 8003ef8:	40020c00 	.word	0x40020c00
 8003efc:	10310000 	.word	0x10310000
 8003f00:	40020400 	.word	0x40020400

08003f04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003f08:	bf00      	nop
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
	...

08003f14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	607b      	str	r3, [r7, #4]
 8003f1e:	4b10      	ldr	r3, [pc, #64]	; (8003f60 <HAL_MspInit+0x4c>)
 8003f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f22:	4a0f      	ldr	r2, [pc, #60]	; (8003f60 <HAL_MspInit+0x4c>)
 8003f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f28:	6453      	str	r3, [r2, #68]	; 0x44
 8003f2a:	4b0d      	ldr	r3, [pc, #52]	; (8003f60 <HAL_MspInit+0x4c>)
 8003f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f32:	607b      	str	r3, [r7, #4]
 8003f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f36:	2300      	movs	r3, #0
 8003f38:	603b      	str	r3, [r7, #0]
 8003f3a:	4b09      	ldr	r3, [pc, #36]	; (8003f60 <HAL_MspInit+0x4c>)
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3e:	4a08      	ldr	r2, [pc, #32]	; (8003f60 <HAL_MspInit+0x4c>)
 8003f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f44:	6413      	str	r3, [r2, #64]	; 0x40
 8003f46:	4b06      	ldr	r3, [pc, #24]	; (8003f60 <HAL_MspInit+0x4c>)
 8003f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f4e:	603b      	str	r3, [r7, #0]
 8003f50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f52:	bf00      	nop
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40023800 	.word	0x40023800

08003f64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b08a      	sub	sp, #40	; 0x28
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f6c:	f107 0314 	add.w	r3, r7, #20
 8003f70:	2200      	movs	r2, #0
 8003f72:	601a      	str	r2, [r3, #0]
 8003f74:	605a      	str	r2, [r3, #4]
 8003f76:	609a      	str	r2, [r3, #8]
 8003f78:	60da      	str	r2, [r3, #12]
 8003f7a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a33      	ldr	r2, [pc, #204]	; (8004050 <HAL_ADC_MspInit+0xec>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d15f      	bne.n	8004046 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003f86:	2300      	movs	r3, #0
 8003f88:	613b      	str	r3, [r7, #16]
 8003f8a:	4b32      	ldr	r3, [pc, #200]	; (8004054 <HAL_ADC_MspInit+0xf0>)
 8003f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f8e:	4a31      	ldr	r2, [pc, #196]	; (8004054 <HAL_ADC_MspInit+0xf0>)
 8003f90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f94:	6453      	str	r3, [r2, #68]	; 0x44
 8003f96:	4b2f      	ldr	r3, [pc, #188]	; (8004054 <HAL_ADC_MspInit+0xf0>)
 8003f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f9e:	613b      	str	r3, [r7, #16]
 8003fa0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	60fb      	str	r3, [r7, #12]
 8003fa6:	4b2b      	ldr	r3, [pc, #172]	; (8004054 <HAL_ADC_MspInit+0xf0>)
 8003fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003faa:	4a2a      	ldr	r2, [pc, #168]	; (8004054 <HAL_ADC_MspInit+0xf0>)
 8003fac:	f043 0301 	orr.w	r3, r3, #1
 8003fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8003fb2:	4b28      	ldr	r3, [pc, #160]	; (8004054 <HAL_ADC_MspInit+0xf0>)
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	60fb      	str	r3, [r7, #12]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003fbe:	2308      	movs	r3, #8
 8003fc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fca:	f107 0314 	add.w	r3, r7, #20
 8003fce:	4619      	mov	r1, r3
 8003fd0:	4821      	ldr	r0, [pc, #132]	; (8004058 <HAL_ADC_MspInit+0xf4>)
 8003fd2:	f001 ff9d 	bl	8005f10 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003fd6:	4b21      	ldr	r3, [pc, #132]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8003fd8:	4a21      	ldr	r2, [pc, #132]	; (8004060 <HAL_ADC_MspInit+0xfc>)
 8003fda:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003fdc:	4b1f      	ldr	r3, [pc, #124]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003fe2:	4b1e      	ldr	r3, [pc, #120]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fe8:	4b1c      	ldr	r3, [pc, #112]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003fee:	4b1b      	ldr	r3, [pc, #108]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8003ff0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ff4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003ff6:	4b19      	ldr	r3, [pc, #100]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8003ff8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ffc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003ffe:	4b17      	ldr	r3, [pc, #92]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8004000:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004004:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004006:	4b15      	ldr	r3, [pc, #84]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8004008:	f44f 7280 	mov.w	r2, #256	; 0x100
 800400c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800400e:	4b13      	ldr	r3, [pc, #76]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8004010:	2200      	movs	r2, #0
 8004012:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004014:	4b11      	ldr	r3, [pc, #68]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8004016:	2200      	movs	r2, #0
 8004018:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800401a:	4810      	ldr	r0, [pc, #64]	; (800405c <HAL_ADC_MspInit+0xf8>)
 800401c:	f001 fbda 	bl	80057d4 <HAL_DMA_Init>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004026:	f7ff ff6d 	bl	8003f04 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a0b      	ldr	r2, [pc, #44]	; (800405c <HAL_ADC_MspInit+0xf8>)
 800402e:	639a      	str	r2, [r3, #56]	; 0x38
 8004030:	4a0a      	ldr	r2, [pc, #40]	; (800405c <HAL_ADC_MspInit+0xf8>)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8004036:	2200      	movs	r2, #0
 8004038:	2100      	movs	r1, #0
 800403a:	2012      	movs	r0, #18
 800403c:	f001 fa61 	bl	8005502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8004040:	2012      	movs	r0, #18
 8004042:	f001 fa7a 	bl	800553a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004046:	bf00      	nop
 8004048:	3728      	adds	r7, #40	; 0x28
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	40012000 	.word	0x40012000
 8004054:	40023800 	.word	0x40023800
 8004058:	40020000 	.word	0x40020000
 800405c:	20000898 	.word	0x20000898
 8004060:	40026410 	.word	0x40026410

08004064 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b08a      	sub	sp, #40	; 0x28
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800406c:	f107 0314 	add.w	r3, r7, #20
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	605a      	str	r2, [r3, #4]
 8004076:	609a      	str	r2, [r3, #8]
 8004078:	60da      	str	r2, [r3, #12]
 800407a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a1b      	ldr	r2, [pc, #108]	; (80040f0 <HAL_DAC_MspInit+0x8c>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d12f      	bne.n	80040e6 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8004086:	2300      	movs	r3, #0
 8004088:	613b      	str	r3, [r7, #16]
 800408a:	4b1a      	ldr	r3, [pc, #104]	; (80040f4 <HAL_DAC_MspInit+0x90>)
 800408c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408e:	4a19      	ldr	r2, [pc, #100]	; (80040f4 <HAL_DAC_MspInit+0x90>)
 8004090:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004094:	6413      	str	r3, [r2, #64]	; 0x40
 8004096:	4b17      	ldr	r3, [pc, #92]	; (80040f4 <HAL_DAC_MspInit+0x90>)
 8004098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800409e:	613b      	str	r3, [r7, #16]
 80040a0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040a2:	2300      	movs	r3, #0
 80040a4:	60fb      	str	r3, [r7, #12]
 80040a6:	4b13      	ldr	r3, [pc, #76]	; (80040f4 <HAL_DAC_MspInit+0x90>)
 80040a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040aa:	4a12      	ldr	r2, [pc, #72]	; (80040f4 <HAL_DAC_MspInit+0x90>)
 80040ac:	f043 0301 	orr.w	r3, r3, #1
 80040b0:	6313      	str	r3, [r2, #48]	; 0x30
 80040b2:	4b10      	ldr	r3, [pc, #64]	; (80040f4 <HAL_DAC_MspInit+0x90>)
 80040b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	60fb      	str	r3, [r7, #12]
 80040bc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80040be:	2310      	movs	r3, #16
 80040c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040c2:	2303      	movs	r3, #3
 80040c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040c6:	2300      	movs	r3, #0
 80040c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040ca:	f107 0314 	add.w	r3, r7, #20
 80040ce:	4619      	mov	r1, r3
 80040d0:	4809      	ldr	r0, [pc, #36]	; (80040f8 <HAL_DAC_MspInit+0x94>)
 80040d2:	f001 ff1d 	bl	8005f10 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80040d6:	2200      	movs	r2, #0
 80040d8:	2100      	movs	r1, #0
 80040da:	2036      	movs	r0, #54	; 0x36
 80040dc:	f001 fa11 	bl	8005502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80040e0:	2036      	movs	r0, #54	; 0x36
 80040e2:	f001 fa2a 	bl	800553a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80040e6:	bf00      	nop
 80040e8:	3728      	adds	r7, #40	; 0x28
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	40007400 	.word	0x40007400
 80040f4:	40023800 	.word	0x40023800
 80040f8:	40020000 	.word	0x40020000

080040fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b08a      	sub	sp, #40	; 0x28
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004104:	f107 0314 	add.w	r3, r7, #20
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	605a      	str	r2, [r3, #4]
 800410e:	609a      	str	r2, [r3, #8]
 8004110:	60da      	str	r2, [r3, #12]
 8004112:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a31      	ldr	r2, [pc, #196]	; (80041e0 <HAL_I2C_MspInit+0xe4>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d15b      	bne.n	80041d6 <HAL_I2C_MspInit+0xda>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800411e:	2300      	movs	r3, #0
 8004120:	613b      	str	r3, [r7, #16]
 8004122:	4b30      	ldr	r3, [pc, #192]	; (80041e4 <HAL_I2C_MspInit+0xe8>)
 8004124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004126:	4a2f      	ldr	r2, [pc, #188]	; (80041e4 <HAL_I2C_MspInit+0xe8>)
 8004128:	f043 0304 	orr.w	r3, r3, #4
 800412c:	6313      	str	r3, [r2, #48]	; 0x30
 800412e:	4b2d      	ldr	r3, [pc, #180]	; (80041e4 <HAL_I2C_MspInit+0xe8>)
 8004130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004132:	f003 0304 	and.w	r3, r3, #4
 8004136:	613b      	str	r3, [r7, #16]
 8004138:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800413a:	2300      	movs	r3, #0
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	4b29      	ldr	r3, [pc, #164]	; (80041e4 <HAL_I2C_MspInit+0xe8>)
 8004140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004142:	4a28      	ldr	r2, [pc, #160]	; (80041e4 <HAL_I2C_MspInit+0xe8>)
 8004144:	f043 0301 	orr.w	r3, r3, #1
 8004148:	6313      	str	r3, [r2, #48]	; 0x30
 800414a:	4b26      	ldr	r3, [pc, #152]	; (80041e4 <HAL_I2C_MspInit+0xe8>)
 800414c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	60fb      	str	r3, [r7, #12]
 8004154:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004156:	f44f 7300 	mov.w	r3, #512	; 0x200
 800415a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800415c:	2312      	movs	r3, #18
 800415e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004160:	2301      	movs	r3, #1
 8004162:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004164:	2303      	movs	r3, #3
 8004166:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004168:	2304      	movs	r3, #4
 800416a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800416c:	f107 0314 	add.w	r3, r7, #20
 8004170:	4619      	mov	r1, r3
 8004172:	481d      	ldr	r0, [pc, #116]	; (80041e8 <HAL_I2C_MspInit+0xec>)
 8004174:	f001 fecc 	bl	8005f10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004178:	f44f 7380 	mov.w	r3, #256	; 0x100
 800417c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800417e:	2312      	movs	r3, #18
 8004180:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004182:	2301      	movs	r3, #1
 8004184:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004186:	2303      	movs	r3, #3
 8004188:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800418a:	2304      	movs	r3, #4
 800418c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800418e:	f107 0314 	add.w	r3, r7, #20
 8004192:	4619      	mov	r1, r3
 8004194:	4815      	ldr	r0, [pc, #84]	; (80041ec <HAL_I2C_MspInit+0xf0>)
 8004196:	f001 febb 	bl	8005f10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800419a:	2300      	movs	r3, #0
 800419c:	60bb      	str	r3, [r7, #8]
 800419e:	4b11      	ldr	r3, [pc, #68]	; (80041e4 <HAL_I2C_MspInit+0xe8>)
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	4a10      	ldr	r2, [pc, #64]	; (80041e4 <HAL_I2C_MspInit+0xe8>)
 80041a4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041a8:	6413      	str	r3, [r2, #64]	; 0x40
 80041aa:	4b0e      	ldr	r3, [pc, #56]	; (80041e4 <HAL_I2C_MspInit+0xe8>)
 80041ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041b2:	60bb      	str	r3, [r7, #8]
 80041b4:	68bb      	ldr	r3, [r7, #8]
    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 80041b6:	2200      	movs	r2, #0
 80041b8:	2100      	movs	r1, #0
 80041ba:	2048      	movs	r0, #72	; 0x48
 80041bc:	f001 f9a1 	bl	8005502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80041c0:	2048      	movs	r0, #72	; 0x48
 80041c2:	f001 f9ba 	bl	800553a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 80041c6:	2200      	movs	r2, #0
 80041c8:	2100      	movs	r1, #0
 80041ca:	2049      	movs	r0, #73	; 0x49
 80041cc:	f001 f999 	bl	8005502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80041d0:	2049      	movs	r0, #73	; 0x49
 80041d2:	f001 f9b2 	bl	800553a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80041d6:	bf00      	nop
 80041d8:	3728      	adds	r7, #40	; 0x28
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	40005c00 	.word	0x40005c00
 80041e4:	40023800 	.word	0x40023800
 80041e8:	40020800 	.word	0x40020800
 80041ec:	40020000 	.word	0x40020000

080041f0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b08a      	sub	sp, #40	; 0x28
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041f8:	f107 0314 	add.w	r3, r7, #20
 80041fc:	2200      	movs	r2, #0
 80041fe:	601a      	str	r2, [r3, #0]
 8004200:	605a      	str	r2, [r3, #4]
 8004202:	609a      	str	r2, [r3, #8]
 8004204:	60da      	str	r2, [r3, #12]
 8004206:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a28      	ldr	r2, [pc, #160]	; (80042b0 <HAL_I2S_MspInit+0xc0>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d14a      	bne.n	80042a8 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004212:	2300      	movs	r3, #0
 8004214:	613b      	str	r3, [r7, #16]
 8004216:	4b27      	ldr	r3, [pc, #156]	; (80042b4 <HAL_I2S_MspInit+0xc4>)
 8004218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421a:	4a26      	ldr	r2, [pc, #152]	; (80042b4 <HAL_I2S_MspInit+0xc4>)
 800421c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004220:	6413      	str	r3, [r2, #64]	; 0x40
 8004222:	4b24      	ldr	r3, [pc, #144]	; (80042b4 <HAL_I2S_MspInit+0xc4>)
 8004224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004226:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800422a:	613b      	str	r3, [r7, #16]
 800422c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800422e:	2300      	movs	r3, #0
 8004230:	60fb      	str	r3, [r7, #12]
 8004232:	4b20      	ldr	r3, [pc, #128]	; (80042b4 <HAL_I2S_MspInit+0xc4>)
 8004234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004236:	4a1f      	ldr	r2, [pc, #124]	; (80042b4 <HAL_I2S_MspInit+0xc4>)
 8004238:	f043 0304 	orr.w	r3, r3, #4
 800423c:	6313      	str	r3, [r2, #48]	; 0x30
 800423e:	4b1d      	ldr	r3, [pc, #116]	; (80042b4 <HAL_I2S_MspInit+0xc4>)
 8004240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004242:	f003 0304 	and.w	r3, r3, #4
 8004246:	60fb      	str	r3, [r7, #12]
 8004248:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800424a:	2300      	movs	r3, #0
 800424c:	60bb      	str	r3, [r7, #8]
 800424e:	4b19      	ldr	r3, [pc, #100]	; (80042b4 <HAL_I2S_MspInit+0xc4>)
 8004250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004252:	4a18      	ldr	r2, [pc, #96]	; (80042b4 <HAL_I2S_MspInit+0xc4>)
 8004254:	f043 0302 	orr.w	r3, r3, #2
 8004258:	6313      	str	r3, [r2, #48]	; 0x30
 800425a:	4b16      	ldr	r3, [pc, #88]	; (80042b4 <HAL_I2S_MspInit+0xc4>)
 800425c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	60bb      	str	r3, [r7, #8]
 8004264:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PC6     ------> I2S2_MCK
    PB9     ------> I2S2_WS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8004266:	2348      	movs	r3, #72	; 0x48
 8004268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800426a:	2302      	movs	r3, #2
 800426c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426e:	2300      	movs	r3, #0
 8004270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004272:	2300      	movs	r3, #0
 8004274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004276:	2305      	movs	r3, #5
 8004278:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800427a:	f107 0314 	add.w	r3, r7, #20
 800427e:	4619      	mov	r1, r3
 8004280:	480d      	ldr	r0, [pc, #52]	; (80042b8 <HAL_I2S_MspInit+0xc8>)
 8004282:	f001 fe45 	bl	8005f10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8004286:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800428a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800428c:	2302      	movs	r3, #2
 800428e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004290:	2300      	movs	r3, #0
 8004292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004294:	2300      	movs	r3, #0
 8004296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004298:	2305      	movs	r3, #5
 800429a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800429c:	f107 0314 	add.w	r3, r7, #20
 80042a0:	4619      	mov	r1, r3
 80042a2:	4806      	ldr	r0, [pc, #24]	; (80042bc <HAL_I2S_MspInit+0xcc>)
 80042a4:	f001 fe34 	bl	8005f10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80042a8:	bf00      	nop
 80042aa:	3728      	adds	r7, #40	; 0x28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40003800 	.word	0x40003800
 80042b4:	40023800 	.word	0x40023800
 80042b8:	40020800 	.word	0x40020800
 80042bc:	40020400 	.word	0x40020400

080042c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b08a      	sub	sp, #40	; 0x28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042c8:	f107 0314 	add.w	r3, r7, #20
 80042cc:	2200      	movs	r2, #0
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	605a      	str	r2, [r3, #4]
 80042d2:	609a      	str	r2, [r3, #8]
 80042d4:	60da      	str	r2, [r3, #12]
 80042d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a19      	ldr	r2, [pc, #100]	; (8004344 <HAL_SPI_MspInit+0x84>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d12b      	bne.n	800433a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80042e2:	2300      	movs	r3, #0
 80042e4:	613b      	str	r3, [r7, #16]
 80042e6:	4b18      	ldr	r3, [pc, #96]	; (8004348 <HAL_SPI_MspInit+0x88>)
 80042e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ea:	4a17      	ldr	r2, [pc, #92]	; (8004348 <HAL_SPI_MspInit+0x88>)
 80042ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042f0:	6413      	str	r3, [r2, #64]	; 0x40
 80042f2:	4b15      	ldr	r3, [pc, #84]	; (8004348 <HAL_SPI_MspInit+0x88>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042fa:	613b      	str	r3, [r7, #16]
 80042fc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	4b11      	ldr	r3, [pc, #68]	; (8004348 <HAL_SPI_MspInit+0x88>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	4a10      	ldr	r2, [pc, #64]	; (8004348 <HAL_SPI_MspInit+0x88>)
 8004308:	f043 0302 	orr.w	r3, r3, #2
 800430c:	6313      	str	r3, [r2, #48]	; 0x30
 800430e:	4b0e      	ldr	r3, [pc, #56]	; (8004348 <HAL_SPI_MspInit+0x88>)
 8004310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	60fb      	str	r3, [r7, #12]
 8004318:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800431a:	2338      	movs	r3, #56	; 0x38
 800431c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800431e:	2302      	movs	r3, #2
 8004320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004322:	2300      	movs	r3, #0
 8004324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004326:	2303      	movs	r3, #3
 8004328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800432a:	2306      	movs	r3, #6
 800432c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800432e:	f107 0314 	add.w	r3, r7, #20
 8004332:	4619      	mov	r1, r3
 8004334:	4805      	ldr	r0, [pc, #20]	; (800434c <HAL_SPI_MspInit+0x8c>)
 8004336:	f001 fdeb 	bl	8005f10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800433a:	bf00      	nop
 800433c:	3728      	adds	r7, #40	; 0x28
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	40003c00 	.word	0x40003c00
 8004348:	40023800 	.word	0x40023800
 800434c:	40020400 	.word	0x40020400

08004350 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a1c      	ldr	r2, [pc, #112]	; (80043d0 <HAL_TIM_Base_MspInit+0x80>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d116      	bne.n	8004390 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004362:	2300      	movs	r3, #0
 8004364:	60fb      	str	r3, [r7, #12]
 8004366:	4b1b      	ldr	r3, [pc, #108]	; (80043d4 <HAL_TIM_Base_MspInit+0x84>)
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	4a1a      	ldr	r2, [pc, #104]	; (80043d4 <HAL_TIM_Base_MspInit+0x84>)
 800436c:	f043 0304 	orr.w	r3, r3, #4
 8004370:	6413      	str	r3, [r2, #64]	; 0x40
 8004372:	4b18      	ldr	r3, [pc, #96]	; (80043d4 <HAL_TIM_Base_MspInit+0x84>)
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	f003 0304 	and.w	r3, r3, #4
 800437a:	60fb      	str	r3, [r7, #12]
 800437c:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 800437e:	2200      	movs	r2, #0
 8004380:	2101      	movs	r1, #1
 8004382:	201e      	movs	r0, #30
 8004384:	f001 f8bd 	bl	8005502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004388:	201e      	movs	r0, #30
 800438a:	f001 f8d6 	bl	800553a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800438e:	e01a      	b.n	80043c6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM6)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a10      	ldr	r2, [pc, #64]	; (80043d8 <HAL_TIM_Base_MspInit+0x88>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d115      	bne.n	80043c6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800439a:	2300      	movs	r3, #0
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	4b0d      	ldr	r3, [pc, #52]	; (80043d4 <HAL_TIM_Base_MspInit+0x84>)
 80043a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a2:	4a0c      	ldr	r2, [pc, #48]	; (80043d4 <HAL_TIM_Base_MspInit+0x84>)
 80043a4:	f043 0310 	orr.w	r3, r3, #16
 80043a8:	6413      	str	r3, [r2, #64]	; 0x40
 80043aa:	4b0a      	ldr	r3, [pc, #40]	; (80043d4 <HAL_TIM_Base_MspInit+0x84>)
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	f003 0310 	and.w	r3, r3, #16
 80043b2:	60bb      	str	r3, [r7, #8]
 80043b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80043b6:	2200      	movs	r2, #0
 80043b8:	2100      	movs	r1, #0
 80043ba:	2036      	movs	r0, #54	; 0x36
 80043bc:	f001 f8a1 	bl	8005502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80043c0:	2036      	movs	r0, #54	; 0x36
 80043c2:	f001 f8ba 	bl	800553a <HAL_NVIC_EnableIRQ>
}
 80043c6:	bf00      	nop
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	40000800 	.word	0x40000800
 80043d4:	40023800 	.word	0x40023800
 80043d8:	40001000 	.word	0x40001000

080043dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b08a      	sub	sp, #40	; 0x28
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043e4:	f107 0314 	add.w	r3, r7, #20
 80043e8:	2200      	movs	r2, #0
 80043ea:	601a      	str	r2, [r3, #0]
 80043ec:	605a      	str	r2, [r3, #4]
 80043ee:	609a      	str	r2, [r3, #8]
 80043f0:	60da      	str	r2, [r3, #12]
 80043f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a2c      	ldr	r2, [pc, #176]	; (80044ac <HAL_UART_MspInit+0xd0>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d151      	bne.n	80044a2 <HAL_UART_MspInit+0xc6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80043fe:	2300      	movs	r3, #0
 8004400:	613b      	str	r3, [r7, #16]
 8004402:	4b2b      	ldr	r3, [pc, #172]	; (80044b0 <HAL_UART_MspInit+0xd4>)
 8004404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004406:	4a2a      	ldr	r2, [pc, #168]	; (80044b0 <HAL_UART_MspInit+0xd4>)
 8004408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800440c:	6413      	str	r3, [r2, #64]	; 0x40
 800440e:	4b28      	ldr	r3, [pc, #160]	; (80044b0 <HAL_UART_MspInit+0xd4>)
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004416:	613b      	str	r3, [r7, #16]
 8004418:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800441a:	2300      	movs	r3, #0
 800441c:	60fb      	str	r3, [r7, #12]
 800441e:	4b24      	ldr	r3, [pc, #144]	; (80044b0 <HAL_UART_MspInit+0xd4>)
 8004420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004422:	4a23      	ldr	r2, [pc, #140]	; (80044b0 <HAL_UART_MspInit+0xd4>)
 8004424:	f043 0301 	orr.w	r3, r3, #1
 8004428:	6313      	str	r3, [r2, #48]	; 0x30
 800442a:	4b21      	ldr	r3, [pc, #132]	; (80044b0 <HAL_UART_MspInit+0xd4>)
 800442c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004436:	2300      	movs	r3, #0
 8004438:	60bb      	str	r3, [r7, #8]
 800443a:	4b1d      	ldr	r3, [pc, #116]	; (80044b0 <HAL_UART_MspInit+0xd4>)
 800443c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800443e:	4a1c      	ldr	r2, [pc, #112]	; (80044b0 <HAL_UART_MspInit+0xd4>)
 8004440:	f043 0308 	orr.w	r3, r3, #8
 8004444:	6313      	str	r3, [r2, #48]	; 0x30
 8004446:	4b1a      	ldr	r3, [pc, #104]	; (80044b0 <HAL_UART_MspInit+0xd4>)
 8004448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444a:	f003 0308 	and.w	r3, r3, #8
 800444e:	60bb      	str	r3, [r7, #8]
 8004450:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004452:	2304      	movs	r3, #4
 8004454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004456:	2302      	movs	r3, #2
 8004458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800445a:	2300      	movs	r3, #0
 800445c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800445e:	2303      	movs	r3, #3
 8004460:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004462:	2307      	movs	r3, #7
 8004464:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004466:	f107 0314 	add.w	r3, r7, #20
 800446a:	4619      	mov	r1, r3
 800446c:	4811      	ldr	r0, [pc, #68]	; (80044b4 <HAL_UART_MspInit+0xd8>)
 800446e:	f001 fd4f 	bl	8005f10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004472:	2340      	movs	r3, #64	; 0x40
 8004474:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004476:	2302      	movs	r3, #2
 8004478:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800447a:	2300      	movs	r3, #0
 800447c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800447e:	2303      	movs	r3, #3
 8004480:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004482:	2307      	movs	r3, #7
 8004484:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004486:	f107 0314 	add.w	r3, r7, #20
 800448a:	4619      	mov	r1, r3
 800448c:	480a      	ldr	r0, [pc, #40]	; (80044b8 <HAL_UART_MspInit+0xdc>)
 800448e:	f001 fd3f 	bl	8005f10 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8004492:	2200      	movs	r2, #0
 8004494:	2101      	movs	r1, #1
 8004496:	2026      	movs	r0, #38	; 0x26
 8004498:	f001 f833 	bl	8005502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800449c:	2026      	movs	r0, #38	; 0x26
 800449e:	f001 f84c 	bl	800553a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80044a2:	bf00      	nop
 80044a4:	3728      	adds	r7, #40	; 0x28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	40004400 	.word	0x40004400
 80044b0:	40023800 	.word	0x40023800
 80044b4:	40020000 	.word	0x40020000
 80044b8:	40020c00 	.word	0x40020c00

080044bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80044c0:	bf00      	nop
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr

080044ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044ca:	b480      	push	{r7}
 80044cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044ce:	e7fe      	b.n	80044ce <HardFault_Handler+0x4>

080044d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044d4:	e7fe      	b.n	80044d4 <MemManage_Handler+0x4>

080044d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044d6:	b480      	push	{r7}
 80044d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044da:	e7fe      	b.n	80044da <BusFault_Handler+0x4>

080044dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044e0:	e7fe      	b.n	80044e0 <UsageFault_Handler+0x4>

080044e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80044e2:	b480      	push	{r7}
 80044e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044e6:	bf00      	nop
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044f0:	b480      	push	{r7}
 80044f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044f4:	bf00      	nop
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr

080044fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80044fe:	b480      	push	{r7}
 8004500:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004502:	bf00      	nop
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	sdcard_systick_timerproc();
 8004510:	f7fc fd28 	bl	8000f64 <sdcard_systick_timerproc>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004514:	f000 f990 	bl	8004838 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004518:	bf00      	nop
 800451a:	bd80      	pop	{r7, pc}

0800451c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004520:	4802      	ldr	r0, [pc, #8]	; (800452c <ADC_IRQHandler+0x10>)
 8004522:	f000 fa0e 	bl	8004942 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004526:	bf00      	nop
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	20000634 	.word	0x20000634

08004530 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004534:	4802      	ldr	r0, [pc, #8]	; (8004540 <TIM4_IRQHandler+0x10>)
 8004536:	f005 ff11 	bl	800a35c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800453a:	bf00      	nop
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	2000035c 	.word	0x2000035c

08004544 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004548:	4802      	ldr	r0, [pc, #8]	; (8004554 <USART2_IRQHandler+0x10>)
 800454a:	f006 fba1 	bl	800ac90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800454e:	bf00      	nop
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	20000b6c 	.word	0x20000b6c

08004558 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800455c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004560:	f001 febc 	bl	80062dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004564:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004568:	f001 feb8 	bl	80062dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800456c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004570:	f001 feb4 	bl	80062dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004574:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004578:	f001 feb0 	bl	80062dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800457c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004580:	f001 feac 	bl	80062dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004584:	bf00      	nop
 8004586:	bd80      	pop	{r7, pc}

08004588 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 800458c:	4803      	ldr	r0, [pc, #12]	; (800459c <TIM6_DAC_IRQHandler+0x14>)
 800458e:	f001 f876 	bl	800567e <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8004592:	4803      	ldr	r0, [pc, #12]	; (80045a0 <TIM6_DAC_IRQHandler+0x18>)
 8004594:	f005 fee2 	bl	800a35c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004598:	bf00      	nop
 800459a:	bd80      	pop	{r7, pc}
 800459c:	20000884 	.word	0x20000884
 80045a0:	200008f8 	.word	0x200008f8

080045a4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80045a8:	4802      	ldr	r0, [pc, #8]	; (80045b4 <DMA2_Stream0_IRQHandler+0x10>)
 80045aa:	f001 fa3b 	bl	8005a24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80045ae:	bf00      	nop
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	20000898 	.word	0x20000898

080045b8 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80045bc:	4802      	ldr	r0, [pc, #8]	; (80045c8 <I2C3_EV_IRQHandler+0x10>)
 80045be:	f002 f8db 	bl	8006778 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80045c2:	bf00      	nop
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	20000308 	.word	0x20000308

080045cc <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 80045d0:	4802      	ldr	r0, [pc, #8]	; (80045dc <I2C3_ER_IRQHandler+0x10>)
 80045d2:	f002 fa37 	bl	8006a44 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 80045d6:	bf00      	nop
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	20000308 	.word	0x20000308

080045e0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b086      	sub	sp, #24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045ec:	2300      	movs	r3, #0
 80045ee:	617b      	str	r3, [r7, #20]
 80045f0:	e00a      	b.n	8004608 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80045f2:	f3af 8000 	nop.w
 80045f6:	4601      	mov	r1, r0
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	1c5a      	adds	r2, r3, #1
 80045fc:	60ba      	str	r2, [r7, #8]
 80045fe:	b2ca      	uxtb	r2, r1
 8004600:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	3301      	adds	r3, #1
 8004606:	617b      	str	r3, [r7, #20]
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	429a      	cmp	r2, r3
 800460e:	dbf0      	blt.n	80045f2 <_read+0x12>
	}

return len;
 8004610:	687b      	ldr	r3, [r7, #4]
}
 8004612:	4618      	mov	r0, r3
 8004614:	3718      	adds	r7, #24
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800461a:	b580      	push	{r7, lr}
 800461c:	b086      	sub	sp, #24
 800461e:	af00      	add	r7, sp, #0
 8004620:	60f8      	str	r0, [r7, #12]
 8004622:	60b9      	str	r1, [r7, #8]
 8004624:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004626:	2300      	movs	r3, #0
 8004628:	617b      	str	r3, [r7, #20]
 800462a:	e009      	b.n	8004640 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	1c5a      	adds	r2, r3, #1
 8004630:	60ba      	str	r2, [r7, #8]
 8004632:	781b      	ldrb	r3, [r3, #0]
 8004634:	4618      	mov	r0, r3
 8004636:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	3301      	adds	r3, #1
 800463e:	617b      	str	r3, [r7, #20]
 8004640:	697a      	ldr	r2, [r7, #20]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	429a      	cmp	r2, r3
 8004646:	dbf1      	blt.n	800462c <_write+0x12>
	}
	return len;
 8004648:	687b      	ldr	r3, [r7, #4]
}
 800464a:	4618      	mov	r0, r3
 800464c:	3718      	adds	r7, #24
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <_close>:

int _close(int file)
{
 8004652:	b480      	push	{r7}
 8004654:	b083      	sub	sp, #12
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
	return -1;
 800465a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800465e:	4618      	mov	r0, r3
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
 8004672:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800467a:	605a      	str	r2, [r3, #4]
	return 0;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <_isatty>:

int _isatty(int file)
{
 800468a:	b480      	push	{r7}
 800468c:	b083      	sub	sp, #12
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
	return 1;
 8004692:	2301      	movs	r3, #1
}
 8004694:	4618      	mov	r0, r3
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	607a      	str	r2, [r7, #4]
	return 0;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
	...

080046bc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80046c4:	4b11      	ldr	r3, [pc, #68]	; (800470c <_sbrk+0x50>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d102      	bne.n	80046d2 <_sbrk+0x16>
		heap_end = &end;
 80046cc:	4b0f      	ldr	r3, [pc, #60]	; (800470c <_sbrk+0x50>)
 80046ce:	4a10      	ldr	r2, [pc, #64]	; (8004710 <_sbrk+0x54>)
 80046d0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80046d2:	4b0e      	ldr	r3, [pc, #56]	; (800470c <_sbrk+0x50>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80046d8:	4b0c      	ldr	r3, [pc, #48]	; (800470c <_sbrk+0x50>)
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4413      	add	r3, r2
 80046e0:	466a      	mov	r2, sp
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d907      	bls.n	80046f6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80046e6:	f007 f885 	bl	800b7f4 <__errno>
 80046ea:	4602      	mov	r2, r0
 80046ec:	230c      	movs	r3, #12
 80046ee:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80046f0:	f04f 33ff 	mov.w	r3, #4294967295
 80046f4:	e006      	b.n	8004704 <_sbrk+0x48>
	}

	heap_end += incr;
 80046f6:	4b05      	ldr	r3, [pc, #20]	; (800470c <_sbrk+0x50>)
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4413      	add	r3, r2
 80046fe:	4a03      	ldr	r2, [pc, #12]	; (800470c <_sbrk+0x50>)
 8004700:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004702:	68fb      	ldr	r3, [r7, #12]
}
 8004704:	4618      	mov	r0, r3
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	200002f8 	.word	0x200002f8
 8004710:	20000c08 	.word	0x20000c08

08004714 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004714:	b480      	push	{r7}
 8004716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004718:	4b08      	ldr	r3, [pc, #32]	; (800473c <SystemInit+0x28>)
 800471a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800471e:	4a07      	ldr	r2, [pc, #28]	; (800473c <SystemInit+0x28>)
 8004720:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004724:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004728:	4b04      	ldr	r3, [pc, #16]	; (800473c <SystemInit+0x28>)
 800472a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800472e:	609a      	str	r2, [r3, #8]
#endif
}
 8004730:	bf00      	nop
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	e000ed00 	.word	0xe000ed00

08004740 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004740:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004778 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004744:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004746:	e003      	b.n	8004750 <LoopCopyDataInit>

08004748 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004748:	4b0c      	ldr	r3, [pc, #48]	; (800477c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800474a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800474c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800474e:	3104      	adds	r1, #4

08004750 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004750:	480b      	ldr	r0, [pc, #44]	; (8004780 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004752:	4b0c      	ldr	r3, [pc, #48]	; (8004784 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004754:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004756:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004758:	d3f6      	bcc.n	8004748 <CopyDataInit>
  ldr  r2, =_sbss
 800475a:	4a0b      	ldr	r2, [pc, #44]	; (8004788 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800475c:	e002      	b.n	8004764 <LoopFillZerobss>

0800475e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800475e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004760:	f842 3b04 	str.w	r3, [r2], #4

08004764 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004764:	4b09      	ldr	r3, [pc, #36]	; (800478c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004766:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004768:	d3f9      	bcc.n	800475e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800476a:	f7ff ffd3 	bl	8004714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800476e:	f007 f847 	bl	800b800 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004772:	f7ff f86b 	bl	800384c <main>
  bx  lr    
 8004776:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004778:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800477c:	0800c220 	.word	0x0800c220
  ldr  r0, =_sdata
 8004780:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004784:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 8004788:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 800478c:	20000c04 	.word	0x20000c04

08004790 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004790:	e7fe      	b.n	8004790 <CAN1_RX0_IRQHandler>
	...

08004794 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004798:	4b0e      	ldr	r3, [pc, #56]	; (80047d4 <HAL_Init+0x40>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a0d      	ldr	r2, [pc, #52]	; (80047d4 <HAL_Init+0x40>)
 800479e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80047a4:	4b0b      	ldr	r3, [pc, #44]	; (80047d4 <HAL_Init+0x40>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a0a      	ldr	r2, [pc, #40]	; (80047d4 <HAL_Init+0x40>)
 80047aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047b0:	4b08      	ldr	r3, [pc, #32]	; (80047d4 <HAL_Init+0x40>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a07      	ldr	r2, [pc, #28]	; (80047d4 <HAL_Init+0x40>)
 80047b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047bc:	2003      	movs	r0, #3
 80047be:	f000 fe95 	bl	80054ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80047c2:	2000      	movs	r0, #0
 80047c4:	f000 f808 	bl	80047d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80047c8:	f7ff fba4 	bl	8003f14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	40023c00 	.word	0x40023c00

080047d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80047e0:	4b12      	ldr	r3, [pc, #72]	; (800482c <HAL_InitTick+0x54>)
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	4b12      	ldr	r3, [pc, #72]	; (8004830 <HAL_InitTick+0x58>)
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	4619      	mov	r1, r3
 80047ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80047ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80047f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 fead 	bl	8005556 <HAL_SYSTICK_Config>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e00e      	b.n	8004824 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b0f      	cmp	r3, #15
 800480a:	d80a      	bhi.n	8004822 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800480c:	2200      	movs	r2, #0
 800480e:	6879      	ldr	r1, [r7, #4]
 8004810:	f04f 30ff 	mov.w	r0, #4294967295
 8004814:	f000 fe75 	bl	8005502 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004818:	4a06      	ldr	r2, [pc, #24]	; (8004834 <HAL_InitTick+0x5c>)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800481e:	2300      	movs	r3, #0
 8004820:	e000      	b.n	8004824 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
}
 8004824:	4618      	mov	r0, r3
 8004826:	3708      	adds	r7, #8
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	20000010 	.word	0x20000010
 8004830:	20000018 	.word	0x20000018
 8004834:	20000014 	.word	0x20000014

08004838 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800483c:	4b06      	ldr	r3, [pc, #24]	; (8004858 <HAL_IncTick+0x20>)
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	461a      	mov	r2, r3
 8004842:	4b06      	ldr	r3, [pc, #24]	; (800485c <HAL_IncTick+0x24>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4413      	add	r3, r2
 8004848:	4a04      	ldr	r2, [pc, #16]	; (800485c <HAL_IncTick+0x24>)
 800484a:	6013      	str	r3, [r2, #0]
}
 800484c:	bf00      	nop
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	20000018 	.word	0x20000018
 800485c:	20000bfc 	.word	0x20000bfc

08004860 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004860:	b480      	push	{r7}
 8004862:	af00      	add	r7, sp, #0
  return uwTick;
 8004864:	4b03      	ldr	r3, [pc, #12]	; (8004874 <HAL_GetTick+0x14>)
 8004866:	681b      	ldr	r3, [r3, #0]
}
 8004868:	4618      	mov	r0, r3
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	20000bfc 	.word	0x20000bfc

08004878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004880:	f7ff ffee 	bl	8004860 <HAL_GetTick>
 8004884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004890:	d005      	beq.n	800489e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004892:	4b09      	ldr	r3, [pc, #36]	; (80048b8 <HAL_Delay+0x40>)
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	461a      	mov	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4413      	add	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800489e:	bf00      	nop
 80048a0:	f7ff ffde 	bl	8004860 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d8f7      	bhi.n	80048a0 <HAL_Delay+0x28>
  {
  }
}
 80048b0:	bf00      	nop
 80048b2:	3710      	adds	r7, #16
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	20000018 	.word	0x20000018

080048bc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048c4:	2300      	movs	r3, #0
 80048c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e033      	b.n	800493a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d109      	bne.n	80048ee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f7ff fb42 	bl	8003f64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f2:	f003 0310 	and.w	r3, r3, #16
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d118      	bne.n	800492c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004902:	f023 0302 	bic.w	r3, r3, #2
 8004906:	f043 0202 	orr.w	r2, r3, #2
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 fb94 	bl	800503c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491e:	f023 0303 	bic.w	r3, r3, #3
 8004922:	f043 0201 	orr.w	r2, r3, #1
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	641a      	str	r2, [r3, #64]	; 0x40
 800492a:	e001      	b.n	8004930 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004938:	7bfb      	ldrb	r3, [r7, #15]
}
 800493a:	4618      	mov	r0, r3
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}

08004942 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b084      	sub	sp, #16
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800494a:	2300      	movs	r3, #0
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	2300      	movs	r3, #0
 8004950:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b02      	cmp	r3, #2
 800495e:	bf0c      	ite	eq
 8004960:	2301      	moveq	r3, #1
 8004962:	2300      	movne	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f003 0320 	and.w	r3, r3, #32
 8004972:	2b20      	cmp	r3, #32
 8004974:	bf0c      	ite	eq
 8004976:	2301      	moveq	r3, #1
 8004978:	2300      	movne	r3, #0
 800497a:	b2db      	uxtb	r3, r3
 800497c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d049      	beq.n	8004a18 <HAL_ADC_IRQHandler+0xd6>
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d046      	beq.n	8004a18 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498e:	f003 0310 	and.w	r3, r3, #16
 8004992:	2b00      	cmp	r3, #0
 8004994:	d105      	bne.n	80049a2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d12b      	bne.n	8004a08 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d127      	bne.n	8004a08 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d006      	beq.n	80049d4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d119      	bne.n	8004a08 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 0220 	bic.w	r2, r2, #32
 80049e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d105      	bne.n	8004a08 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a00:	f043 0201 	orr.w	r2, r3, #1
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 f9cd 	bl	8004da8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f06f 0212 	mvn.w	r2, #18
 8004a16:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0304 	and.w	r3, r3, #4
 8004a22:	2b04      	cmp	r3, #4
 8004a24:	bf0c      	ite	eq
 8004a26:	2301      	moveq	r3, #1
 8004a28:	2300      	movne	r3, #0
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a38:	2b80      	cmp	r3, #128	; 0x80
 8004a3a:	bf0c      	ite	eq
 8004a3c:	2301      	moveq	r3, #1
 8004a3e:	2300      	movne	r3, #0
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d057      	beq.n	8004afa <HAL_ADC_IRQHandler+0x1b8>
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d054      	beq.n	8004afa <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a54:	f003 0310 	and.w	r3, r3, #16
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d105      	bne.n	8004a68 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a60:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d139      	bne.n	8004aea <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a7c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d006      	beq.n	8004a92 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d12b      	bne.n	8004aea <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d124      	bne.n	8004aea <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d11d      	bne.n	8004aea <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d119      	bne.n	8004aea <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ac4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d105      	bne.n	8004aea <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae2:	f043 0201 	orr.w	r2, r3, #1
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 fc24 	bl	8005338 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f06f 020c 	mvn.w	r2, #12
 8004af8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	bf0c      	ite	eq
 8004b08:	2301      	moveq	r3, #1
 8004b0a:	2300      	movne	r3, #0
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b1a:	2b40      	cmp	r3, #64	; 0x40
 8004b1c:	bf0c      	ite	eq
 8004b1e:	2301      	moveq	r3, #1
 8004b20:	2300      	movne	r3, #0
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d017      	beq.n	8004b5c <HAL_ADC_IRQHandler+0x21a>
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d014      	beq.n	8004b5c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d10d      	bne.n	8004b5c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b44:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 f93f 	bl	8004dd0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f06f 0201 	mvn.w	r2, #1
 8004b5a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0320 	and.w	r3, r3, #32
 8004b66:	2b20      	cmp	r3, #32
 8004b68:	bf0c      	ite	eq
 8004b6a:	2301      	moveq	r3, #1
 8004b6c:	2300      	movne	r3, #0
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b80:	bf0c      	ite	eq
 8004b82:	2301      	moveq	r3, #1
 8004b84:	2300      	movne	r3, #0
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d015      	beq.n	8004bbc <HAL_ADC_IRQHandler+0x27a>
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d012      	beq.n	8004bbc <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b9a:	f043 0202 	orr.w	r2, r3, #2
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f06f 0220 	mvn.w	r2, #32
 8004baa:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f000 f919 	bl	8004de4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f06f 0220 	mvn.w	r2, #32
 8004bba:	601a      	str	r2, [r3, #0]
  }
}
 8004bbc:	bf00      	nop
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d101      	bne.n	8004be2 <HAL_ADC_Start_DMA+0x1e>
 8004bde:	2302      	movs	r3, #2
 8004be0:	e0cc      	b.n	8004d7c <HAL_ADC_Start_DMA+0x1b8>
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d018      	beq.n	8004c2a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	689a      	ldr	r2, [r3, #8]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f042 0201 	orr.w	r2, r2, #1
 8004c06:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004c08:	4b5e      	ldr	r3, [pc, #376]	; (8004d84 <HAL_ADC_Start_DMA+0x1c0>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a5e      	ldr	r2, [pc, #376]	; (8004d88 <HAL_ADC_Start_DMA+0x1c4>)
 8004c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c12:	0c9a      	lsrs	r2, r3, #18
 8004c14:	4613      	mov	r3, r2
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	4413      	add	r3, r2
 8004c1a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004c1c:	e002      	b.n	8004c24 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	3b01      	subs	r3, #1
 8004c22:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1f9      	bne.n	8004c1e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	f040 80a0 	bne.w	8004d7a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004c42:	f023 0301 	bic.w	r3, r3, #1
 8004c46:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d007      	beq.n	8004c6c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c60:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004c64:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c78:	d106      	bne.n	8004c88 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c7e:	f023 0206 	bic.w	r2, r3, #6
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	645a      	str	r2, [r3, #68]	; 0x44
 8004c86:	e002      	b.n	8004c8e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c96:	4b3d      	ldr	r3, [pc, #244]	; (8004d8c <HAL_ADC_Start_DMA+0x1c8>)
 8004c98:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c9e:	4a3c      	ldr	r2, [pc, #240]	; (8004d90 <HAL_ADC_Start_DMA+0x1cc>)
 8004ca0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ca6:	4a3b      	ldr	r2, [pc, #236]	; (8004d94 <HAL_ADC_Start_DMA+0x1d0>)
 8004ca8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cae:	4a3a      	ldr	r2, [pc, #232]	; (8004d98 <HAL_ADC_Start_DMA+0x1d4>)
 8004cb0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004cba:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	685a      	ldr	r2, [r3, #4]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004cca:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689a      	ldr	r2, [r3, #8]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cda:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	334c      	adds	r3, #76	; 0x4c
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	68ba      	ldr	r2, [r7, #8]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f000 fe20 	bl	8005930 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f003 031f 	and.w	r3, r3, #31
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d12a      	bne.n	8004d52 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a26      	ldr	r2, [pc, #152]	; (8004d9c <HAL_ADC_Start_DMA+0x1d8>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d015      	beq.n	8004d32 <HAL_ADC_Start_DMA+0x16e>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a25      	ldr	r2, [pc, #148]	; (8004da0 <HAL_ADC_Start_DMA+0x1dc>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d105      	bne.n	8004d1c <HAL_ADC_Start_DMA+0x158>
 8004d10:	4b1e      	ldr	r3, [pc, #120]	; (8004d8c <HAL_ADC_Start_DMA+0x1c8>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f003 031f 	and.w	r3, r3, #31
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00a      	beq.n	8004d32 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a20      	ldr	r2, [pc, #128]	; (8004da4 <HAL_ADC_Start_DMA+0x1e0>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d129      	bne.n	8004d7a <HAL_ADC_Start_DMA+0x1b6>
 8004d26:	4b19      	ldr	r3, [pc, #100]	; (8004d8c <HAL_ADC_Start_DMA+0x1c8>)
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f003 031f 	and.w	r3, r3, #31
 8004d2e:	2b0f      	cmp	r3, #15
 8004d30:	d823      	bhi.n	8004d7a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d11c      	bne.n	8004d7a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689a      	ldr	r2, [r3, #8]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004d4e:	609a      	str	r2, [r3, #8]
 8004d50:	e013      	b.n	8004d7a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a11      	ldr	r2, [pc, #68]	; (8004d9c <HAL_ADC_Start_DMA+0x1d8>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d10e      	bne.n	8004d7a <HAL_ADC_Start_DMA+0x1b6>
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d107      	bne.n	8004d7a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004d78:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004d7a:	2300      	movs	r3, #0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3718      	adds	r7, #24
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	20000010 	.word	0x20000010
 8004d88:	431bde83 	.word	0x431bde83
 8004d8c:	40012300 	.word	0x40012300
 8004d90:	08005235 	.word	0x08005235
 8004d94:	080052ef 	.word	0x080052ef
 8004d98:	0800530b 	.word	0x0800530b
 8004d9c:	40012000 	.word	0x40012000
 8004da0:	40012100 	.word	0x40012100
 8004da4:	40012200 	.word	0x40012200

08004da8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004db0:	bf00      	nop
 8004db2:	370c      	adds	r7, #12
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b085      	sub	sp, #20
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004e02:	2300      	movs	r3, #0
 8004e04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d101      	bne.n	8004e14 <HAL_ADC_ConfigChannel+0x1c>
 8004e10:	2302      	movs	r3, #2
 8004e12:	e105      	b.n	8005020 <HAL_ADC_ConfigChannel+0x228>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2b09      	cmp	r3, #9
 8004e22:	d925      	bls.n	8004e70 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68d9      	ldr	r1, [r3, #12]
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	461a      	mov	r2, r3
 8004e32:	4613      	mov	r3, r2
 8004e34:	005b      	lsls	r3, r3, #1
 8004e36:	4413      	add	r3, r2
 8004e38:	3b1e      	subs	r3, #30
 8004e3a:	2207      	movs	r2, #7
 8004e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e40:	43da      	mvns	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	400a      	ands	r2, r1
 8004e48:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68d9      	ldr	r1, [r3, #12]
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	4403      	add	r3, r0
 8004e62:	3b1e      	subs	r3, #30
 8004e64:	409a      	lsls	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	60da      	str	r2, [r3, #12]
 8004e6e:	e022      	b.n	8004eb6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	6919      	ldr	r1, [r3, #16]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	4613      	mov	r3, r2
 8004e80:	005b      	lsls	r3, r3, #1
 8004e82:	4413      	add	r3, r2
 8004e84:	2207      	movs	r2, #7
 8004e86:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8a:	43da      	mvns	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	400a      	ands	r2, r1
 8004e92:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	6919      	ldr	r1, [r3, #16]
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	689a      	ldr	r2, [r3, #8]
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	005b      	lsls	r3, r3, #1
 8004eaa:	4403      	add	r3, r0
 8004eac:	409a      	lsls	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	2b06      	cmp	r3, #6
 8004ebc:	d824      	bhi.n	8004f08 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	4413      	add	r3, r2
 8004ece:	3b05      	subs	r3, #5
 8004ed0:	221f      	movs	r2, #31
 8004ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed6:	43da      	mvns	r2, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	400a      	ands	r2, r1
 8004ede:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	4618      	mov	r0, r3
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	685a      	ldr	r2, [r3, #4]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	4413      	add	r3, r2
 8004ef8:	3b05      	subs	r3, #5
 8004efa:	fa00 f203 	lsl.w	r2, r0, r3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	430a      	orrs	r2, r1
 8004f04:	635a      	str	r2, [r3, #52]	; 0x34
 8004f06:	e04c      	b.n	8004fa2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2b0c      	cmp	r3, #12
 8004f0e:	d824      	bhi.n	8004f5a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685a      	ldr	r2, [r3, #4]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	4413      	add	r3, r2
 8004f20:	3b23      	subs	r3, #35	; 0x23
 8004f22:	221f      	movs	r2, #31
 8004f24:	fa02 f303 	lsl.w	r3, r2, r3
 8004f28:	43da      	mvns	r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	400a      	ands	r2, r1
 8004f30:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	4618      	mov	r0, r3
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	4613      	mov	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	4413      	add	r3, r2
 8004f4a:	3b23      	subs	r3, #35	; 0x23
 8004f4c:	fa00 f203 	lsl.w	r2, r0, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	430a      	orrs	r2, r1
 8004f56:	631a      	str	r2, [r3, #48]	; 0x30
 8004f58:	e023      	b.n	8004fa2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	4613      	mov	r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	4413      	add	r3, r2
 8004f6a:	3b41      	subs	r3, #65	; 0x41
 8004f6c:	221f      	movs	r2, #31
 8004f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f72:	43da      	mvns	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	400a      	ands	r2, r1
 8004f7a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	4618      	mov	r0, r3
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	685a      	ldr	r2, [r3, #4]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4413      	add	r3, r2
 8004f94:	3b41      	subs	r3, #65	; 0x41
 8004f96:	fa00 f203 	lsl.w	r2, r0, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004fa2:	4b22      	ldr	r3, [pc, #136]	; (800502c <HAL_ADC_ConfigChannel+0x234>)
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a21      	ldr	r2, [pc, #132]	; (8005030 <HAL_ADC_ConfigChannel+0x238>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d109      	bne.n	8004fc4 <HAL_ADC_ConfigChannel+0x1cc>
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2b12      	cmp	r3, #18
 8004fb6:	d105      	bne.n	8004fc4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a19      	ldr	r2, [pc, #100]	; (8005030 <HAL_ADC_ConfigChannel+0x238>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d123      	bne.n	8005016 <HAL_ADC_ConfigChannel+0x21e>
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2b10      	cmp	r3, #16
 8004fd4:	d003      	beq.n	8004fde <HAL_ADC_ConfigChannel+0x1e6>
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	2b11      	cmp	r3, #17
 8004fdc:	d11b      	bne.n	8005016 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2b10      	cmp	r3, #16
 8004ff0:	d111      	bne.n	8005016 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004ff2:	4b10      	ldr	r3, [pc, #64]	; (8005034 <HAL_ADC_ConfigChannel+0x23c>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a10      	ldr	r2, [pc, #64]	; (8005038 <HAL_ADC_ConfigChannel+0x240>)
 8004ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ffc:	0c9a      	lsrs	r2, r3, #18
 8004ffe:	4613      	mov	r3, r2
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	4413      	add	r3, r2
 8005004:	005b      	lsls	r3, r3, #1
 8005006:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005008:	e002      	b.n	8005010 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	3b01      	subs	r3, #1
 800500e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1f9      	bne.n	800500a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3714      	adds	r7, #20
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr
 800502c:	40012300 	.word	0x40012300
 8005030:	40012000 	.word	0x40012000
 8005034:	20000010 	.word	0x20000010
 8005038:	431bde83 	.word	0x431bde83

0800503c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005044:	4b79      	ldr	r3, [pc, #484]	; (800522c <ADC_Init+0x1f0>)
 8005046:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	685a      	ldr	r2, [r3, #4]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	431a      	orrs	r2, r3
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	685a      	ldr	r2, [r3, #4]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005070:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6859      	ldr	r1, [r3, #4]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	691b      	ldr	r3, [r3, #16]
 800507c:	021a      	lsls	r2, r3, #8
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	685a      	ldr	r2, [r3, #4]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005094:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6859      	ldr	r1, [r3, #4]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	689a      	ldr	r2, [r3, #8]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	689a      	ldr	r2, [r3, #8]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	6899      	ldr	r1, [r3, #8]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68da      	ldr	r2, [r3, #12]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	430a      	orrs	r2, r1
 80050c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ce:	4a58      	ldr	r2, [pc, #352]	; (8005230 <ADC_Init+0x1f4>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d022      	beq.n	800511a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689a      	ldr	r2, [r3, #8]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80050e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	6899      	ldr	r1, [r3, #8]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	689a      	ldr	r2, [r3, #8]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005104:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	6899      	ldr	r1, [r3, #8]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	609a      	str	r2, [r3, #8]
 8005118:	e00f      	b.n	800513a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	689a      	ldr	r2, [r3, #8]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005128:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	689a      	ldr	r2, [r3, #8]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005138:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	689a      	ldr	r2, [r3, #8]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f022 0202 	bic.w	r2, r2, #2
 8005148:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	6899      	ldr	r1, [r3, #8]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	7e1b      	ldrb	r3, [r3, #24]
 8005154:	005a      	lsls	r2, r3, #1
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d01b      	beq.n	80051a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005176:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685a      	ldr	r2, [r3, #4]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005186:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6859      	ldr	r1, [r3, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005192:	3b01      	subs	r3, #1
 8005194:	035a      	lsls	r2, r3, #13
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	430a      	orrs	r2, r1
 800519c:	605a      	str	r2, [r3, #4]
 800519e:	e007      	b.n	80051b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	685a      	ldr	r2, [r3, #4]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80051be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	3b01      	subs	r3, #1
 80051cc:	051a      	lsls	r2, r3, #20
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	430a      	orrs	r2, r1
 80051d4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	689a      	ldr	r2, [r3, #8]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80051e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6899      	ldr	r1, [r3, #8]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80051f2:	025a      	lsls	r2, r3, #9
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	430a      	orrs	r2, r1
 80051fa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	689a      	ldr	r2, [r3, #8]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800520a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6899      	ldr	r1, [r3, #8]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	029a      	lsls	r2, r3, #10
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	430a      	orrs	r2, r1
 800521e:	609a      	str	r2, [r3, #8]
}
 8005220:	bf00      	nop
 8005222:	3714      	adds	r7, #20
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	40012300 	.word	0x40012300
 8005230:	0f000001 	.word	0x0f000001

08005234 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005240:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005246:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800524a:	2b00      	cmp	r3, #0
 800524c:	d13c      	bne.n	80052c8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005252:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d12b      	bne.n	80052c0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800526c:	2b00      	cmp	r3, #0
 800526e:	d127      	bne.n	80052c0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005276:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800527a:	2b00      	cmp	r3, #0
 800527c:	d006      	beq.n	800528c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005288:	2b00      	cmp	r3, #0
 800528a:	d119      	bne.n	80052c0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	685a      	ldr	r2, [r3, #4]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f022 0220 	bic.w	r2, r2, #32
 800529a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d105      	bne.n	80052c0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b8:	f043 0201 	orr.w	r2, r3, #1
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	f7ff fd71 	bl	8004da8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80052c6:	e00e      	b.n	80052e6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052cc:	f003 0310 	and.w	r3, r3, #16
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d003      	beq.n	80052dc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80052d4:	68f8      	ldr	r0, [r7, #12]
 80052d6:	f7ff fd85 	bl	8004de4 <HAL_ADC_ErrorCallback>
}
 80052da:	e004      	b.n	80052e6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	4798      	blx	r3
}
 80052e6:	bf00      	nop
 80052e8:	3710      	adds	r7, #16
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b084      	sub	sp, #16
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052fa:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f7ff fd5d 	bl	8004dbc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005302:	bf00      	nop
 8005304:	3710      	adds	r7, #16
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}

0800530a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800530a:	b580      	push	{r7, lr}
 800530c:	b084      	sub	sp, #16
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005316:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2240      	movs	r2, #64	; 0x40
 800531c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005322:	f043 0204 	orr.w	r2, r3, #4
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	f7ff fd5a 	bl	8004de4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005330:	bf00      	nop
 8005332:	3710      	adds	r7, #16
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f003 0307 	and.w	r3, r3, #7
 800535a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800535c:	4b0c      	ldr	r3, [pc, #48]	; (8005390 <__NVIC_SetPriorityGrouping+0x44>)
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005362:	68ba      	ldr	r2, [r7, #8]
 8005364:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005368:	4013      	ands	r3, r2
 800536a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005374:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800537c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800537e:	4a04      	ldr	r2, [pc, #16]	; (8005390 <__NVIC_SetPriorityGrouping+0x44>)
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	60d3      	str	r3, [r2, #12]
}
 8005384:	bf00      	nop
 8005386:	3714      	adds	r7, #20
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr
 8005390:	e000ed00 	.word	0xe000ed00

08005394 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005398:	4b04      	ldr	r3, [pc, #16]	; (80053ac <__NVIC_GetPriorityGrouping+0x18>)
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	0a1b      	lsrs	r3, r3, #8
 800539e:	f003 0307 	and.w	r3, r3, #7
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr
 80053ac:	e000ed00 	.word	0xe000ed00

080053b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	4603      	mov	r3, r0
 80053b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	db0b      	blt.n	80053da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053c2:	79fb      	ldrb	r3, [r7, #7]
 80053c4:	f003 021f 	and.w	r2, r3, #31
 80053c8:	4907      	ldr	r1, [pc, #28]	; (80053e8 <__NVIC_EnableIRQ+0x38>)
 80053ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ce:	095b      	lsrs	r3, r3, #5
 80053d0:	2001      	movs	r0, #1
 80053d2:	fa00 f202 	lsl.w	r2, r0, r2
 80053d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80053da:	bf00      	nop
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	e000e100 	.word	0xe000e100

080053ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	4603      	mov	r3, r0
 80053f4:	6039      	str	r1, [r7, #0]
 80053f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	db0a      	blt.n	8005416 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	b2da      	uxtb	r2, r3
 8005404:	490c      	ldr	r1, [pc, #48]	; (8005438 <__NVIC_SetPriority+0x4c>)
 8005406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800540a:	0112      	lsls	r2, r2, #4
 800540c:	b2d2      	uxtb	r2, r2
 800540e:	440b      	add	r3, r1
 8005410:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005414:	e00a      	b.n	800542c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	b2da      	uxtb	r2, r3
 800541a:	4908      	ldr	r1, [pc, #32]	; (800543c <__NVIC_SetPriority+0x50>)
 800541c:	79fb      	ldrb	r3, [r7, #7]
 800541e:	f003 030f 	and.w	r3, r3, #15
 8005422:	3b04      	subs	r3, #4
 8005424:	0112      	lsls	r2, r2, #4
 8005426:	b2d2      	uxtb	r2, r2
 8005428:	440b      	add	r3, r1
 800542a:	761a      	strb	r2, [r3, #24]
}
 800542c:	bf00      	nop
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr
 8005438:	e000e100 	.word	0xe000e100
 800543c:	e000ed00 	.word	0xe000ed00

08005440 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005440:	b480      	push	{r7}
 8005442:	b089      	sub	sp, #36	; 0x24
 8005444:	af00      	add	r7, sp, #0
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	60b9      	str	r1, [r7, #8]
 800544a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f003 0307 	and.w	r3, r3, #7
 8005452:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	f1c3 0307 	rsb	r3, r3, #7
 800545a:	2b04      	cmp	r3, #4
 800545c:	bf28      	it	cs
 800545e:	2304      	movcs	r3, #4
 8005460:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	3304      	adds	r3, #4
 8005466:	2b06      	cmp	r3, #6
 8005468:	d902      	bls.n	8005470 <NVIC_EncodePriority+0x30>
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	3b03      	subs	r3, #3
 800546e:	e000      	b.n	8005472 <NVIC_EncodePriority+0x32>
 8005470:	2300      	movs	r3, #0
 8005472:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005474:	f04f 32ff 	mov.w	r2, #4294967295
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	fa02 f303 	lsl.w	r3, r2, r3
 800547e:	43da      	mvns	r2, r3
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	401a      	ands	r2, r3
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005488:	f04f 31ff 	mov.w	r1, #4294967295
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	fa01 f303 	lsl.w	r3, r1, r3
 8005492:	43d9      	mvns	r1, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005498:	4313      	orrs	r3, r2
         );
}
 800549a:	4618      	mov	r0, r3
 800549c:	3724      	adds	r7, #36	; 0x24
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
	...

080054a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	3b01      	subs	r3, #1
 80054b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80054b8:	d301      	bcc.n	80054be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80054ba:	2301      	movs	r3, #1
 80054bc:	e00f      	b.n	80054de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80054be:	4a0a      	ldr	r2, [pc, #40]	; (80054e8 <SysTick_Config+0x40>)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	3b01      	subs	r3, #1
 80054c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80054c6:	210f      	movs	r1, #15
 80054c8:	f04f 30ff 	mov.w	r0, #4294967295
 80054cc:	f7ff ff8e 	bl	80053ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80054d0:	4b05      	ldr	r3, [pc, #20]	; (80054e8 <SysTick_Config+0x40>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80054d6:	4b04      	ldr	r3, [pc, #16]	; (80054e8 <SysTick_Config+0x40>)
 80054d8:	2207      	movs	r2, #7
 80054da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80054dc:	2300      	movs	r3, #0
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3708      	adds	r7, #8
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	e000e010 	.word	0xe000e010

080054ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f7ff ff29 	bl	800534c <__NVIC_SetPriorityGrouping>
}
 80054fa:	bf00      	nop
 80054fc:	3708      	adds	r7, #8
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005502:	b580      	push	{r7, lr}
 8005504:	b086      	sub	sp, #24
 8005506:	af00      	add	r7, sp, #0
 8005508:	4603      	mov	r3, r0
 800550a:	60b9      	str	r1, [r7, #8]
 800550c:	607a      	str	r2, [r7, #4]
 800550e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005510:	2300      	movs	r3, #0
 8005512:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005514:	f7ff ff3e 	bl	8005394 <__NVIC_GetPriorityGrouping>
 8005518:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	68b9      	ldr	r1, [r7, #8]
 800551e:	6978      	ldr	r0, [r7, #20]
 8005520:	f7ff ff8e 	bl	8005440 <NVIC_EncodePriority>
 8005524:	4602      	mov	r2, r0
 8005526:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800552a:	4611      	mov	r1, r2
 800552c:	4618      	mov	r0, r3
 800552e:	f7ff ff5d 	bl	80053ec <__NVIC_SetPriority>
}
 8005532:	bf00      	nop
 8005534:	3718      	adds	r7, #24
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}

0800553a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800553a:	b580      	push	{r7, lr}
 800553c:	b082      	sub	sp, #8
 800553e:	af00      	add	r7, sp, #0
 8005540:	4603      	mov	r3, r0
 8005542:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005548:	4618      	mov	r0, r3
 800554a:	f7ff ff31 	bl	80053b0 <__NVIC_EnableIRQ>
}
 800554e:	bf00      	nop
 8005550:	3708      	adds	r7, #8
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}

08005556 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b082      	sub	sp, #8
 800555a:	af00      	add	r7, sp, #0
 800555c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f7ff ffa2 	bl	80054a8 <SysTick_Config>
 8005564:	4603      	mov	r3, r0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3708      	adds	r7, #8
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}

0800556e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800556e:	b580      	push	{r7, lr}
 8005570:	b082      	sub	sp, #8
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d101      	bne.n	8005580 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e014      	b.n	80055aa <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	791b      	ldrb	r3, [r3, #4]
 8005584:	b2db      	uxtb	r3, r3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d105      	bne.n	8005596 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f7fe fd67 	bl	8004064 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2202      	movs	r2, #2
 800559a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3708      	adds	r7, #8
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b085      	sub	sp, #20
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
 80055ba:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	60fb      	str	r3, [r7, #12]
 80055c0:	2300      	movs	r3, #0
 80055c2:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	795b      	ldrb	r3, [r3, #5]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d101      	bne.n	80055d0 <HAL_DAC_Start+0x1e>
 80055cc:	2302      	movs	r3, #2
 80055ce:	e050      	b.n	8005672 <HAL_DAC_Start+0xc0>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2202      	movs	r2, #2
 80055da:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6819      	ldr	r1, [r3, #0]
 80055e2:	2201      	movs	r2, #1
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	409a      	lsls	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d11a      	bne.n	800562c <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0304 	and.w	r3, r3, #4
 8005600:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800560c:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2b04      	cmp	r3, #4
 8005612:	d127      	bne.n	8005664 <HAL_DAC_Start+0xb2>
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2b38      	cmp	r3, #56	; 0x38
 8005618:	d124      	bne.n	8005664 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	685a      	ldr	r2, [r3, #4]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f042 0201 	orr.w	r2, r2, #1
 8005628:	605a      	str	r2, [r3, #4]
 800562a:	e01b      	b.n	8005664 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005636:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8005642:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800564a:	d10b      	bne.n	8005664 <HAL_DAC_Start+0xb2>
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8005652:	d107      	bne.n	8005664 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	685a      	ldr	r2, [r3, #4]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f042 0202 	orr.w	r2, r2, #2
 8005662:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8005670:	2300      	movs	r3, #0
}
 8005672:	4618      	mov	r0, r3
 8005674:	3714      	adds	r7, #20
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800567e:	b580      	push	{r7, lr}
 8005680:	b082      	sub	sp, #8
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800568c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005690:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005694:	d118      	bne.n	80056c8 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2204      	movs	r2, #4
 800569a:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	f043 0201 	orr.w	r2, r3, #1
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80056b0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80056c0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 f825 	bl	8005712 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80056d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056d6:	d118      	bne.n	800570a <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2204      	movs	r2, #4
 80056dc:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	f043 0202 	orr.w	r2, r3, #2
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80056f2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005702:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 f85b 	bl	80057c0 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 800570a:	bf00      	nop
 800570c:	3708      	adds	r7, #8
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005712:	b480      	push	{r7}
 8005714:	b083      	sub	sp, #12
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800571a:	bf00      	nop
 800571c:	370c      	adds	r7, #12
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr

08005726 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8005726:	b480      	push	{r7}
 8005728:	b087      	sub	sp, #28
 800572a:	af00      	add	r7, sp, #0
 800572c:	60f8      	str	r0, [r7, #12]
 800572e:	60b9      	str	r1, [r7, #8]
 8005730:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8005732:	2300      	movs	r3, #0
 8005734:	617b      	str	r3, [r7, #20]
 8005736:	2300      	movs	r3, #0
 8005738:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	795b      	ldrb	r3, [r3, #5]
 800573e:	2b01      	cmp	r3, #1
 8005740:	d101      	bne.n	8005746 <HAL_DAC_ConfigChannel+0x20>
 8005742:	2302      	movs	r3, #2
 8005744:	e036      	b.n	80057b4 <HAL_DAC_ConfigChannel+0x8e>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2201      	movs	r2, #1
 800574a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2202      	movs	r2, #2
 8005750:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800575a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	fa02 f303 	lsl.w	r3, r2, r3
 8005764:	43db      	mvns	r3, r3
 8005766:	697a      	ldr	r2, [r7, #20]
 8005768:	4013      	ands	r3, r2
 800576a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	4313      	orrs	r3, r2
 8005776:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8005778:	693a      	ldr	r2, [r7, #16]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	fa02 f303 	lsl.w	r3, r2, r3
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	4313      	orrs	r3, r2
 8005784:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6819      	ldr	r1, [r3, #0]
 8005794:	22c0      	movs	r2, #192	; 0xc0
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	fa02 f303 	lsl.w	r3, r2, r3
 800579c:	43da      	mvns	r2, r3
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	400a      	ands	r2, r1
 80057a4:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2201      	movs	r2, #1
 80057aa:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	371c      	adds	r7, #28
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b086      	sub	sp, #24
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80057dc:	2300      	movs	r3, #0
 80057de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80057e0:	f7ff f83e 	bl	8004860 <HAL_GetTick>
 80057e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d101      	bne.n	80057f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e099      	b.n	8005924 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0201 	bic.w	r2, r2, #1
 800580e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005810:	e00f      	b.n	8005832 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005812:	f7ff f825 	bl	8004860 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b05      	cmp	r3, #5
 800581e:	d908      	bls.n	8005832 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2220      	movs	r2, #32
 8005824:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2203      	movs	r2, #3
 800582a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e078      	b.n	8005924 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1e8      	bne.n	8005812 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	4b38      	ldr	r3, [pc, #224]	; (800592c <HAL_DMA_Init+0x158>)
 800584c:	4013      	ands	r3, r2
 800584e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800585e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800586a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	699b      	ldr	r3, [r3, #24]
 8005870:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005876:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a1b      	ldr	r3, [r3, #32]
 800587c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	4313      	orrs	r3, r2
 8005882:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005888:	2b04      	cmp	r3, #4
 800588a:	d107      	bne.n	800589c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005894:	4313      	orrs	r3, r2
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	4313      	orrs	r3, r2
 800589a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	f023 0307 	bic.w	r3, r3, #7
 80058b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b8:	697a      	ldr	r2, [r7, #20]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c2:	2b04      	cmp	r3, #4
 80058c4:	d117      	bne.n	80058f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00e      	beq.n	80058f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 fa9f 	bl	8005e1c <DMA_CheckFifoParam>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d008      	beq.n	80058f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2240      	movs	r2, #64	; 0x40
 80058e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2201      	movs	r2, #1
 80058ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80058f2:	2301      	movs	r3, #1
 80058f4:	e016      	b.n	8005924 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 fa56 	bl	8005db0 <DMA_CalcBaseAndBitshift>
 8005904:	4603      	mov	r3, r0
 8005906:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800590c:	223f      	movs	r2, #63	; 0x3f
 800590e:	409a      	lsls	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3718      	adds	r7, #24
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	f010803f 	.word	0xf010803f

08005930 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b086      	sub	sp, #24
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
 800593c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800593e:	2300      	movs	r3, #0
 8005940:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005946:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800594e:	2b01      	cmp	r3, #1
 8005950:	d101      	bne.n	8005956 <HAL_DMA_Start_IT+0x26>
 8005952:	2302      	movs	r3, #2
 8005954:	e040      	b.n	80059d8 <HAL_DMA_Start_IT+0xa8>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2201      	movs	r2, #1
 800595a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b01      	cmp	r3, #1
 8005968:	d12f      	bne.n	80059ca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2202      	movs	r2, #2
 800596e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	68b9      	ldr	r1, [r7, #8]
 800597e:	68f8      	ldr	r0, [r7, #12]
 8005980:	f000 f9e8 	bl	8005d54 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005988:	223f      	movs	r2, #63	; 0x3f
 800598a:	409a      	lsls	r2, r3
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f042 0216 	orr.w	r2, r2, #22
 800599e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d007      	beq.n	80059b8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f042 0208 	orr.w	r2, r2, #8
 80059b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f042 0201 	orr.w	r2, r2, #1
 80059c6:	601a      	str	r2, [r3, #0]
 80059c8:	e005      	b.n	80059d6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80059d2:	2302      	movs	r3, #2
 80059d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80059d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d004      	beq.n	80059fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2280      	movs	r2, #128	; 0x80
 80059f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e00c      	b.n	8005a18 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2205      	movs	r2, #5
 8005a02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f022 0201 	bic.w	r2, r2, #1
 8005a14:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b086      	sub	sp, #24
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005a30:	4b92      	ldr	r3, [pc, #584]	; (8005c7c <HAL_DMA_IRQHandler+0x258>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a92      	ldr	r2, [pc, #584]	; (8005c80 <HAL_DMA_IRQHandler+0x25c>)
 8005a36:	fba2 2303 	umull	r2, r3, r2, r3
 8005a3a:	0a9b      	lsrs	r3, r3, #10
 8005a3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a4e:	2208      	movs	r2, #8
 8005a50:	409a      	lsls	r2, r3
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	4013      	ands	r3, r2
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d01a      	beq.n	8005a90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0304 	and.w	r3, r3, #4
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d013      	beq.n	8005a90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f022 0204 	bic.w	r2, r2, #4
 8005a76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a7c:	2208      	movs	r2, #8
 8005a7e:	409a      	lsls	r2, r3
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a88:	f043 0201 	orr.w	r2, r3, #1
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a94:	2201      	movs	r2, #1
 8005a96:	409a      	lsls	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d012      	beq.n	8005ac6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00b      	beq.n	8005ac6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	409a      	lsls	r2, r3
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005abe:	f043 0202 	orr.w	r2, r3, #2
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aca:	2204      	movs	r2, #4
 8005acc:	409a      	lsls	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d012      	beq.n	8005afc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f003 0302 	and.w	r3, r3, #2
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00b      	beq.n	8005afc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ae8:	2204      	movs	r2, #4
 8005aea:	409a      	lsls	r2, r3
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af4:	f043 0204 	orr.w	r2, r3, #4
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b00:	2210      	movs	r2, #16
 8005b02:	409a      	lsls	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	4013      	ands	r3, r2
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d043      	beq.n	8005b94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0308 	and.w	r3, r3, #8
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d03c      	beq.n	8005b94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b1e:	2210      	movs	r2, #16
 8005b20:	409a      	lsls	r2, r3
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d018      	beq.n	8005b66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d108      	bne.n	8005b54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d024      	beq.n	8005b94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	4798      	blx	r3
 8005b52:	e01f      	b.n	8005b94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d01b      	beq.n	8005b94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	4798      	blx	r3
 8005b64:	e016      	b.n	8005b94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d107      	bne.n	8005b84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f022 0208 	bic.w	r2, r2, #8
 8005b82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d003      	beq.n	8005b94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b98:	2220      	movs	r2, #32
 8005b9a:	409a      	lsls	r2, r3
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	f000 808e 	beq.w	8005cc2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0310 	and.w	r3, r3, #16
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f000 8086 	beq.w	8005cc2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bba:	2220      	movs	r2, #32
 8005bbc:	409a      	lsls	r2, r3
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b05      	cmp	r3, #5
 8005bcc:	d136      	bne.n	8005c3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f022 0216 	bic.w	r2, r2, #22
 8005bdc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	695a      	ldr	r2, [r3, #20]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d103      	bne.n	8005bfe <HAL_DMA_IRQHandler+0x1da>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d007      	beq.n	8005c0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f022 0208 	bic.w	r2, r2, #8
 8005c0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c12:	223f      	movs	r2, #63	; 0x3f
 8005c14:	409a      	lsls	r2, r3
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2201      	movs	r2, #1
 8005c26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d07d      	beq.n	8005d2e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	4798      	blx	r3
        }
        return;
 8005c3a:	e078      	b.n	8005d2e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d01c      	beq.n	8005c84 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d108      	bne.n	8005c6a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d030      	beq.n	8005cc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	4798      	blx	r3
 8005c68:	e02b      	b.n	8005cc2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d027      	beq.n	8005cc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	4798      	blx	r3
 8005c7a:	e022      	b.n	8005cc2 <HAL_DMA_IRQHandler+0x29e>
 8005c7c:	20000010 	.word	0x20000010
 8005c80:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10f      	bne.n	8005cb2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f022 0210 	bic.w	r2, r2, #16
 8005ca0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d003      	beq.n	8005cc2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d032      	beq.n	8005d30 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d022      	beq.n	8005d1c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2205      	movs	r2, #5
 8005cda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0201 	bic.w	r2, r2, #1
 8005cec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	60bb      	str	r3, [r7, #8]
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d307      	bcc.n	8005d0a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d1f2      	bne.n	8005cee <HAL_DMA_IRQHandler+0x2ca>
 8005d08:	e000      	b.n	8005d0c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005d0a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d005      	beq.n	8005d30 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	4798      	blx	r3
 8005d2c:	e000      	b.n	8005d30 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005d2e:	bf00      	nop
    }
  }
}
 8005d30:	3718      	adds	r7, #24
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop

08005d38 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d46:	b2db      	uxtb	r3, r3
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
 8005d60:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d70:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	683a      	ldr	r2, [r7, #0]
 8005d78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	2b40      	cmp	r3, #64	; 0x40
 8005d80:	d108      	bne.n	8005d94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68ba      	ldr	r2, [r7, #8]
 8005d90:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005d92:	e007      	b.n	8005da4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68ba      	ldr	r2, [r7, #8]
 8005d9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	60da      	str	r2, [r3, #12]
}
 8005da4:	bf00      	nop
 8005da6:	3714      	adds	r7, #20
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b085      	sub	sp, #20
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	3b10      	subs	r3, #16
 8005dc0:	4a14      	ldr	r2, [pc, #80]	; (8005e14 <DMA_CalcBaseAndBitshift+0x64>)
 8005dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc6:	091b      	lsrs	r3, r3, #4
 8005dc8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005dca:	4a13      	ldr	r2, [pc, #76]	; (8005e18 <DMA_CalcBaseAndBitshift+0x68>)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	4413      	add	r3, r2
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2b03      	cmp	r3, #3
 8005ddc:	d909      	bls.n	8005df2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005de6:	f023 0303 	bic.w	r3, r3, #3
 8005dea:	1d1a      	adds	r2, r3, #4
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	659a      	str	r2, [r3, #88]	; 0x58
 8005df0:	e007      	b.n	8005e02 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005dfa:	f023 0303 	bic.w	r3, r3, #3
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3714      	adds	r7, #20
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	aaaaaaab 	.word	0xaaaaaaab
 8005e18:	0800c1a4 	.word	0x0800c1a4

08005e1c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e24:	2300      	movs	r3, #0
 8005e26:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e2c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d11f      	bne.n	8005e76 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	2b03      	cmp	r3, #3
 8005e3a:	d855      	bhi.n	8005ee8 <DMA_CheckFifoParam+0xcc>
 8005e3c:	a201      	add	r2, pc, #4	; (adr r2, 8005e44 <DMA_CheckFifoParam+0x28>)
 8005e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e42:	bf00      	nop
 8005e44:	08005e55 	.word	0x08005e55
 8005e48:	08005e67 	.word	0x08005e67
 8005e4c:	08005e55 	.word	0x08005e55
 8005e50:	08005ee9 	.word	0x08005ee9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d045      	beq.n	8005eec <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e64:	e042      	b.n	8005eec <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e6a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e6e:	d13f      	bne.n	8005ef0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e74:	e03c      	b.n	8005ef0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	699b      	ldr	r3, [r3, #24]
 8005e7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e7e:	d121      	bne.n	8005ec4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	2b03      	cmp	r3, #3
 8005e84:	d836      	bhi.n	8005ef4 <DMA_CheckFifoParam+0xd8>
 8005e86:	a201      	add	r2, pc, #4	; (adr r2, 8005e8c <DMA_CheckFifoParam+0x70>)
 8005e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e8c:	08005e9d 	.word	0x08005e9d
 8005e90:	08005ea3 	.word	0x08005ea3
 8005e94:	08005e9d 	.word	0x08005e9d
 8005e98:	08005eb5 	.word	0x08005eb5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005ea0:	e02f      	b.n	8005f02 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d024      	beq.n	8005ef8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005eb2:	e021      	b.n	8005ef8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005ebc:	d11e      	bne.n	8005efc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005ec2:	e01b      	b.n	8005efc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d902      	bls.n	8005ed0 <DMA_CheckFifoParam+0xb4>
 8005eca:	2b03      	cmp	r3, #3
 8005ecc:	d003      	beq.n	8005ed6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005ece:	e018      	b.n	8005f02 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ed4:	e015      	b.n	8005f02 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00e      	beq.n	8005f00 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	73fb      	strb	r3, [r7, #15]
      break;
 8005ee6:	e00b      	b.n	8005f00 <DMA_CheckFifoParam+0xe4>
      break;
 8005ee8:	bf00      	nop
 8005eea:	e00a      	b.n	8005f02 <DMA_CheckFifoParam+0xe6>
      break;
 8005eec:	bf00      	nop
 8005eee:	e008      	b.n	8005f02 <DMA_CheckFifoParam+0xe6>
      break;
 8005ef0:	bf00      	nop
 8005ef2:	e006      	b.n	8005f02 <DMA_CheckFifoParam+0xe6>
      break;
 8005ef4:	bf00      	nop
 8005ef6:	e004      	b.n	8005f02 <DMA_CheckFifoParam+0xe6>
      break;
 8005ef8:	bf00      	nop
 8005efa:	e002      	b.n	8005f02 <DMA_CheckFifoParam+0xe6>
      break;   
 8005efc:	bf00      	nop
 8005efe:	e000      	b.n	8005f02 <DMA_CheckFifoParam+0xe6>
      break;
 8005f00:	bf00      	nop
    }
  } 
  
  return status; 
 8005f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3714      	adds	r7, #20
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b089      	sub	sp, #36	; 0x24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f22:	2300      	movs	r3, #0
 8005f24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f26:	2300      	movs	r3, #0
 8005f28:	61fb      	str	r3, [r7, #28]
 8005f2a:	e16b      	b.n	8006204 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	69fb      	ldr	r3, [r7, #28]
 8005f30:	fa02 f303 	lsl.w	r3, r2, r3
 8005f34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	f040 815a 	bne.w	80061fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d00b      	beq.n	8005f6a <HAL_GPIO_Init+0x5a>
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d007      	beq.n	8005f6a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005f5e:	2b11      	cmp	r3, #17
 8005f60:	d003      	beq.n	8005f6a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	2b12      	cmp	r3, #18
 8005f68:	d130      	bne.n	8005fcc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	005b      	lsls	r3, r3, #1
 8005f74:	2203      	movs	r2, #3
 8005f76:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7a:	43db      	mvns	r3, r3
 8005f7c:	69ba      	ldr	r2, [r7, #24]
 8005f7e:	4013      	ands	r3, r2
 8005f80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	68da      	ldr	r2, [r3, #12]
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	005b      	lsls	r3, r3, #1
 8005f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f8e:	69ba      	ldr	r2, [r7, #24]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	69ba      	ldr	r2, [r7, #24]
 8005f98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa8:	43db      	mvns	r3, r3
 8005faa:	69ba      	ldr	r2, [r7, #24]
 8005fac:	4013      	ands	r3, r2
 8005fae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	091b      	lsrs	r3, r3, #4
 8005fb6:	f003 0201 	and.w	r2, r3, #1
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc0:	69ba      	ldr	r2, [r7, #24]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	69ba      	ldr	r2, [r7, #24]
 8005fca:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	005b      	lsls	r3, r3, #1
 8005fd6:	2203      	movs	r2, #3
 8005fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fdc:	43db      	mvns	r3, r3
 8005fde:	69ba      	ldr	r2, [r7, #24]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	005b      	lsls	r3, r3, #1
 8005fec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff0:	69ba      	ldr	r2, [r7, #24]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	69ba      	ldr	r2, [r7, #24]
 8005ffa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	2b02      	cmp	r3, #2
 8006002:	d003      	beq.n	800600c <HAL_GPIO_Init+0xfc>
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	2b12      	cmp	r3, #18
 800600a:	d123      	bne.n	8006054 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	08da      	lsrs	r2, r3, #3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	3208      	adds	r2, #8
 8006014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006018:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	f003 0307 	and.w	r3, r3, #7
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	220f      	movs	r2, #15
 8006024:	fa02 f303 	lsl.w	r3, r2, r3
 8006028:	43db      	mvns	r3, r3
 800602a:	69ba      	ldr	r2, [r7, #24]
 800602c:	4013      	ands	r3, r2
 800602e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	691a      	ldr	r2, [r3, #16]
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	f003 0307 	and.w	r3, r3, #7
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	fa02 f303 	lsl.w	r3, r2, r3
 8006040:	69ba      	ldr	r2, [r7, #24]
 8006042:	4313      	orrs	r3, r2
 8006044:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	08da      	lsrs	r2, r3, #3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	3208      	adds	r2, #8
 800604e:	69b9      	ldr	r1, [r7, #24]
 8006050:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	005b      	lsls	r3, r3, #1
 800605e:	2203      	movs	r2, #3
 8006060:	fa02 f303 	lsl.w	r3, r2, r3
 8006064:	43db      	mvns	r3, r3
 8006066:	69ba      	ldr	r2, [r7, #24]
 8006068:	4013      	ands	r3, r2
 800606a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	f003 0203 	and.w	r2, r3, #3
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	005b      	lsls	r3, r3, #1
 8006078:	fa02 f303 	lsl.w	r3, r2, r3
 800607c:	69ba      	ldr	r2, [r7, #24]
 800607e:	4313      	orrs	r3, r2
 8006080:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006090:	2b00      	cmp	r3, #0
 8006092:	f000 80b4 	beq.w	80061fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006096:	2300      	movs	r3, #0
 8006098:	60fb      	str	r3, [r7, #12]
 800609a:	4b5f      	ldr	r3, [pc, #380]	; (8006218 <HAL_GPIO_Init+0x308>)
 800609c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800609e:	4a5e      	ldr	r2, [pc, #376]	; (8006218 <HAL_GPIO_Init+0x308>)
 80060a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060a4:	6453      	str	r3, [r2, #68]	; 0x44
 80060a6:	4b5c      	ldr	r3, [pc, #368]	; (8006218 <HAL_GPIO_Init+0x308>)
 80060a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060ae:	60fb      	str	r3, [r7, #12]
 80060b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060b2:	4a5a      	ldr	r2, [pc, #360]	; (800621c <HAL_GPIO_Init+0x30c>)
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	089b      	lsrs	r3, r3, #2
 80060b8:	3302      	adds	r3, #2
 80060ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	f003 0303 	and.w	r3, r3, #3
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	220f      	movs	r2, #15
 80060ca:	fa02 f303 	lsl.w	r3, r2, r3
 80060ce:	43db      	mvns	r3, r3
 80060d0:	69ba      	ldr	r2, [r7, #24]
 80060d2:	4013      	ands	r3, r2
 80060d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a51      	ldr	r2, [pc, #324]	; (8006220 <HAL_GPIO_Init+0x310>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d02b      	beq.n	8006136 <HAL_GPIO_Init+0x226>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a50      	ldr	r2, [pc, #320]	; (8006224 <HAL_GPIO_Init+0x314>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d025      	beq.n	8006132 <HAL_GPIO_Init+0x222>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a4f      	ldr	r2, [pc, #316]	; (8006228 <HAL_GPIO_Init+0x318>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d01f      	beq.n	800612e <HAL_GPIO_Init+0x21e>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a4e      	ldr	r2, [pc, #312]	; (800622c <HAL_GPIO_Init+0x31c>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d019      	beq.n	800612a <HAL_GPIO_Init+0x21a>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a4d      	ldr	r2, [pc, #308]	; (8006230 <HAL_GPIO_Init+0x320>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d013      	beq.n	8006126 <HAL_GPIO_Init+0x216>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a4c      	ldr	r2, [pc, #304]	; (8006234 <HAL_GPIO_Init+0x324>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d00d      	beq.n	8006122 <HAL_GPIO_Init+0x212>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a4b      	ldr	r2, [pc, #300]	; (8006238 <HAL_GPIO_Init+0x328>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d007      	beq.n	800611e <HAL_GPIO_Init+0x20e>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a4a      	ldr	r2, [pc, #296]	; (800623c <HAL_GPIO_Init+0x32c>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d101      	bne.n	800611a <HAL_GPIO_Init+0x20a>
 8006116:	2307      	movs	r3, #7
 8006118:	e00e      	b.n	8006138 <HAL_GPIO_Init+0x228>
 800611a:	2308      	movs	r3, #8
 800611c:	e00c      	b.n	8006138 <HAL_GPIO_Init+0x228>
 800611e:	2306      	movs	r3, #6
 8006120:	e00a      	b.n	8006138 <HAL_GPIO_Init+0x228>
 8006122:	2305      	movs	r3, #5
 8006124:	e008      	b.n	8006138 <HAL_GPIO_Init+0x228>
 8006126:	2304      	movs	r3, #4
 8006128:	e006      	b.n	8006138 <HAL_GPIO_Init+0x228>
 800612a:	2303      	movs	r3, #3
 800612c:	e004      	b.n	8006138 <HAL_GPIO_Init+0x228>
 800612e:	2302      	movs	r3, #2
 8006130:	e002      	b.n	8006138 <HAL_GPIO_Init+0x228>
 8006132:	2301      	movs	r3, #1
 8006134:	e000      	b.n	8006138 <HAL_GPIO_Init+0x228>
 8006136:	2300      	movs	r3, #0
 8006138:	69fa      	ldr	r2, [r7, #28]
 800613a:	f002 0203 	and.w	r2, r2, #3
 800613e:	0092      	lsls	r2, r2, #2
 8006140:	4093      	lsls	r3, r2
 8006142:	69ba      	ldr	r2, [r7, #24]
 8006144:	4313      	orrs	r3, r2
 8006146:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006148:	4934      	ldr	r1, [pc, #208]	; (800621c <HAL_GPIO_Init+0x30c>)
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	089b      	lsrs	r3, r3, #2
 800614e:	3302      	adds	r3, #2
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006156:	4b3a      	ldr	r3, [pc, #232]	; (8006240 <HAL_GPIO_Init+0x330>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	43db      	mvns	r3, r3
 8006160:	69ba      	ldr	r2, [r7, #24]
 8006162:	4013      	ands	r3, r2
 8006164:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800616e:	2b00      	cmp	r3, #0
 8006170:	d003      	beq.n	800617a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006172:	69ba      	ldr	r2, [r7, #24]
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	4313      	orrs	r3, r2
 8006178:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800617a:	4a31      	ldr	r2, [pc, #196]	; (8006240 <HAL_GPIO_Init+0x330>)
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006180:	4b2f      	ldr	r3, [pc, #188]	; (8006240 <HAL_GPIO_Init+0x330>)
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	43db      	mvns	r3, r3
 800618a:	69ba      	ldr	r2, [r7, #24]
 800618c:	4013      	ands	r3, r2
 800618e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d003      	beq.n	80061a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800619c:	69ba      	ldr	r2, [r7, #24]
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80061a4:	4a26      	ldr	r2, [pc, #152]	; (8006240 <HAL_GPIO_Init+0x330>)
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80061aa:	4b25      	ldr	r3, [pc, #148]	; (8006240 <HAL_GPIO_Init+0x330>)
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	43db      	mvns	r3, r3
 80061b4:	69ba      	ldr	r2, [r7, #24]
 80061b6:	4013      	ands	r3, r2
 80061b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80061c6:	69ba      	ldr	r2, [r7, #24]
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80061ce:	4a1c      	ldr	r2, [pc, #112]	; (8006240 <HAL_GPIO_Init+0x330>)
 80061d0:	69bb      	ldr	r3, [r7, #24]
 80061d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80061d4:	4b1a      	ldr	r3, [pc, #104]	; (8006240 <HAL_GPIO_Init+0x330>)
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	43db      	mvns	r3, r3
 80061de:	69ba      	ldr	r2, [r7, #24]
 80061e0:	4013      	ands	r3, r2
 80061e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d003      	beq.n	80061f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80061f0:	69ba      	ldr	r2, [r7, #24]
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80061f8:	4a11      	ldr	r2, [pc, #68]	; (8006240 <HAL_GPIO_Init+0x330>)
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	3301      	adds	r3, #1
 8006202:	61fb      	str	r3, [r7, #28]
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	2b0f      	cmp	r3, #15
 8006208:	f67f ae90 	bls.w	8005f2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800620c:	bf00      	nop
 800620e:	3724      	adds	r7, #36	; 0x24
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr
 8006218:	40023800 	.word	0x40023800
 800621c:	40013800 	.word	0x40013800
 8006220:	40020000 	.word	0x40020000
 8006224:	40020400 	.word	0x40020400
 8006228:	40020800 	.word	0x40020800
 800622c:	40020c00 	.word	0x40020c00
 8006230:	40021000 	.word	0x40021000
 8006234:	40021400 	.word	0x40021400
 8006238:	40021800 	.word	0x40021800
 800623c:	40021c00 	.word	0x40021c00
 8006240:	40013c00 	.word	0x40013c00

08006244 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006244:	b480      	push	{r7}
 8006246:	b085      	sub	sp, #20
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	460b      	mov	r3, r1
 800624e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	691a      	ldr	r2, [r3, #16]
 8006254:	887b      	ldrh	r3, [r7, #2]
 8006256:	4013      	ands	r3, r2
 8006258:	2b00      	cmp	r3, #0
 800625a:	d002      	beq.n	8006262 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800625c:	2301      	movs	r3, #1
 800625e:	73fb      	strb	r3, [r7, #15]
 8006260:	e001      	b.n	8006266 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006262:	2300      	movs	r3, #0
 8006264:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006266:	7bfb      	ldrb	r3, [r7, #15]
}
 8006268:	4618      	mov	r0, r3
 800626a:	3714      	adds	r7, #20
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr

08006274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	460b      	mov	r3, r1
 800627e:	807b      	strh	r3, [r7, #2]
 8006280:	4613      	mov	r3, r2
 8006282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006284:	787b      	ldrb	r3, [r7, #1]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d003      	beq.n	8006292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800628a:	887a      	ldrh	r2, [r7, #2]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006290:	e003      	b.n	800629a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006292:	887b      	ldrh	r3, [r7, #2]
 8006294:	041a      	lsls	r2, r3, #16
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	619a      	str	r2, [r3, #24]
}
 800629a:	bf00      	nop
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr

080062a6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b083      	sub	sp, #12
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
 80062ae:	460b      	mov	r3, r1
 80062b0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	695a      	ldr	r2, [r3, #20]
 80062b6:	887b      	ldrh	r3, [r7, #2]
 80062b8:	401a      	ands	r2, r3
 80062ba:	887b      	ldrh	r3, [r7, #2]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d104      	bne.n	80062ca <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80062c0:	887b      	ldrh	r3, [r7, #2]
 80062c2:	041a      	lsls	r2, r3, #16
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80062c8:	e002      	b.n	80062d0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80062ca:	887a      	ldrh	r2, [r7, #2]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	619a      	str	r2, [r3, #24]
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	4603      	mov	r3, r0
 80062e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80062e6:	4b08      	ldr	r3, [pc, #32]	; (8006308 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80062e8:	695a      	ldr	r2, [r3, #20]
 80062ea:	88fb      	ldrh	r3, [r7, #6]
 80062ec:	4013      	ands	r3, r2
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d006      	beq.n	8006300 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80062f2:	4a05      	ldr	r2, [pc, #20]	; (8006308 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80062f4:	88fb      	ldrh	r3, [r7, #6]
 80062f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80062f8:	88fb      	ldrh	r3, [r7, #6]
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7fd f90c 	bl	8003518 <HAL_GPIO_EXTI_Callback>
  }
}
 8006300:	bf00      	nop
 8006302:	3708      	adds	r7, #8
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}
 8006308:	40013c00 	.word	0x40013c00

0800630c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e11f      	b.n	800655e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d106      	bne.n	8006338 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f7fd fee2 	bl	80040fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2224      	movs	r2, #36	; 0x24
 800633c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f022 0201 	bic.w	r2, r2, #1
 800634e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800635e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800636e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006370:	f003 fa20 	bl	80097b4 <HAL_RCC_GetPCLK1Freq>
 8006374:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	4a7b      	ldr	r2, [pc, #492]	; (8006568 <HAL_I2C_Init+0x25c>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d807      	bhi.n	8006390 <HAL_I2C_Init+0x84>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4a7a      	ldr	r2, [pc, #488]	; (800656c <HAL_I2C_Init+0x260>)
 8006384:	4293      	cmp	r3, r2
 8006386:	bf94      	ite	ls
 8006388:	2301      	movls	r3, #1
 800638a:	2300      	movhi	r3, #0
 800638c:	b2db      	uxtb	r3, r3
 800638e:	e006      	b.n	800639e <HAL_I2C_Init+0x92>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	4a77      	ldr	r2, [pc, #476]	; (8006570 <HAL_I2C_Init+0x264>)
 8006394:	4293      	cmp	r3, r2
 8006396:	bf94      	ite	ls
 8006398:	2301      	movls	r3, #1
 800639a:	2300      	movhi	r3, #0
 800639c:	b2db      	uxtb	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e0db      	b.n	800655e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	4a72      	ldr	r2, [pc, #456]	; (8006574 <HAL_I2C_Init+0x268>)
 80063aa:	fba2 2303 	umull	r2, r3, r2, r3
 80063ae:	0c9b      	lsrs	r3, r3, #18
 80063b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	430a      	orrs	r2, r1
 80063c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	6a1b      	ldr	r3, [r3, #32]
 80063cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	4a64      	ldr	r2, [pc, #400]	; (8006568 <HAL_I2C_Init+0x25c>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d802      	bhi.n	80063e0 <HAL_I2C_Init+0xd4>
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	3301      	adds	r3, #1
 80063de:	e009      	b.n	80063f4 <HAL_I2C_Init+0xe8>
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80063e6:	fb02 f303 	mul.w	r3, r2, r3
 80063ea:	4a63      	ldr	r2, [pc, #396]	; (8006578 <HAL_I2C_Init+0x26c>)
 80063ec:	fba2 2303 	umull	r2, r3, r2, r3
 80063f0:	099b      	lsrs	r3, r3, #6
 80063f2:	3301      	adds	r3, #1
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	6812      	ldr	r2, [r2, #0]
 80063f8:	430b      	orrs	r3, r1
 80063fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	69db      	ldr	r3, [r3, #28]
 8006402:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006406:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	4956      	ldr	r1, [pc, #344]	; (8006568 <HAL_I2C_Init+0x25c>)
 8006410:	428b      	cmp	r3, r1
 8006412:	d80d      	bhi.n	8006430 <HAL_I2C_Init+0x124>
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	1e59      	subs	r1, r3, #1
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	005b      	lsls	r3, r3, #1
 800641e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006422:	3301      	adds	r3, #1
 8006424:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006428:	2b04      	cmp	r3, #4
 800642a:	bf38      	it	cc
 800642c:	2304      	movcc	r3, #4
 800642e:	e04f      	b.n	80064d0 <HAL_I2C_Init+0x1c4>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d111      	bne.n	800645c <HAL_I2C_Init+0x150>
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	1e58      	subs	r0, r3, #1
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6859      	ldr	r1, [r3, #4]
 8006440:	460b      	mov	r3, r1
 8006442:	005b      	lsls	r3, r3, #1
 8006444:	440b      	add	r3, r1
 8006446:	fbb0 f3f3 	udiv	r3, r0, r3
 800644a:	3301      	adds	r3, #1
 800644c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006450:	2b00      	cmp	r3, #0
 8006452:	bf0c      	ite	eq
 8006454:	2301      	moveq	r3, #1
 8006456:	2300      	movne	r3, #0
 8006458:	b2db      	uxtb	r3, r3
 800645a:	e012      	b.n	8006482 <HAL_I2C_Init+0x176>
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	1e58      	subs	r0, r3, #1
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6859      	ldr	r1, [r3, #4]
 8006464:	460b      	mov	r3, r1
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	440b      	add	r3, r1
 800646a:	0099      	lsls	r1, r3, #2
 800646c:	440b      	add	r3, r1
 800646e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006472:	3301      	adds	r3, #1
 8006474:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006478:	2b00      	cmp	r3, #0
 800647a:	bf0c      	ite	eq
 800647c:	2301      	moveq	r3, #1
 800647e:	2300      	movne	r3, #0
 8006480:	b2db      	uxtb	r3, r3
 8006482:	2b00      	cmp	r3, #0
 8006484:	d001      	beq.n	800648a <HAL_I2C_Init+0x17e>
 8006486:	2301      	movs	r3, #1
 8006488:	e022      	b.n	80064d0 <HAL_I2C_Init+0x1c4>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d10e      	bne.n	80064b0 <HAL_I2C_Init+0x1a4>
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	1e58      	subs	r0, r3, #1
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6859      	ldr	r1, [r3, #4]
 800649a:	460b      	mov	r3, r1
 800649c:	005b      	lsls	r3, r3, #1
 800649e:	440b      	add	r3, r1
 80064a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80064a4:	3301      	adds	r3, #1
 80064a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064ae:	e00f      	b.n	80064d0 <HAL_I2C_Init+0x1c4>
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	1e58      	subs	r0, r3, #1
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6859      	ldr	r1, [r3, #4]
 80064b8:	460b      	mov	r3, r1
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	440b      	add	r3, r1
 80064be:	0099      	lsls	r1, r3, #2
 80064c0:	440b      	add	r3, r1
 80064c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80064c6:	3301      	adds	r3, #1
 80064c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80064d0:	6879      	ldr	r1, [r7, #4]
 80064d2:	6809      	ldr	r1, [r1, #0]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	69da      	ldr	r2, [r3, #28]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6a1b      	ldr	r3, [r3, #32]
 80064ea:	431a      	orrs	r2, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80064fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	6911      	ldr	r1, [r2, #16]
 8006506:	687a      	ldr	r2, [r7, #4]
 8006508:	68d2      	ldr	r2, [r2, #12]
 800650a:	4311      	orrs	r1, r2
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	6812      	ldr	r2, [r2, #0]
 8006510:	430b      	orrs	r3, r1
 8006512:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	695a      	ldr	r2, [r3, #20]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	431a      	orrs	r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	430a      	orrs	r2, r1
 800652e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f042 0201 	orr.w	r2, r2, #1
 800653e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2220      	movs	r2, #32
 800654a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
 8006566:	bf00      	nop
 8006568:	000186a0 	.word	0x000186a0
 800656c:	001e847f 	.word	0x001e847f
 8006570:	003d08ff 	.word	0x003d08ff
 8006574:	431bde83 	.word	0x431bde83
 8006578:	10624dd3 	.word	0x10624dd3

0800657c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b088      	sub	sp, #32
 8006580:	af02      	add	r7, sp, #8
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	607a      	str	r2, [r7, #4]
 8006586:	461a      	mov	r2, r3
 8006588:	460b      	mov	r3, r1
 800658a:	817b      	strh	r3, [r7, #10]
 800658c:	4613      	mov	r3, r2
 800658e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006590:	f7fe f966 	bl	8004860 <HAL_GetTick>
 8006594:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b20      	cmp	r3, #32
 80065a0:	f040 80e0 	bne.w	8006764 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	2319      	movs	r3, #25
 80065aa:	2201      	movs	r2, #1
 80065ac:	4970      	ldr	r1, [pc, #448]	; (8006770 <HAL_I2C_Master_Transmit+0x1f4>)
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f001 fd59 	bl	8008066 <I2C_WaitOnFlagUntilTimeout>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d001      	beq.n	80065be <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80065ba:	2302      	movs	r3, #2
 80065bc:	e0d3      	b.n	8006766 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d101      	bne.n	80065cc <HAL_I2C_Master_Transmit+0x50>
 80065c8:	2302      	movs	r3, #2
 80065ca:	e0cc      	b.n	8006766 <HAL_I2C_Master_Transmit+0x1ea>
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d007      	beq.n	80065f2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f042 0201 	orr.w	r2, r2, #1
 80065f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006600:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2221      	movs	r2, #33	; 0x21
 8006606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2210      	movs	r2, #16
 800660e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	893a      	ldrh	r2, [r7, #8]
 8006622:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006628:	b29a      	uxth	r2, r3
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	4a50      	ldr	r2, [pc, #320]	; (8006774 <HAL_I2C_Master_Transmit+0x1f8>)
 8006632:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006634:	8979      	ldrh	r1, [r7, #10]
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	6a3a      	ldr	r2, [r7, #32]
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f001 fc12 	bl	8007e64 <I2C_MasterRequestWrite>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e08d      	b.n	8006766 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800664a:	2300      	movs	r3, #0
 800664c:	613b      	str	r3, [r7, #16]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	695b      	ldr	r3, [r3, #20]
 8006654:	613b      	str	r3, [r7, #16]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	699b      	ldr	r3, [r3, #24]
 800665c:	613b      	str	r3, [r7, #16]
 800665e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006660:	e066      	b.n	8006730 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	6a39      	ldr	r1, [r7, #32]
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f001 fdd3 	bl	8008212 <I2C_WaitOnTXEFlagUntilTimeout>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00d      	beq.n	800668e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006676:	2b04      	cmp	r3, #4
 8006678:	d107      	bne.n	800668a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006688:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e06b      	b.n	8006766 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006692:	781a      	ldrb	r2, [r3, #0]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669e:	1c5a      	adds	r2, r3, #1
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	3b01      	subs	r3, #1
 80066ac:	b29a      	uxth	r2, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066b6:	3b01      	subs	r3, #1
 80066b8:	b29a      	uxth	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	695b      	ldr	r3, [r3, #20]
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d11b      	bne.n	8006704 <HAL_I2C_Master_Transmit+0x188>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d017      	beq.n	8006704 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d8:	781a      	ldrb	r2, [r3, #0]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e4:	1c5a      	adds	r2, r3, #1
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	3b01      	subs	r3, #1
 80066f2:	b29a      	uxth	r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066fc:	3b01      	subs	r3, #1
 80066fe:	b29a      	uxth	r2, r3
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	6a39      	ldr	r1, [r7, #32]
 8006708:	68f8      	ldr	r0, [r7, #12]
 800670a:	f001 fdc3 	bl	8008294 <I2C_WaitOnBTFFlagUntilTimeout>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d00d      	beq.n	8006730 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006718:	2b04      	cmp	r3, #4
 800671a:	d107      	bne.n	800672c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800672a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e01a      	b.n	8006766 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006734:	2b00      	cmp	r3, #0
 8006736:	d194      	bne.n	8006662 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006746:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2220      	movs	r2, #32
 800674c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006760:	2300      	movs	r3, #0
 8006762:	e000      	b.n	8006766 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006764:	2302      	movs	r3, #2
  }
}
 8006766:	4618      	mov	r0, r3
 8006768:	3718      	adds	r7, #24
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	00100002 	.word	0x00100002
 8006774:	ffff0000 	.word	0xffff0000

08006778 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b088      	sub	sp, #32
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006780:	2300      	movs	r3, #0
 8006782:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006790:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006798:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067a0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80067a2:	7bfb      	ldrb	r3, [r7, #15]
 80067a4:	2b10      	cmp	r3, #16
 80067a6:	d003      	beq.n	80067b0 <HAL_I2C_EV_IRQHandler+0x38>
 80067a8:	7bfb      	ldrb	r3, [r7, #15]
 80067aa:	2b40      	cmp	r3, #64	; 0x40
 80067ac:	f040 80b6 	bne.w	800691c <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	699b      	ldr	r3, [r3, #24]
 80067b6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	695b      	ldr	r3, [r3, #20]
 80067be:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	f003 0301 	and.w	r3, r3, #1
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10d      	bne.n	80067e6 <HAL_I2C_EV_IRQHandler+0x6e>
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80067d0:	d003      	beq.n	80067da <HAL_I2C_EV_IRQHandler+0x62>
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80067d8:	d101      	bne.n	80067de <HAL_I2C_EV_IRQHandler+0x66>
 80067da:	2301      	movs	r3, #1
 80067dc:	e000      	b.n	80067e0 <HAL_I2C_EV_IRQHandler+0x68>
 80067de:	2300      	movs	r3, #0
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	f000 8127 	beq.w	8006a34 <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	f003 0301 	and.w	r3, r3, #1
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d00c      	beq.n	800680a <HAL_I2C_EV_IRQHandler+0x92>
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	0a5b      	lsrs	r3, r3, #9
 80067f4:	f003 0301 	and.w	r3, r3, #1
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d006      	beq.n	800680a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f001 fdb9 	bl	8008374 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 fd1c 	bl	8007240 <I2C_Master_SB>
 8006808:	e087      	b.n	800691a <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	08db      	lsrs	r3, r3, #3
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d009      	beq.n	800682a <HAL_I2C_EV_IRQHandler+0xb2>
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	0a5b      	lsrs	r3, r3, #9
 800681a:	f003 0301 	and.w	r3, r3, #1
 800681e:	2b00      	cmp	r3, #0
 8006820:	d003      	beq.n	800682a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 fd92 	bl	800734c <I2C_Master_ADD10>
 8006828:	e077      	b.n	800691a <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	085b      	lsrs	r3, r3, #1
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b00      	cmp	r3, #0
 8006834:	d009      	beq.n	800684a <HAL_I2C_EV_IRQHandler+0xd2>
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	0a5b      	lsrs	r3, r3, #9
 800683a:	f003 0301 	and.w	r3, r3, #1
 800683e:	2b00      	cmp	r3, #0
 8006840:	d003      	beq.n	800684a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 fdac 	bl	80073a0 <I2C_Master_ADDR>
 8006848:	e067      	b.n	800691a <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800684a:	69bb      	ldr	r3, [r7, #24]
 800684c:	089b      	lsrs	r3, r3, #2
 800684e:	f003 0301 	and.w	r3, r3, #1
 8006852:	2b00      	cmp	r3, #0
 8006854:	d030      	beq.n	80068b8 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006860:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006864:	f000 80e8 	beq.w	8006a38 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	09db      	lsrs	r3, r3, #7
 800686c:	f003 0301 	and.w	r3, r3, #1
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00f      	beq.n	8006894 <HAL_I2C_EV_IRQHandler+0x11c>
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	0a9b      	lsrs	r3, r3, #10
 8006878:	f003 0301 	and.w	r3, r3, #1
 800687c:	2b00      	cmp	r3, #0
 800687e:	d009      	beq.n	8006894 <HAL_I2C_EV_IRQHandler+0x11c>
 8006880:	69fb      	ldr	r3, [r7, #28]
 8006882:	089b      	lsrs	r3, r3, #2
 8006884:	f003 0301 	and.w	r3, r3, #1
 8006888:	2b00      	cmp	r3, #0
 800688a:	d103      	bne.n	8006894 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 f9e8 	bl	8006c62 <I2C_MasterTransmit_TXE>
 8006892:	e042      	b.n	800691a <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	089b      	lsrs	r3, r3, #2
 8006898:	f003 0301 	and.w	r3, r3, #1
 800689c:	2b00      	cmp	r3, #0
 800689e:	f000 80cb 	beq.w	8006a38 <HAL_I2C_EV_IRQHandler+0x2c0>
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	0a5b      	lsrs	r3, r3, #9
 80068a6:	f003 0301 	and.w	r3, r3, #1
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	f000 80c4 	beq.w	8006a38 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 fa72 	bl	8006d9a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068b6:	e0bf      	b.n	8006a38 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068c6:	f000 80b7 	beq.w	8006a38 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	099b      	lsrs	r3, r3, #6
 80068ce:	f003 0301 	and.w	r3, r3, #1
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00f      	beq.n	80068f6 <HAL_I2C_EV_IRQHandler+0x17e>
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	0a9b      	lsrs	r3, r3, #10
 80068da:	f003 0301 	and.w	r3, r3, #1
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d009      	beq.n	80068f6 <HAL_I2C_EV_IRQHandler+0x17e>
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	089b      	lsrs	r3, r3, #2
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d103      	bne.n	80068f6 <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 fb3a 	bl	8006f68 <I2C_MasterReceive_RXNE>
 80068f4:	e011      	b.n	800691a <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	089b      	lsrs	r3, r3, #2
 80068fa:	f003 0301 	and.w	r3, r3, #1
 80068fe:	2b00      	cmp	r3, #0
 8006900:	f000 809a 	beq.w	8006a38 <HAL_I2C_EV_IRQHandler+0x2c0>
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	0a5b      	lsrs	r3, r3, #9
 8006908:	f003 0301 	and.w	r3, r3, #1
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 8093 	beq.w	8006a38 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 fbaa 	bl	800706c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006918:	e08e      	b.n	8006a38 <HAL_I2C_EV_IRQHandler+0x2c0>
 800691a:	e08d      	b.n	8006a38 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006920:	2b00      	cmp	r3, #0
 8006922:	d004      	beq.n	800692e <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	695b      	ldr	r3, [r3, #20]
 800692a:	61fb      	str	r3, [r7, #28]
 800692c:	e007      	b.n	800693e <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	699b      	ldr	r3, [r3, #24]
 8006934:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	695b      	ldr	r3, [r3, #20]
 800693c:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	085b      	lsrs	r3, r3, #1
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d012      	beq.n	8006970 <HAL_I2C_EV_IRQHandler+0x1f8>
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	0a5b      	lsrs	r3, r3, #9
 800694e:	f003 0301 	and.w	r3, r3, #1
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00c      	beq.n	8006970 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695a:	2b00      	cmp	r3, #0
 800695c:	d003      	beq.n	8006966 <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006966:	69b9      	ldr	r1, [r7, #24]
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 ff68 	bl	800783e <I2C_Slave_ADDR>
 800696e:	e066      	b.n	8006a3e <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	091b      	lsrs	r3, r3, #4
 8006974:	f003 0301 	and.w	r3, r3, #1
 8006978:	2b00      	cmp	r3, #0
 800697a:	d009      	beq.n	8006990 <HAL_I2C_EV_IRQHandler+0x218>
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	0a5b      	lsrs	r3, r3, #9
 8006980:	f003 0301 	and.w	r3, r3, #1
 8006984:	2b00      	cmp	r3, #0
 8006986:	d003      	beq.n	8006990 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f000 ff9d 	bl	80078c8 <I2C_Slave_STOPF>
 800698e:	e056      	b.n	8006a3e <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006990:	7bbb      	ldrb	r3, [r7, #14]
 8006992:	2b21      	cmp	r3, #33	; 0x21
 8006994:	d002      	beq.n	800699c <HAL_I2C_EV_IRQHandler+0x224>
 8006996:	7bbb      	ldrb	r3, [r7, #14]
 8006998:	2b29      	cmp	r3, #41	; 0x29
 800699a:	d125      	bne.n	80069e8 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800699c:	69fb      	ldr	r3, [r7, #28]
 800699e:	09db      	lsrs	r3, r3, #7
 80069a0:	f003 0301 	and.w	r3, r3, #1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d00f      	beq.n	80069c8 <HAL_I2C_EV_IRQHandler+0x250>
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	0a9b      	lsrs	r3, r3, #10
 80069ac:	f003 0301 	and.w	r3, r3, #1
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d009      	beq.n	80069c8 <HAL_I2C_EV_IRQHandler+0x250>
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	089b      	lsrs	r3, r3, #2
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d103      	bne.n	80069c8 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 fe7e 	bl	80076c2 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069c6:	e039      	b.n	8006a3c <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	089b      	lsrs	r3, r3, #2
 80069cc:	f003 0301 	and.w	r3, r3, #1
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d033      	beq.n	8006a3c <HAL_I2C_EV_IRQHandler+0x2c4>
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	0a5b      	lsrs	r3, r3, #9
 80069d8:	f003 0301 	and.w	r3, r3, #1
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d02d      	beq.n	8006a3c <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 feab 	bl	800773c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069e6:	e029      	b.n	8006a3c <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	099b      	lsrs	r3, r3, #6
 80069ec:	f003 0301 	and.w	r3, r3, #1
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d00f      	beq.n	8006a14 <HAL_I2C_EV_IRQHandler+0x29c>
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	0a9b      	lsrs	r3, r3, #10
 80069f8:	f003 0301 	and.w	r3, r3, #1
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d009      	beq.n	8006a14 <HAL_I2C_EV_IRQHandler+0x29c>
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	089b      	lsrs	r3, r3, #2
 8006a04:	f003 0301 	and.w	r3, r3, #1
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d103      	bne.n	8006a14 <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 feb6 	bl	800777e <I2C_SlaveReceive_RXNE>
 8006a12:	e014      	b.n	8006a3e <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	089b      	lsrs	r3, r3, #2
 8006a18:	f003 0301 	and.w	r3, r3, #1
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d00e      	beq.n	8006a3e <HAL_I2C_EV_IRQHandler+0x2c6>
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	0a5b      	lsrs	r3, r3, #9
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d008      	beq.n	8006a3e <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 fee4 	bl	80077fa <I2C_SlaveReceive_BTF>
 8006a32:	e004      	b.n	8006a3e <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 8006a34:	bf00      	nop
 8006a36:	e002      	b.n	8006a3e <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a38:	bf00      	nop
 8006a3a:	e000      	b.n	8006a3e <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006a3c:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006a3e:	3720      	adds	r7, #32
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b08a      	sub	sp, #40	; 0x28
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a66:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a68:	6a3b      	ldr	r3, [r7, #32]
 8006a6a:	0a1b      	lsrs	r3, r3, #8
 8006a6c:	f003 0301 	and.w	r3, r3, #1
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d00e      	beq.n	8006a92 <HAL_I2C_ER_IRQHandler+0x4e>
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	0a1b      	lsrs	r3, r3, #8
 8006a78:	f003 0301 	and.w	r3, r3, #1
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d008      	beq.n	8006a92 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a82:	f043 0301 	orr.w	r3, r3, #1
 8006a86:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006a90:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a92:	6a3b      	ldr	r3, [r7, #32]
 8006a94:	0a5b      	lsrs	r3, r3, #9
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d00e      	beq.n	8006abc <HAL_I2C_ER_IRQHandler+0x78>
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	0a1b      	lsrs	r3, r3, #8
 8006aa2:	f003 0301 	and.w	r3, r3, #1
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d008      	beq.n	8006abc <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aac:	f043 0302 	orr.w	r3, r3, #2
 8006ab0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006aba:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006abc:	6a3b      	ldr	r3, [r7, #32]
 8006abe:	0a9b      	lsrs	r3, r3, #10
 8006ac0:	f003 0301 	and.w	r3, r3, #1
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d03f      	beq.n	8006b48 <HAL_I2C_ER_IRQHandler+0x104>
 8006ac8:	69fb      	ldr	r3, [r7, #28]
 8006aca:	0a1b      	lsrs	r3, r3, #8
 8006acc:	f003 0301 	and.w	r3, r3, #1
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d039      	beq.n	8006b48 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006ad4:	7efb      	ldrb	r3, [r7, #27]
 8006ad6:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ae6:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aec:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006aee:	7ebb      	ldrb	r3, [r7, #26]
 8006af0:	2b20      	cmp	r3, #32
 8006af2:	d112      	bne.n	8006b1a <HAL_I2C_ER_IRQHandler+0xd6>
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d10f      	bne.n	8006b1a <HAL_I2C_ER_IRQHandler+0xd6>
 8006afa:	7cfb      	ldrb	r3, [r7, #19]
 8006afc:	2b21      	cmp	r3, #33	; 0x21
 8006afe:	d008      	beq.n	8006b12 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006b00:	7cfb      	ldrb	r3, [r7, #19]
 8006b02:	2b29      	cmp	r3, #41	; 0x29
 8006b04:	d005      	beq.n	8006b12 <HAL_I2C_ER_IRQHandler+0xce>
 8006b06:	7cfb      	ldrb	r3, [r7, #19]
 8006b08:	2b28      	cmp	r3, #40	; 0x28
 8006b0a:	d106      	bne.n	8006b1a <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2b21      	cmp	r3, #33	; 0x21
 8006b10:	d103      	bne.n	8006b1a <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f001 f808 	bl	8007b28 <I2C_Slave_AF>
 8006b18:	e016      	b.n	8006b48 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006b22:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b26:	f043 0304 	orr.w	r3, r3, #4
 8006b2a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006b2c:	7efb      	ldrb	r3, [r7, #27]
 8006b2e:	2b10      	cmp	r3, #16
 8006b30:	d002      	beq.n	8006b38 <HAL_I2C_ER_IRQHandler+0xf4>
 8006b32:	7efb      	ldrb	r3, [r7, #27]
 8006b34:	2b40      	cmp	r3, #64	; 0x40
 8006b36:	d107      	bne.n	8006b48 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b46:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006b48:	6a3b      	ldr	r3, [r7, #32]
 8006b4a:	0adb      	lsrs	r3, r3, #11
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d00e      	beq.n	8006b72 <HAL_I2C_ER_IRQHandler+0x12e>
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	0a1b      	lsrs	r3, r3, #8
 8006b58:	f003 0301 	and.w	r3, r3, #1
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d008      	beq.n	8006b72 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b62:	f043 0308 	orr.w	r3, r3, #8
 8006b66:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006b70:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d008      	beq.n	8006b8a <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7e:	431a      	orrs	r2, r3
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f001 f83f 	bl	8007c08 <I2C_ITError>
  }
}
 8006b8a:	bf00      	nop
 8006b8c:	3728      	adds	r7, #40	; 0x28
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b92:	b480      	push	{r7}
 8006b94:	b083      	sub	sp, #12
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006b9a:	bf00      	nop
 8006b9c:	370c      	adds	r7, #12
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr

08006ba6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006ba6:	b480      	push	{r7}
 8006ba8:	b083      	sub	sp, #12
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006bae:	bf00      	nop
 8006bb0:	370c      	adds	r7, #12
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr

08006bba <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006bba:	b480      	push	{r7}
 8006bbc:	b083      	sub	sp, #12
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006bc2:	bf00      	nop
 8006bc4:	370c      	adds	r7, #12
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b083      	sub	sp, #12
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006bd6:	bf00      	nop
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b083      	sub	sp, #12
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
 8006bea:	460b      	mov	r3, r1
 8006bec:	70fb      	strb	r3, [r7, #3]
 8006bee:	4613      	mov	r3, r2
 8006bf0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006bf2:	bf00      	nop
 8006bf4:	370c      	adds	r7, #12
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr

08006bfe <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006bfe:	b480      	push	{r7}
 8006c00:	b083      	sub	sp, #12
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006c06:	bf00      	nop
 8006c08:	370c      	adds	r7, #12
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr

08006c12 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c12:	b480      	push	{r7}
 8006c14:	b083      	sub	sp, #12
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006c1a:	bf00      	nop
 8006c1c:	370c      	adds	r7, #12
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr

08006c26 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c26:	b480      	push	{r7}
 8006c28:	b083      	sub	sp, #12
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006c2e:	bf00      	nop
 8006c30:	370c      	adds	r7, #12
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr

08006c3a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b083      	sub	sp, #12
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006c42:	bf00      	nop
 8006c44:	370c      	adds	r7, #12
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr

08006c4e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c4e:	b480      	push	{r7}
 8006c50:	b083      	sub	sp, #12
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006c56:	bf00      	nop
 8006c58:	370c      	adds	r7, #12
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr

08006c62 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006c62:	b580      	push	{r7, lr}
 8006c64:	b084      	sub	sp, #16
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c70:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c78:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c7e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d150      	bne.n	8006d2a <I2C_MasterTransmit_TXE+0xc8>
 8006c88:	7bfb      	ldrb	r3, [r7, #15]
 8006c8a:	2b21      	cmp	r3, #33	; 0x21
 8006c8c:	d14d      	bne.n	8006d2a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	2b08      	cmp	r3, #8
 8006c92:	d01d      	beq.n	8006cd0 <I2C_MasterTransmit_TXE+0x6e>
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	2b20      	cmp	r3, #32
 8006c98:	d01a      	beq.n	8006cd0 <I2C_MasterTransmit_TXE+0x6e>
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006ca0:	d016      	beq.n	8006cd0 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006cb0:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2211      	movs	r2, #17
 8006cb6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2220      	movs	r2, #32
 8006cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f7ff ff62 	bl	8006b92 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006cce:	e060      	b.n	8006d92 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	685a      	ldr	r2, [r3, #4]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006cde:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cee:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2220      	movs	r2, #32
 8006cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b40      	cmp	r3, #64	; 0x40
 8006d08:	d107      	bne.n	8006d1a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f7ff ff7d 	bl	8006c12 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006d18:	e03b      	b.n	8006d92 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f7ff ff35 	bl	8006b92 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006d28:	e033      	b.n	8006d92 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006d2a:	7bfb      	ldrb	r3, [r7, #15]
 8006d2c:	2b21      	cmp	r3, #33	; 0x21
 8006d2e:	d005      	beq.n	8006d3c <I2C_MasterTransmit_TXE+0xda>
 8006d30:	7bbb      	ldrb	r3, [r7, #14]
 8006d32:	2b40      	cmp	r3, #64	; 0x40
 8006d34:	d12d      	bne.n	8006d92 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006d36:	7bfb      	ldrb	r3, [r7, #15]
 8006d38:	2b22      	cmp	r3, #34	; 0x22
 8006d3a:	d12a      	bne.n	8006d92 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d108      	bne.n	8006d58 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d54:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006d56:	e01c      	b.n	8006d92 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	2b40      	cmp	r3, #64	; 0x40
 8006d62:	d103      	bne.n	8006d6c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f000 f898 	bl	8006e9a <I2C_MemoryTransmit_TXE_BTF>
}
 8006d6a:	e012      	b.n	8006d92 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d70:	781a      	ldrb	r2, [r3, #0]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7c:	1c5a      	adds	r2, r3, #1
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006d90:	e7ff      	b.n	8006d92 <I2C_MasterTransmit_TXE+0x130>
 8006d92:	bf00      	nop
 8006d94:	3710      	adds	r7, #16
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}

08006d9a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006d9a:	b580      	push	{r7, lr}
 8006d9c:	b084      	sub	sp, #16
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006da6:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	2b21      	cmp	r3, #33	; 0x21
 8006db2:	d165      	bne.n	8006e80 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d012      	beq.n	8006de4 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc2:	781a      	ldrb	r2, [r3, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dce:	1c5a      	adds	r2, r3, #1
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	b29a      	uxth	r2, r3
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006de2:	e056      	b.n	8006e92 <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2b08      	cmp	r3, #8
 8006de8:	d01d      	beq.n	8006e26 <I2C_MasterTransmit_BTF+0x8c>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2b20      	cmp	r3, #32
 8006dee:	d01a      	beq.n	8006e26 <I2C_MasterTransmit_BTF+0x8c>
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006df6:	d016      	beq.n	8006e26 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e06:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2211      	movs	r2, #17
 8006e0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2220      	movs	r2, #32
 8006e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f7ff feb7 	bl	8006b92 <HAL_I2C_MasterTxCpltCallback>
}
 8006e24:	e035      	b.n	8006e92 <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	685a      	ldr	r2, [r3, #4]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e34:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e44:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2220      	movs	r2, #32
 8006e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	2b40      	cmp	r3, #64	; 0x40
 8006e5e:	d107      	bne.n	8006e70 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f7ff fed2 	bl	8006c12 <HAL_I2C_MemTxCpltCallback>
}
 8006e6e:	e010      	b.n	8006e92 <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f7ff fe8a 	bl	8006b92 <HAL_I2C_MasterTxCpltCallback>
}
 8006e7e:	e008      	b.n	8006e92 <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	2b40      	cmp	r3, #64	; 0x40
 8006e8a:	d102      	bne.n	8006e92 <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 f804 	bl	8006e9a <I2C_MemoryTransmit_TXE_BTF>
}
 8006e92:	bf00      	nop
 8006e94:	3710      	adds	r7, #16
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}

08006e9a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006e9a:	b480      	push	{r7}
 8006e9c:	b083      	sub	sp, #12
 8006e9e:	af00      	add	r7, sp, #0
 8006ea0:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d11d      	bne.n	8006ee6 <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d10b      	bne.n	8006eca <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006eb6:	b2da      	uxtb	r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ec2:	1c9a      	adds	r2, r3, #2
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006ec8:	e048      	b.n	8006f5c <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	121b      	asrs	r3, r3, #8
 8006ed2:	b2da      	uxtb	r2, r3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ede:	1c5a      	adds	r2, r3, #1
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006ee4:	e03a      	b.n	8006f5c <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d10b      	bne.n	8006f06 <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ef2:	b2da      	uxtb	r2, r3
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006efe:	1c5a      	adds	r2, r3, #1
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006f04:	e02a      	b.n	8006f5c <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f0a:	2b02      	cmp	r3, #2
 8006f0c:	d126      	bne.n	8006f5c <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	2b22      	cmp	r3, #34	; 0x22
 8006f18:	d108      	bne.n	8006f2c <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f28:	601a      	str	r2, [r3, #0]
}
 8006f2a:	e017      	b.n	8006f5c <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	2b21      	cmp	r3, #33	; 0x21
 8006f36:	d111      	bne.n	8006f5c <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3c:	781a      	ldrb	r2, [r3, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f48:	1c5a      	adds	r2, r3, #1
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	3b01      	subs	r3, #1
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006f5c:	bf00      	nop
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	2b22      	cmp	r3, #34	; 0x22
 8006f7a:	d173      	bne.n	8007064 <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2b03      	cmp	r3, #3
 8006f88:	d920      	bls.n	8006fcc <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	691a      	ldr	r2, [r3, #16]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f94:	b2d2      	uxtb	r2, r2
 8006f96:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f9c:	1c5a      	adds	r2, r3, #1
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	b29a      	uxth	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	2b03      	cmp	r3, #3
 8006fb8:	d154      	bne.n	8007064 <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	685a      	ldr	r2, [r3, #4]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fc8:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8006fca:	e04b      	b.n	8007064 <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fd0:	2b02      	cmp	r3, #2
 8006fd2:	d047      	beq.n	8007064 <I2C_MasterReceive_RXNE+0xfc>
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d002      	beq.n	8006fe0 <I2C_MasterReceive_RXNE+0x78>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d141      	bne.n	8007064 <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fee:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	685a      	ldr	r2, [r3, #4]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006ffe:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	691a      	ldr	r2, [r3, #16]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700a:	b2d2      	uxtb	r2, r2
 800700c:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007012:	1c5a      	adds	r2, r3, #1
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800701c:	b29b      	uxth	r3, r3
 800701e:	3b01      	subs	r3, #1
 8007020:	b29a      	uxth	r2, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2220      	movs	r2, #32
 800702a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b40      	cmp	r3, #64	; 0x40
 8007038:	d10a      	bne.n	8007050 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f7ff fdec 	bl	8006c26 <HAL_I2C_MemRxCpltCallback>
}
 800704e:	e009      	b.n	8007064 <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2200      	movs	r2, #0
 8007054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2212      	movs	r2, #18
 800705c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f7ff fda1 	bl	8006ba6 <HAL_I2C_MasterRxCpltCallback>
}
 8007064:	bf00      	nop
 8007066:	3710      	adds	r7, #16
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007078:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800707e:	b29b      	uxth	r3, r3
 8007080:	2b04      	cmp	r3, #4
 8007082:	d11b      	bne.n	80070bc <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007092:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	691a      	ldr	r2, [r3, #16]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709e:	b2d2      	uxtb	r2, r2
 80070a0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a6:	1c5a      	adds	r2, r3, #1
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	3b01      	subs	r3, #1
 80070b4:	b29a      	uxth	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80070ba:	e0bd      	b.n	8007238 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	2b03      	cmp	r3, #3
 80070c4:	d129      	bne.n	800711a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	685a      	ldr	r2, [r3, #4]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070d4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b04      	cmp	r3, #4
 80070da:	d00a      	beq.n	80070f2 <I2C_MasterReceive_BTF+0x86>
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2b02      	cmp	r3, #2
 80070e0:	d007      	beq.n	80070f2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070f0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	691a      	ldr	r2, [r3, #16]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070fc:	b2d2      	uxtb	r2, r2
 80070fe:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007104:	1c5a      	adds	r2, r3, #1
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800710e:	b29b      	uxth	r3, r3
 8007110:	3b01      	subs	r3, #1
 8007112:	b29a      	uxth	r2, r3
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007118:	e08e      	b.n	8007238 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800711e:	b29b      	uxth	r3, r3
 8007120:	2b02      	cmp	r3, #2
 8007122:	d176      	bne.n	8007212 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2b01      	cmp	r3, #1
 8007128:	d002      	beq.n	8007130 <I2C_MasterReceive_BTF+0xc4>
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2b10      	cmp	r3, #16
 800712e:	d108      	bne.n	8007142 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800713e:	601a      	str	r2, [r3, #0]
 8007140:	e019      	b.n	8007176 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2b04      	cmp	r3, #4
 8007146:	d002      	beq.n	800714e <I2C_MasterReceive_BTF+0xe2>
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2b02      	cmp	r3, #2
 800714c:	d108      	bne.n	8007160 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800715c:	601a      	str	r2, [r3, #0]
 800715e:	e00a      	b.n	8007176 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2b10      	cmp	r3, #16
 8007164:	d007      	beq.n	8007176 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007174:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	691a      	ldr	r2, [r3, #16]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007180:	b2d2      	uxtb	r2, r2
 8007182:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007188:	1c5a      	adds	r2, r3, #1
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007192:	b29b      	uxth	r3, r3
 8007194:	3b01      	subs	r3, #1
 8007196:	b29a      	uxth	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	691a      	ldr	r2, [r3, #16]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a6:	b2d2      	uxtb	r2, r2
 80071a8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ae:	1c5a      	adds	r2, r3, #1
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	3b01      	subs	r3, #1
 80071bc:	b29a      	uxth	r2, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	685a      	ldr	r2, [r3, #4]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80071d0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2220      	movs	r2, #32
 80071d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	2b40      	cmp	r3, #64	; 0x40
 80071e4:	d10a      	bne.n	80071fc <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f7ff fd16 	bl	8006c26 <HAL_I2C_MemRxCpltCallback>
}
 80071fa:	e01d      	b.n	8007238 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2212      	movs	r2, #18
 8007208:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f7ff fccb 	bl	8006ba6 <HAL_I2C_MasterRxCpltCallback>
}
 8007210:	e012      	b.n	8007238 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	691a      	ldr	r2, [r3, #16]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800721c:	b2d2      	uxtb	r2, r2
 800721e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007224:	1c5a      	adds	r2, r3, #1
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800722e:	b29b      	uxth	r3, r3
 8007230:	3b01      	subs	r3, #1
 8007232:	b29a      	uxth	r2, r3
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007238:	bf00      	nop
 800723a:	3710      	adds	r7, #16
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}

08007240 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800724e:	b2db      	uxtb	r3, r3
 8007250:	2b40      	cmp	r3, #64	; 0x40
 8007252:	d117      	bne.n	8007284 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007258:	2b00      	cmp	r3, #0
 800725a:	d109      	bne.n	8007270 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007260:	b2db      	uxtb	r3, r3
 8007262:	461a      	mov	r2, r3
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800726c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800726e:	e067      	b.n	8007340 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007274:	b2db      	uxtb	r3, r3
 8007276:	f043 0301 	orr.w	r3, r3, #1
 800727a:	b2da      	uxtb	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	611a      	str	r2, [r3, #16]
}
 8007282:	e05d      	b.n	8007340 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	691b      	ldr	r3, [r3, #16]
 8007288:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800728c:	d133      	bne.n	80072f6 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007294:	b2db      	uxtb	r3, r3
 8007296:	2b21      	cmp	r3, #33	; 0x21
 8007298:	d109      	bne.n	80072ae <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	461a      	mov	r2, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80072aa:	611a      	str	r2, [r3, #16]
 80072ac:	e008      	b.n	80072c0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	f043 0301 	orr.w	r3, r3, #1
 80072b8:	b2da      	uxtb	r2, r3
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d004      	beq.n	80072d2 <I2C_Master_SB+0x92>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d108      	bne.n	80072e4 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d032      	beq.n	8007340 <I2C_Master_SB+0x100>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d02d      	beq.n	8007340 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	685a      	ldr	r2, [r3, #4]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072f2:	605a      	str	r2, [r3, #4]
}
 80072f4:	e024      	b.n	8007340 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d10e      	bne.n	800731c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007302:	b29b      	uxth	r3, r3
 8007304:	11db      	asrs	r3, r3, #7
 8007306:	b2db      	uxtb	r3, r3
 8007308:	f003 0306 	and.w	r3, r3, #6
 800730c:	b2db      	uxtb	r3, r3
 800730e:	f063 030f 	orn	r3, r3, #15
 8007312:	b2da      	uxtb	r2, r3
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	611a      	str	r2, [r3, #16]
}
 800731a:	e011      	b.n	8007340 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007320:	2b01      	cmp	r3, #1
 8007322:	d10d      	bne.n	8007340 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007328:	b29b      	uxth	r3, r3
 800732a:	11db      	asrs	r3, r3, #7
 800732c:	b2db      	uxtb	r3, r3
 800732e:	f003 0306 	and.w	r3, r3, #6
 8007332:	b2db      	uxtb	r3, r3
 8007334:	f063 030e 	orn	r3, r3, #14
 8007338:	b2da      	uxtb	r2, r3
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	611a      	str	r2, [r3, #16]
}
 8007340:	bf00      	nop
 8007342:	370c      	adds	r7, #12
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr

0800734c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007358:	b2da      	uxtb	r2, r3
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007364:	2b00      	cmp	r3, #0
 8007366:	d103      	bne.n	8007370 <I2C_Master_ADD10+0x24>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800736c:	2b00      	cmp	r3, #0
 800736e:	d011      	beq.n	8007394 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007376:	2b00      	cmp	r3, #0
 8007378:	d104      	bne.n	8007384 <I2C_Master_ADD10+0x38>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007380:	2b00      	cmp	r3, #0
 8007382:	d007      	beq.n	8007394 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	685a      	ldr	r2, [r3, #4]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007392:	605a      	str	r2, [r3, #4]
    }
  }
}
 8007394:	bf00      	nop
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b091      	sub	sp, #68	; 0x44
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073ae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073b6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073bc:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073c4:	b2db      	uxtb	r3, r3
 80073c6:	2b22      	cmp	r3, #34	; 0x22
 80073c8:	f040 8169 	bne.w	800769e <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d10f      	bne.n	80073f4 <I2C_Master_ADDR+0x54>
 80073d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80073d8:	2b40      	cmp	r3, #64	; 0x40
 80073da:	d10b      	bne.n	80073f4 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073dc:	2300      	movs	r3, #0
 80073de:	633b      	str	r3, [r7, #48]	; 0x30
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	695b      	ldr	r3, [r3, #20]
 80073e6:	633b      	str	r3, [r7, #48]	; 0x30
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	633b      	str	r3, [r7, #48]	; 0x30
 80073f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f2:	e160      	b.n	80076b6 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d11d      	bne.n	8007438 <I2C_Master_ADDR+0x98>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007404:	d118      	bne.n	8007438 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007406:	2300      	movs	r3, #0
 8007408:	62fb      	str	r3, [r7, #44]	; 0x2c
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	695b      	ldr	r3, [r3, #20]
 8007410:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	62fb      	str	r3, [r7, #44]	; 0x2c
 800741a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800742a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007430:	1c5a      	adds	r2, r3, #1
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	651a      	str	r2, [r3, #80]	; 0x50
 8007436:	e13e      	b.n	80076b6 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800743c:	b29b      	uxth	r3, r3
 800743e:	2b00      	cmp	r3, #0
 8007440:	d113      	bne.n	800746a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007442:	2300      	movs	r3, #0
 8007444:	62bb      	str	r3, [r7, #40]	; 0x28
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	695b      	ldr	r3, [r3, #20]
 800744c:	62bb      	str	r3, [r7, #40]	; 0x28
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	699b      	ldr	r3, [r3, #24]
 8007454:	62bb      	str	r3, [r7, #40]	; 0x28
 8007456:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007466:	601a      	str	r2, [r3, #0]
 8007468:	e115      	b.n	8007696 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800746e:	b29b      	uxth	r3, r3
 8007470:	2b01      	cmp	r3, #1
 8007472:	f040 808a 	bne.w	800758a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007478:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800747c:	d137      	bne.n	80074ee <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	681a      	ldr	r2, [r3, #0]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800748c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007498:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800749c:	d113      	bne.n	80074c6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074ac:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074ae:	2300      	movs	r3, #0
 80074b0:	627b      	str	r3, [r7, #36]	; 0x24
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	695b      	ldr	r3, [r3, #20]
 80074b8:	627b      	str	r3, [r7, #36]	; 0x24
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	699b      	ldr	r3, [r3, #24]
 80074c0:	627b      	str	r3, [r7, #36]	; 0x24
 80074c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c4:	e0e7      	b.n	8007696 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074c6:	2300      	movs	r3, #0
 80074c8:	623b      	str	r3, [r7, #32]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	695b      	ldr	r3, [r3, #20]
 80074d0:	623b      	str	r3, [r7, #32]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	699b      	ldr	r3, [r3, #24]
 80074d8:	623b      	str	r3, [r7, #32]
 80074da:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074ea:	601a      	str	r2, [r3, #0]
 80074ec:	e0d3      	b.n	8007696 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80074ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f0:	2b08      	cmp	r3, #8
 80074f2:	d02e      	beq.n	8007552 <I2C_Master_ADDR+0x1b2>
 80074f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f6:	2b20      	cmp	r3, #32
 80074f8:	d02b      	beq.n	8007552 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80074fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074fc:	2b12      	cmp	r3, #18
 80074fe:	d102      	bne.n	8007506 <I2C_Master_ADDR+0x166>
 8007500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007502:	2b01      	cmp	r3, #1
 8007504:	d125      	bne.n	8007552 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007508:	2b04      	cmp	r3, #4
 800750a:	d00e      	beq.n	800752a <I2C_Master_ADDR+0x18a>
 800750c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800750e:	2b02      	cmp	r3, #2
 8007510:	d00b      	beq.n	800752a <I2C_Master_ADDR+0x18a>
 8007512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007514:	2b10      	cmp	r3, #16
 8007516:	d008      	beq.n	800752a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007526:	601a      	str	r2, [r3, #0]
 8007528:	e007      	b.n	800753a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007538:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800753a:	2300      	movs	r3, #0
 800753c:	61fb      	str	r3, [r7, #28]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	695b      	ldr	r3, [r3, #20]
 8007544:	61fb      	str	r3, [r7, #28]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	61fb      	str	r3, [r7, #28]
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	e0a1      	b.n	8007696 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007560:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007562:	2300      	movs	r3, #0
 8007564:	61bb      	str	r3, [r7, #24]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	695b      	ldr	r3, [r3, #20]
 800756c:	61bb      	str	r3, [r7, #24]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	699b      	ldr	r3, [r3, #24]
 8007574:	61bb      	str	r3, [r7, #24]
 8007576:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007586:	601a      	str	r2, [r3, #0]
 8007588:	e085      	b.n	8007696 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800758e:	b29b      	uxth	r3, r3
 8007590:	2b02      	cmp	r3, #2
 8007592:	d14d      	bne.n	8007630 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007596:	2b04      	cmp	r3, #4
 8007598:	d016      	beq.n	80075c8 <I2C_Master_ADDR+0x228>
 800759a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800759c:	2b02      	cmp	r3, #2
 800759e:	d013      	beq.n	80075c8 <I2C_Master_ADDR+0x228>
 80075a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a2:	2b10      	cmp	r3, #16
 80075a4:	d010      	beq.n	80075c8 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075b4:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075c4:	601a      	str	r2, [r3, #0]
 80075c6:	e007      	b.n	80075d8 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80075d6:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075e6:	d117      	bne.n	8007618 <I2C_Master_ADDR+0x278>
 80075e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80075ee:	d00b      	beq.n	8007608 <I2C_Master_ADDR+0x268>
 80075f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d008      	beq.n	8007608 <I2C_Master_ADDR+0x268>
 80075f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f8:	2b08      	cmp	r3, #8
 80075fa:	d005      	beq.n	8007608 <I2C_Master_ADDR+0x268>
 80075fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fe:	2b10      	cmp	r3, #16
 8007600:	d002      	beq.n	8007608 <I2C_Master_ADDR+0x268>
 8007602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007604:	2b20      	cmp	r3, #32
 8007606:	d107      	bne.n	8007618 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	685a      	ldr	r2, [r3, #4]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007616:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007618:	2300      	movs	r3, #0
 800761a:	617b      	str	r3, [r7, #20]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	695b      	ldr	r3, [r3, #20]
 8007622:	617b      	str	r3, [r7, #20]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	699b      	ldr	r3, [r3, #24]
 800762a:	617b      	str	r3, [r7, #20]
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	e032      	b.n	8007696 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800763e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800764a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800764e:	d117      	bne.n	8007680 <I2C_Master_ADDR+0x2e0>
 8007650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007652:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007656:	d00b      	beq.n	8007670 <I2C_Master_ADDR+0x2d0>
 8007658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800765a:	2b01      	cmp	r3, #1
 800765c:	d008      	beq.n	8007670 <I2C_Master_ADDR+0x2d0>
 800765e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007660:	2b08      	cmp	r3, #8
 8007662:	d005      	beq.n	8007670 <I2C_Master_ADDR+0x2d0>
 8007664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007666:	2b10      	cmp	r3, #16
 8007668:	d002      	beq.n	8007670 <I2C_Master_ADDR+0x2d0>
 800766a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766c:	2b20      	cmp	r3, #32
 800766e:	d107      	bne.n	8007680 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	685a      	ldr	r2, [r3, #4]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800767e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007680:	2300      	movs	r3, #0
 8007682:	613b      	str	r3, [r7, #16]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	695b      	ldr	r3, [r3, #20]
 800768a:	613b      	str	r3, [r7, #16]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	699b      	ldr	r3, [r3, #24]
 8007692:	613b      	str	r3, [r7, #16]
 8007694:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800769c:	e00b      	b.n	80076b6 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800769e:	2300      	movs	r3, #0
 80076a0:	60fb      	str	r3, [r7, #12]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	695b      	ldr	r3, [r3, #20]
 80076a8:	60fb      	str	r3, [r7, #12]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	699b      	ldr	r3, [r3, #24]
 80076b0:	60fb      	str	r3, [r7, #12]
 80076b2:	68fb      	ldr	r3, [r7, #12]
}
 80076b4:	e7ff      	b.n	80076b6 <I2C_Master_ADDR+0x316>
 80076b6:	bf00      	nop
 80076b8:	3744      	adds	r7, #68	; 0x44
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b084      	sub	sp, #16
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076d0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d02b      	beq.n	8007734 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e0:	781a      	ldrb	r2, [r3, #0]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ec:	1c5a      	adds	r2, r3, #1
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	3b01      	subs	r3, #1
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007704:	b29b      	uxth	r3, r3
 8007706:	2b00      	cmp	r3, #0
 8007708:	d114      	bne.n	8007734 <I2C_SlaveTransmit_TXE+0x72>
 800770a:	7bfb      	ldrb	r3, [r7, #15]
 800770c:	2b29      	cmp	r3, #41	; 0x29
 800770e:	d111      	bne.n	8007734 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	685a      	ldr	r2, [r3, #4]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800771e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2221      	movs	r2, #33	; 0x21
 8007724:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2228      	movs	r2, #40	; 0x28
 800772a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f7ff fa43 	bl	8006bba <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007734:	bf00      	nop
 8007736:	3710      	adds	r7, #16
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007748:	b29b      	uxth	r3, r3
 800774a:	2b00      	cmp	r3, #0
 800774c:	d011      	beq.n	8007772 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007752:	781a      	ldrb	r2, [r3, #0]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775e:	1c5a      	adds	r2, r3, #1
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007768:	b29b      	uxth	r3, r3
 800776a:	3b01      	subs	r3, #1
 800776c:	b29a      	uxth	r2, r3
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007772:	bf00      	nop
 8007774:	370c      	adds	r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b084      	sub	sp, #16
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800778c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007792:	b29b      	uxth	r3, r3
 8007794:	2b00      	cmp	r3, #0
 8007796:	d02c      	beq.n	80077f2 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	691a      	ldr	r2, [r3, #16]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a2:	b2d2      	uxtb	r2, r2
 80077a4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077aa:	1c5a      	adds	r2, r3, #1
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	3b01      	subs	r3, #1
 80077b8:	b29a      	uxth	r2, r3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d114      	bne.n	80077f2 <I2C_SlaveReceive_RXNE+0x74>
 80077c8:	7bfb      	ldrb	r3, [r7, #15]
 80077ca:	2b2a      	cmp	r3, #42	; 0x2a
 80077cc:	d111      	bne.n	80077f2 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	685a      	ldr	r2, [r3, #4]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077dc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2222      	movs	r2, #34	; 0x22
 80077e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2228      	movs	r2, #40	; 0x28
 80077e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7ff f9ee 	bl	8006bce <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80077f2:	bf00      	nop
 80077f4:	3710      	adds	r7, #16
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}

080077fa <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80077fa:	b480      	push	{r7}
 80077fc:	b083      	sub	sp, #12
 80077fe:	af00      	add	r7, sp, #0
 8007800:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007806:	b29b      	uxth	r3, r3
 8007808:	2b00      	cmp	r3, #0
 800780a:	d012      	beq.n	8007832 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	691a      	ldr	r2, [r3, #16]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007816:	b2d2      	uxtb	r2, r2
 8007818:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781e:	1c5a      	adds	r2, r3, #1
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007828:	b29b      	uxth	r3, r3
 800782a:	3b01      	subs	r3, #1
 800782c:	b29a      	uxth	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007832:	bf00      	nop
 8007834:	370c      	adds	r7, #12
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr

0800783e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800783e:	b580      	push	{r7, lr}
 8007840:	b084      	sub	sp, #16
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
 8007846:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007848:	2300      	movs	r3, #0
 800784a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007852:	b2db      	uxtb	r3, r3
 8007854:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007858:	2b28      	cmp	r3, #40	; 0x28
 800785a:	d127      	bne.n	80078ac <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	685a      	ldr	r2, [r3, #4]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800786a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	089b      	lsrs	r3, r3, #2
 8007870:	f003 0301 	and.w	r3, r3, #1
 8007874:	2b00      	cmp	r3, #0
 8007876:	d101      	bne.n	800787c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007878:	2301      	movs	r3, #1
 800787a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	09db      	lsrs	r3, r3, #7
 8007880:	f003 0301 	and.w	r3, r3, #1
 8007884:	2b00      	cmp	r3, #0
 8007886:	d103      	bne.n	8007890 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	81bb      	strh	r3, [r7, #12]
 800788e:	e002      	b.n	8007896 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	699b      	ldr	r3, [r3, #24]
 8007894:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800789e:	89ba      	ldrh	r2, [r7, #12]
 80078a0:	7bfb      	ldrb	r3, [r7, #15]
 80078a2:	4619      	mov	r1, r3
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f7ff f99c 	bl	8006be2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80078aa:	e008      	b.n	80078be <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f06f 0202 	mvn.w	r2, #2
 80078b4:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80078be:	bf00      	nop
 80078c0:	3710      	adds	r7, #16
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
	...

080078c8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078d6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	685a      	ldr	r2, [r3, #4]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80078e6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80078e8:	2300      	movs	r3, #0
 80078ea:	60bb      	str	r3, [r7, #8]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	695b      	ldr	r3, [r3, #20]
 80078f2:	60bb      	str	r3, [r7, #8]
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f042 0201 	orr.w	r2, r2, #1
 8007902:	601a      	str	r2, [r3, #0]
 8007904:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007914:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007920:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007924:	d172      	bne.n	8007a0c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007926:	7bfb      	ldrb	r3, [r7, #15]
 8007928:	2b22      	cmp	r3, #34	; 0x22
 800792a:	d002      	beq.n	8007932 <I2C_Slave_STOPF+0x6a>
 800792c:	7bfb      	ldrb	r3, [r7, #15]
 800792e:	2b2a      	cmp	r3, #42	; 0x2a
 8007930:	d135      	bne.n	800799e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	b29a      	uxth	r2, r3
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007944:	b29b      	uxth	r3, r3
 8007946:	2b00      	cmp	r3, #0
 8007948:	d005      	beq.n	8007956 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800794e:	f043 0204 	orr.w	r2, r3, #4
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	685a      	ldr	r2, [r3, #4]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007964:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800796a:	4618      	mov	r0, r3
 800796c:	f7fe f9e4 	bl	8005d38 <HAL_DMA_GetState>
 8007970:	4603      	mov	r3, r0
 8007972:	2b01      	cmp	r3, #1
 8007974:	d049      	beq.n	8007a0a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797a:	4a69      	ldr	r2, [pc, #420]	; (8007b20 <I2C_Slave_STOPF+0x258>)
 800797c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007982:	4618      	mov	r0, r3
 8007984:	f7fe f82c 	bl	80059e0 <HAL_DMA_Abort_IT>
 8007988:	4603      	mov	r3, r0
 800798a:	2b00      	cmp	r3, #0
 800798c:	d03d      	beq.n	8007a0a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007992:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007998:	4610      	mov	r0, r2
 800799a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800799c:	e035      	b.n	8007a0a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	b29a      	uxth	r2, r3
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d005      	beq.n	80079c2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ba:	f043 0204 	orr.w	r2, r3, #4
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	685a      	ldr	r2, [r3, #4]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079d0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7fe f9ae 	bl	8005d38 <HAL_DMA_GetState>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d014      	beq.n	8007a0c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079e6:	4a4e      	ldr	r2, [pc, #312]	; (8007b20 <I2C_Slave_STOPF+0x258>)
 80079e8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ee:	4618      	mov	r0, r3
 80079f0:	f7fd fff6 	bl	80059e0 <HAL_DMA_Abort_IT>
 80079f4:	4603      	mov	r3, r0
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d008      	beq.n	8007a0c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a04:	4610      	mov	r0, r2
 8007a06:	4798      	blx	r3
 8007a08:	e000      	b.n	8007a0c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007a0a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d03e      	beq.n	8007a94 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	695b      	ldr	r3, [r3, #20]
 8007a1c:	f003 0304 	and.w	r3, r3, #4
 8007a20:	2b04      	cmp	r3, #4
 8007a22:	d112      	bne.n	8007a4a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	691a      	ldr	r2, [r3, #16]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a2e:	b2d2      	uxtb	r2, r2
 8007a30:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a36:	1c5a      	adds	r2, r3, #1
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	3b01      	subs	r3, #1
 8007a44:	b29a      	uxth	r2, r3
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	695b      	ldr	r3, [r3, #20]
 8007a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a54:	2b40      	cmp	r3, #64	; 0x40
 8007a56:	d112      	bne.n	8007a7e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	691a      	ldr	r2, [r3, #16]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a62:	b2d2      	uxtb	r2, r2
 8007a64:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a6a:	1c5a      	adds	r2, r3, #1
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	3b01      	subs	r3, #1
 8007a78:	b29a      	uxth	r2, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d005      	beq.n	8007a94 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a8c:	f043 0204 	orr.w	r2, r3, #4
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d003      	beq.n	8007aa4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f000 f8b3 	bl	8007c08 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007aa2:	e039      	b.n	8007b18 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007aa4:	7bfb      	ldrb	r3, [r7, #15]
 8007aa6:	2b2a      	cmp	r3, #42	; 0x2a
 8007aa8:	d109      	bne.n	8007abe <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2228      	movs	r2, #40	; 0x28
 8007ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f7ff f888 	bl	8006bce <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	2b28      	cmp	r3, #40	; 0x28
 8007ac8:	d111      	bne.n	8007aee <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a15      	ldr	r2, [pc, #84]	; (8007b24 <I2C_Slave_STOPF+0x25c>)
 8007ace:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f7ff f889 	bl	8006bfe <HAL_I2C_ListenCpltCallback>
}
 8007aec:	e014      	b.n	8007b18 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af2:	2b22      	cmp	r3, #34	; 0x22
 8007af4:	d002      	beq.n	8007afc <I2C_Slave_STOPF+0x234>
 8007af6:	7bfb      	ldrb	r3, [r7, #15]
 8007af8:	2b22      	cmp	r3, #34	; 0x22
 8007afa:	d10d      	bne.n	8007b18 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2220      	movs	r2, #32
 8007b06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f7ff f85b 	bl	8006bce <HAL_I2C_SlaveRxCpltCallback>
}
 8007b18:	bf00      	nop
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	08007f69 	.word	0x08007f69
 8007b24:	ffff0000 	.word	0xffff0000

08007b28 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b36:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b3c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	2b08      	cmp	r3, #8
 8007b42:	d002      	beq.n	8007b4a <I2C_Slave_AF+0x22>
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	2b20      	cmp	r3, #32
 8007b48:	d129      	bne.n	8007b9e <I2C_Slave_AF+0x76>
 8007b4a:	7bfb      	ldrb	r3, [r7, #15]
 8007b4c:	2b28      	cmp	r3, #40	; 0x28
 8007b4e:	d126      	bne.n	8007b9e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a2c      	ldr	r2, [pc, #176]	; (8007c04 <I2C_Slave_AF+0xdc>)
 8007b54:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	685a      	ldr	r2, [r3, #4]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007b64:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007b6e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b7e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2220      	movs	r2, #32
 8007b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f7ff f831 	bl	8006bfe <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007b9c:	e02e      	b.n	8007bfc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007b9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ba0:	2b21      	cmp	r3, #33	; 0x21
 8007ba2:	d126      	bne.n	8007bf2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	4a17      	ldr	r2, [pc, #92]	; (8007c04 <I2C_Slave_AF+0xdc>)
 8007ba8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2221      	movs	r2, #33	; 0x21
 8007bae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2220      	movs	r2, #32
 8007bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	685a      	ldr	r2, [r3, #4]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007bce:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007bd8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007be8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f7fe ffe5 	bl	8006bba <HAL_I2C_SlaveTxCpltCallback>
}
 8007bf0:	e004      	b.n	8007bfc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007bfa:	615a      	str	r2, [r3, #20]
}
 8007bfc:	bf00      	nop
 8007bfe:	3710      	adds	r7, #16
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}
 8007c04:	ffff0000 	.word	0xffff0000

08007c08 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c16:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	2b10      	cmp	r3, #16
 8007c22:	d10a      	bne.n	8007c3a <I2C_ITError+0x32>
 8007c24:	7bfb      	ldrb	r3, [r7, #15]
 8007c26:	2b22      	cmp	r3, #34	; 0x22
 8007c28:	d107      	bne.n	8007c3a <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c38:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007c3a:	7bfb      	ldrb	r3, [r7, #15]
 8007c3c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007c40:	2b28      	cmp	r3, #40	; 0x28
 8007c42:	d107      	bne.n	8007c54 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2228      	movs	r2, #40	; 0x28
 8007c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007c52:	e015      	b.n	8007c80 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c62:	d006      	beq.n	8007c72 <I2C_ITError+0x6a>
 8007c64:	7bfb      	ldrb	r3, [r7, #15]
 8007c66:	2b60      	cmp	r3, #96	; 0x60
 8007c68:	d003      	beq.n	8007c72 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2220      	movs	r2, #32
 8007c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c8e:	d162      	bne.n	8007d56 <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	685a      	ldr	r2, [r3, #4]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c9e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	d020      	beq.n	8007cf0 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cb2:	4a6a      	ldr	r2, [pc, #424]	; (8007e5c <I2C_ITError+0x254>)
 8007cb4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f7fd fe90 	bl	80059e0 <HAL_DMA_Abort_IT>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	f000 8089 	beq.w	8007dda <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f022 0201 	bic.w	r2, r2, #1
 8007cd6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2220      	movs	r2, #32
 8007cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007cea:	4610      	mov	r0, r2
 8007cec:	4798      	blx	r3
 8007cee:	e074      	b.n	8007dda <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf4:	4a59      	ldr	r2, [pc, #356]	; (8007e5c <I2C_ITError+0x254>)
 8007cf6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f7fd fe6f 	bl	80059e0 <HAL_DMA_Abort_IT>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d068      	beq.n	8007dda <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	695b      	ldr	r3, [r3, #20]
 8007d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d12:	2b40      	cmp	r3, #64	; 0x40
 8007d14:	d10b      	bne.n	8007d2e <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	691a      	ldr	r2, [r3, #16]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d20:	b2d2      	uxtb	r2, r2
 8007d22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d28:	1c5a      	adds	r2, r3, #1
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f022 0201 	bic.w	r2, r2, #1
 8007d3c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2220      	movs	r2, #32
 8007d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007d50:	4610      	mov	r0, r2
 8007d52:	4798      	blx	r3
 8007d54:	e041      	b.n	8007dda <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b60      	cmp	r3, #96	; 0x60
 8007d60:	d125      	bne.n	8007dae <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2220      	movs	r2, #32
 8007d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	695b      	ldr	r3, [r3, #20]
 8007d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d7a:	2b40      	cmp	r3, #64	; 0x40
 8007d7c:	d10b      	bne.n	8007d96 <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	691a      	ldr	r2, [r3, #16]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d88:	b2d2      	uxtb	r2, r2
 8007d8a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d90:	1c5a      	adds	r2, r3, #1
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f022 0201 	bic.w	r2, r2, #1
 8007da4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f7fe ff51 	bl	8006c4e <HAL_I2C_AbortCpltCallback>
 8007dac:	e015      	b.n	8007dda <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	695b      	ldr	r3, [r3, #20]
 8007db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007db8:	2b40      	cmp	r3, #64	; 0x40
 8007dba:	d10b      	bne.n	8007dd4 <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	691a      	ldr	r2, [r3, #16]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc6:	b2d2      	uxtb	r2, r2
 8007dc8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dce:	1c5a      	adds	r2, r3, #1
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f7fe ff30 	bl	8006c3a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dde:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	f003 0301 	and.w	r3, r3, #1
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d10e      	bne.n	8007e08 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d109      	bne.n	8007e08 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d104      	bne.n	8007e08 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d007      	beq.n	8007e18 <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	685a      	ldr	r2, [r3, #4]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e16:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e1e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e24:	f003 0304 	and.w	r3, r3, #4
 8007e28:	2b04      	cmp	r3, #4
 8007e2a:	d113      	bne.n	8007e54 <I2C_ITError+0x24c>
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
 8007e2e:	2b28      	cmp	r3, #40	; 0x28
 8007e30:	d110      	bne.n	8007e54 <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4a0a      	ldr	r2, [pc, #40]	; (8007e60 <I2C_ITError+0x258>)
 8007e36:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2220      	movs	r2, #32
 8007e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f7fe fed5 	bl	8006bfe <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007e54:	bf00      	nop
 8007e56:	3710      	adds	r7, #16
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	08007f69 	.word	0x08007f69
 8007e60:	ffff0000 	.word	0xffff0000

08007e64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b088      	sub	sp, #32
 8007e68:	af02      	add	r7, sp, #8
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	607a      	str	r2, [r7, #4]
 8007e6e:	603b      	str	r3, [r7, #0]
 8007e70:	460b      	mov	r3, r1
 8007e72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	2b08      	cmp	r3, #8
 8007e7e:	d006      	beq.n	8007e8e <I2C_MasterRequestWrite+0x2a>
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d003      	beq.n	8007e8e <I2C_MasterRequestWrite+0x2a>
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e8c:	d108      	bne.n	8007ea0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e9c:	601a      	str	r2, [r3, #0]
 8007e9e:	e00b      	b.n	8007eb8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ea4:	2b12      	cmp	r3, #18
 8007ea6:	d107      	bne.n	8007eb8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007eb6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	9300      	str	r3, [sp, #0]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f000 f8ce 	bl	8008066 <I2C_WaitOnFlagUntilTimeout>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d00c      	beq.n	8007eea <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d003      	beq.n	8007ee6 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ee4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007ee6:	2303      	movs	r3, #3
 8007ee8:	e035      	b.n	8007f56 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ef2:	d108      	bne.n	8007f06 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007ef4:	897b      	ldrh	r3, [r7, #10]
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	461a      	mov	r2, r3
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007f02:	611a      	str	r2, [r3, #16]
 8007f04:	e01b      	b.n	8007f3e <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007f06:	897b      	ldrh	r3, [r7, #10]
 8007f08:	11db      	asrs	r3, r3, #7
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	f003 0306 	and.w	r3, r3, #6
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	f063 030f 	orn	r3, r3, #15
 8007f16:	b2da      	uxtb	r2, r3
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	490f      	ldr	r1, [pc, #60]	; (8007f60 <I2C_MasterRequestWrite+0xfc>)
 8007f24:	68f8      	ldr	r0, [r7, #12]
 8007f26:	f000 f8f5 	bl	8008114 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d001      	beq.n	8007f34 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	e010      	b.n	8007f56 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007f34:	897b      	ldrh	r3, [r7, #10]
 8007f36:	b2da      	uxtb	r2, r3
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	687a      	ldr	r2, [r7, #4]
 8007f42:	4908      	ldr	r1, [pc, #32]	; (8007f64 <I2C_MasterRequestWrite+0x100>)
 8007f44:	68f8      	ldr	r0, [r7, #12]
 8007f46:	f000 f8e5 	bl	8008114 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d001      	beq.n	8007f54 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8007f50:	2301      	movs	r3, #1
 8007f52:	e000      	b.n	8007f56 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8007f54:	2300      	movs	r3, #0
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3718      	adds	r7, #24
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	00010008 	.word	0x00010008
 8007f64:	00010002 	.word	0x00010002

08007f68 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b084      	sub	sp, #16
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f74:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f7c:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d003      	beq.n	8007f8e <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d003      	beq.n	8007f9e <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fac:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d003      	beq.n	8007fc4 <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d003      	beq.n	8007fd4 <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f022 0201 	bic.w	r2, r2, #1
 8007fe2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	2b60      	cmp	r3, #96	; 0x60
 8007fee:	d10e      	bne.n	800800e <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2220      	movs	r2, #32
 8007ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2200      	movs	r2, #0
 8008004:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008006:	68f8      	ldr	r0, [r7, #12]
 8008008:	f7fe fe21 	bl	8006c4e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800800c:	e027      	b.n	800805e <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800800e:	7afb      	ldrb	r3, [r7, #11]
 8008010:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008014:	2b28      	cmp	r3, #40	; 0x28
 8008016:	d117      	bne.n	8008048 <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f042 0201 	orr.w	r2, r2, #1
 8008026:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008036:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2200      	movs	r2, #0
 800803c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2228      	movs	r2, #40	; 0x28
 8008042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008046:	e007      	b.n	8008058 <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2220      	movs	r2, #32
 800804c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2200      	movs	r2, #0
 8008054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008058:	68f8      	ldr	r0, [r7, #12]
 800805a:	f7fe fdee 	bl	8006c3a <HAL_I2C_ErrorCallback>
}
 800805e:	bf00      	nop
 8008060:	3710      	adds	r7, #16
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b084      	sub	sp, #16
 800806a:	af00      	add	r7, sp, #0
 800806c:	60f8      	str	r0, [r7, #12]
 800806e:	60b9      	str	r1, [r7, #8]
 8008070:	603b      	str	r3, [r7, #0]
 8008072:	4613      	mov	r3, r2
 8008074:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008076:	e025      	b.n	80080c4 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800807e:	d021      	beq.n	80080c4 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008080:	f7fc fbee 	bl	8004860 <HAL_GetTick>
 8008084:	4602      	mov	r2, r0
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	1ad3      	subs	r3, r2, r3
 800808a:	683a      	ldr	r2, [r7, #0]
 800808c:	429a      	cmp	r2, r3
 800808e:	d302      	bcc.n	8008096 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d116      	bne.n	80080c4 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2200      	movs	r2, #0
 800809a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2220      	movs	r2, #32
 80080a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080b0:	f043 0220 	orr.w	r2, r3, #32
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2200      	movs	r2, #0
 80080bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80080c0:	2301      	movs	r3, #1
 80080c2:	e023      	b.n	800810c <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	0c1b      	lsrs	r3, r3, #16
 80080c8:	b2db      	uxtb	r3, r3
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d10d      	bne.n	80080ea <I2C_WaitOnFlagUntilTimeout+0x84>
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	695b      	ldr	r3, [r3, #20]
 80080d4:	43da      	mvns	r2, r3
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	4013      	ands	r3, r2
 80080da:	b29b      	uxth	r3, r3
 80080dc:	2b00      	cmp	r3, #0
 80080de:	bf0c      	ite	eq
 80080e0:	2301      	moveq	r3, #1
 80080e2:	2300      	movne	r3, #0
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	461a      	mov	r2, r3
 80080e8:	e00c      	b.n	8008104 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	699b      	ldr	r3, [r3, #24]
 80080f0:	43da      	mvns	r2, r3
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	4013      	ands	r3, r2
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	bf0c      	ite	eq
 80080fc:	2301      	moveq	r3, #1
 80080fe:	2300      	movne	r3, #0
 8008100:	b2db      	uxtb	r3, r3
 8008102:	461a      	mov	r2, r3
 8008104:	79fb      	ldrb	r3, [r7, #7]
 8008106:	429a      	cmp	r2, r3
 8008108:	d0b6      	beq.n	8008078 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3710      	adds	r7, #16
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
 800811a:	60f8      	str	r0, [r7, #12]
 800811c:	60b9      	str	r1, [r7, #8]
 800811e:	607a      	str	r2, [r7, #4]
 8008120:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008122:	e051      	b.n	80081c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	695b      	ldr	r3, [r3, #20]
 800812a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800812e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008132:	d123      	bne.n	800817c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008142:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800814c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2200      	movs	r2, #0
 8008152:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2220      	movs	r2, #32
 8008158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2200      	movs	r2, #0
 8008160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008168:	f043 0204 	orr.w	r2, r3, #4
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2200      	movs	r2, #0
 8008174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008178:	2301      	movs	r3, #1
 800817a:	e046      	b.n	800820a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008182:	d021      	beq.n	80081c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008184:	f7fc fb6c 	bl	8004860 <HAL_GetTick>
 8008188:	4602      	mov	r2, r0
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	1ad3      	subs	r3, r2, r3
 800818e:	687a      	ldr	r2, [r7, #4]
 8008190:	429a      	cmp	r2, r3
 8008192:	d302      	bcc.n	800819a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d116      	bne.n	80081c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2200      	movs	r2, #0
 800819e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2220      	movs	r2, #32
 80081a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b4:	f043 0220 	orr.w	r2, r3, #32
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2200      	movs	r2, #0
 80081c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	e020      	b.n	800820a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	0c1b      	lsrs	r3, r3, #16
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	2b01      	cmp	r3, #1
 80081d0:	d10c      	bne.n	80081ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	695b      	ldr	r3, [r3, #20]
 80081d8:	43da      	mvns	r2, r3
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	4013      	ands	r3, r2
 80081de:	b29b      	uxth	r3, r3
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	bf14      	ite	ne
 80081e4:	2301      	movne	r3, #1
 80081e6:	2300      	moveq	r3, #0
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	e00b      	b.n	8008204 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	699b      	ldr	r3, [r3, #24]
 80081f2:	43da      	mvns	r2, r3
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	4013      	ands	r3, r2
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	bf14      	ite	ne
 80081fe:	2301      	movne	r3, #1
 8008200:	2300      	moveq	r3, #0
 8008202:	b2db      	uxtb	r3, r3
 8008204:	2b00      	cmp	r3, #0
 8008206:	d18d      	bne.n	8008124 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3710      	adds	r7, #16
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008212:	b580      	push	{r7, lr}
 8008214:	b084      	sub	sp, #16
 8008216:	af00      	add	r7, sp, #0
 8008218:	60f8      	str	r0, [r7, #12]
 800821a:	60b9      	str	r1, [r7, #8]
 800821c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800821e:	e02d      	b.n	800827c <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f000 f878 	bl	8008316 <I2C_IsAcknowledgeFailed>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d001      	beq.n	8008230 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	e02d      	b.n	800828c <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008236:	d021      	beq.n	800827c <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008238:	f7fc fb12 	bl	8004860 <HAL_GetTick>
 800823c:	4602      	mov	r2, r0
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	68ba      	ldr	r2, [r7, #8]
 8008244:	429a      	cmp	r2, r3
 8008246:	d302      	bcc.n	800824e <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d116      	bne.n	800827c <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2200      	movs	r2, #0
 8008252:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2220      	movs	r2, #32
 8008258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2200      	movs	r2, #0
 8008260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008268:	f043 0220 	orr.w	r2, r3, #32
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2200      	movs	r2, #0
 8008274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008278:	2301      	movs	r3, #1
 800827a:	e007      	b.n	800828c <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	695b      	ldr	r3, [r3, #20]
 8008282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008286:	2b80      	cmp	r3, #128	; 0x80
 8008288:	d1ca      	bne.n	8008220 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800828a:	2300      	movs	r3, #0
}
 800828c:	4618      	mov	r0, r3
 800828e:	3710      	adds	r7, #16
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b084      	sub	sp, #16
 8008298:	af00      	add	r7, sp, #0
 800829a:	60f8      	str	r0, [r7, #12]
 800829c:	60b9      	str	r1, [r7, #8]
 800829e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80082a0:	e02d      	b.n	80082fe <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80082a2:	68f8      	ldr	r0, [r7, #12]
 80082a4:	f000 f837 	bl	8008316 <I2C_IsAcknowledgeFailed>
 80082a8:	4603      	mov	r3, r0
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d001      	beq.n	80082b2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	e02d      	b.n	800830e <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b8:	d021      	beq.n	80082fe <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082ba:	f7fc fad1 	bl	8004860 <HAL_GetTick>
 80082be:	4602      	mov	r2, r0
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	1ad3      	subs	r3, r2, r3
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d302      	bcc.n	80082d0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d116      	bne.n	80082fe <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2200      	movs	r2, #0
 80082d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2220      	movs	r2, #32
 80082da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ea:	f043 0220 	orr.w	r2, r3, #32
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2200      	movs	r2, #0
 80082f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e007      	b.n	800830e <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	695b      	ldr	r3, [r3, #20]
 8008304:	f003 0304 	and.w	r3, r3, #4
 8008308:	2b04      	cmp	r3, #4
 800830a:	d1ca      	bne.n	80082a2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008316:	b480      	push	{r7}
 8008318:	b083      	sub	sp, #12
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	695b      	ldr	r3, [r3, #20]
 8008324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008328:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800832c:	d11b      	bne.n	8008366 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008336:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2220      	movs	r2, #32
 8008342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008352:	f043 0204 	orr.w	r2, r3, #4
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e000      	b.n	8008368 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008366:	2300      	movs	r3, #0
}
 8008368:	4618      	mov	r0, r3
 800836a:	370c      	adds	r7, #12
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008380:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008384:	d103      	bne.n	800838e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2201      	movs	r2, #1
 800838a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800838c:	e007      	b.n	800839e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008392:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008396:	d102      	bne.n	800839e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2208      	movs	r2, #8
 800839c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800839e:	bf00      	nop
 80083a0:	370c      	adds	r7, #12
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr
	...

080083ac <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b088      	sub	sp, #32
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d101      	bne.n	80083be <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e128      	b.n	8008610 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083c4:	b2db      	uxtb	r3, r3
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d109      	bne.n	80083de <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	4a90      	ldr	r2, [pc, #576]	; (8008618 <HAL_I2S_Init+0x26c>)
 80083d6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f7fb ff09 	bl	80041f0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2202      	movs	r2, #2
 80083e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	69db      	ldr	r3, [r3, #28]
 80083ec:	687a      	ldr	r2, [r7, #4]
 80083ee:	6812      	ldr	r2, [r2, #0]
 80083f0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80083f4:	f023 030f 	bic.w	r3, r3, #15
 80083f8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	2202      	movs	r2, #2
 8008400:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	695b      	ldr	r3, [r3, #20]
 8008406:	2b02      	cmp	r3, #2
 8008408:	d060      	beq.n	80084cc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	68db      	ldr	r3, [r3, #12]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d102      	bne.n	8008418 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8008412:	2310      	movs	r3, #16
 8008414:	617b      	str	r3, [r7, #20]
 8008416:	e001      	b.n	800841c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8008418:	2320      	movs	r3, #32
 800841a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	2b20      	cmp	r3, #32
 8008422:	d802      	bhi.n	800842a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8008424:	697b      	ldr	r3, [r7, #20]
 8008426:	005b      	lsls	r3, r3, #1
 8008428:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800842a:	2001      	movs	r0, #1
 800842c:	f001 facc 	bl	80099c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8008430:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	691b      	ldr	r3, [r3, #16]
 8008436:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800843a:	d125      	bne.n	8008488 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d010      	beq.n	8008466 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	009b      	lsls	r3, r3, #2
 8008448:	68fa      	ldr	r2, [r7, #12]
 800844a:	fbb2 f2f3 	udiv	r2, r2, r3
 800844e:	4613      	mov	r3, r2
 8008450:	009b      	lsls	r3, r3, #2
 8008452:	4413      	add	r3, r2
 8008454:	005b      	lsls	r3, r3, #1
 8008456:	461a      	mov	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	695b      	ldr	r3, [r3, #20]
 800845c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008460:	3305      	adds	r3, #5
 8008462:	613b      	str	r3, [r7, #16]
 8008464:	e01f      	b.n	80084a6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	00db      	lsls	r3, r3, #3
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008470:	4613      	mov	r3, r2
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	4413      	add	r3, r2
 8008476:	005b      	lsls	r3, r3, #1
 8008478:	461a      	mov	r2, r3
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008482:	3305      	adds	r3, #5
 8008484:	613b      	str	r3, [r7, #16]
 8008486:	e00e      	b.n	80084a6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008488:	68fa      	ldr	r2, [r7, #12]
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008490:	4613      	mov	r3, r2
 8008492:	009b      	lsls	r3, r3, #2
 8008494:	4413      	add	r3, r2
 8008496:	005b      	lsls	r3, r3, #1
 8008498:	461a      	mov	r2, r3
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	695b      	ldr	r3, [r3, #20]
 800849e:	fbb2 f3f3 	udiv	r3, r2, r3
 80084a2:	3305      	adds	r3, #5
 80084a4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	4a5c      	ldr	r2, [pc, #368]	; (800861c <HAL_I2S_Init+0x270>)
 80084aa:	fba2 2303 	umull	r2, r3, r2, r3
 80084ae:	08db      	lsrs	r3, r3, #3
 80084b0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	f003 0301 	and.w	r3, r3, #1
 80084b8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80084ba:	693a      	ldr	r2, [r7, #16]
 80084bc:	69bb      	ldr	r3, [r7, #24]
 80084be:	1ad3      	subs	r3, r2, r3
 80084c0:	085b      	lsrs	r3, r3, #1
 80084c2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80084c4:	69bb      	ldr	r3, [r7, #24]
 80084c6:	021b      	lsls	r3, r3, #8
 80084c8:	61bb      	str	r3, [r7, #24]
 80084ca:	e003      	b.n	80084d4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80084cc:	2302      	movs	r3, #2
 80084ce:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80084d0:	2300      	movs	r3, #0
 80084d2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80084d4:	69fb      	ldr	r3, [r7, #28]
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	d902      	bls.n	80084e0 <HAL_I2S_Init+0x134>
 80084da:	69fb      	ldr	r3, [r7, #28]
 80084dc:	2bff      	cmp	r3, #255	; 0xff
 80084de:	d907      	bls.n	80084f0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084e4:	f043 0210 	orr.w	r2, r3, #16
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80084ec:	2301      	movs	r3, #1
 80084ee:	e08f      	b.n	8008610 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	691a      	ldr	r2, [r3, #16]
 80084f4:	69bb      	ldr	r3, [r7, #24]
 80084f6:	ea42 0103 	orr.w	r1, r2, r3
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	69fa      	ldr	r2, [r7, #28]
 8008500:	430a      	orrs	r2, r1
 8008502:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	69db      	ldr	r3, [r3, #28]
 800850a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800850e:	f023 030f 	bic.w	r3, r3, #15
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	6851      	ldr	r1, [r2, #4]
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	6892      	ldr	r2, [r2, #8]
 800851a:	4311      	orrs	r1, r2
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	68d2      	ldr	r2, [r2, #12]
 8008520:	4311      	orrs	r1, r2
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	6992      	ldr	r2, [r2, #24]
 8008526:	430a      	orrs	r2, r1
 8008528:	431a      	orrs	r2, r3
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008532:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6a1b      	ldr	r3, [r3, #32]
 8008538:	2b01      	cmp	r3, #1
 800853a:	d161      	bne.n	8008600 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	4a38      	ldr	r2, [pc, #224]	; (8008620 <HAL_I2S_Init+0x274>)
 8008540:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a37      	ldr	r2, [pc, #220]	; (8008624 <HAL_I2S_Init+0x278>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d101      	bne.n	8008550 <HAL_I2S_Init+0x1a4>
 800854c:	4b36      	ldr	r3, [pc, #216]	; (8008628 <HAL_I2S_Init+0x27c>)
 800854e:	e001      	b.n	8008554 <HAL_I2S_Init+0x1a8>
 8008550:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008554:	69db      	ldr	r3, [r3, #28]
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	6812      	ldr	r2, [r2, #0]
 800855a:	4932      	ldr	r1, [pc, #200]	; (8008624 <HAL_I2S_Init+0x278>)
 800855c:	428a      	cmp	r2, r1
 800855e:	d101      	bne.n	8008564 <HAL_I2S_Init+0x1b8>
 8008560:	4a31      	ldr	r2, [pc, #196]	; (8008628 <HAL_I2S_Init+0x27c>)
 8008562:	e001      	b.n	8008568 <HAL_I2S_Init+0x1bc>
 8008564:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8008568:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800856c:	f023 030f 	bic.w	r3, r3, #15
 8008570:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a2b      	ldr	r2, [pc, #172]	; (8008624 <HAL_I2S_Init+0x278>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d101      	bne.n	8008580 <HAL_I2S_Init+0x1d4>
 800857c:	4b2a      	ldr	r3, [pc, #168]	; (8008628 <HAL_I2S_Init+0x27c>)
 800857e:	e001      	b.n	8008584 <HAL_I2S_Init+0x1d8>
 8008580:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008584:	2202      	movs	r2, #2
 8008586:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a25      	ldr	r2, [pc, #148]	; (8008624 <HAL_I2S_Init+0x278>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d101      	bne.n	8008596 <HAL_I2S_Init+0x1ea>
 8008592:	4b25      	ldr	r3, [pc, #148]	; (8008628 <HAL_I2S_Init+0x27c>)
 8008594:	e001      	b.n	800859a <HAL_I2S_Init+0x1ee>
 8008596:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800859a:	69db      	ldr	r3, [r3, #28]
 800859c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085a6:	d003      	beq.n	80085b0 <HAL_I2S_Init+0x204>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d103      	bne.n	80085b8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80085b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085b4:	613b      	str	r3, [r7, #16]
 80085b6:	e001      	b.n	80085bc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80085b8:	2300      	movs	r3, #0
 80085ba:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80085bc:	693b      	ldr	r3, [r7, #16]
 80085be:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	689b      	ldr	r3, [r3, #8]
 80085c4:	b299      	uxth	r1, r3
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	699b      	ldr	r3, [r3, #24]
 80085d0:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80085d2:	4303      	orrs	r3, r0
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	430b      	orrs	r3, r1
 80085d8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80085da:	4313      	orrs	r3, r2
 80085dc:	b29a      	uxth	r2, r3
 80085de:	897b      	ldrh	r3, [r7, #10]
 80085e0:	4313      	orrs	r3, r2
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80085e8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a0d      	ldr	r2, [pc, #52]	; (8008624 <HAL_I2S_Init+0x278>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d101      	bne.n	80085f8 <HAL_I2S_Init+0x24c>
 80085f4:	4b0c      	ldr	r3, [pc, #48]	; (8008628 <HAL_I2S_Init+0x27c>)
 80085f6:	e001      	b.n	80085fc <HAL_I2S_Init+0x250>
 80085f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80085fc:	897a      	ldrh	r2, [r7, #10]
 80085fe:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2200      	movs	r2, #0
 8008604:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2201      	movs	r2, #1
 800860a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800860e:	2300      	movs	r3, #0
}
 8008610:	4618      	mov	r0, r3
 8008612:	3720      	adds	r7, #32
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}
 8008618:	08008905 	.word	0x08008905
 800861c:	cccccccd 	.word	0xcccccccd
 8008620:	08008a8d 	.word	0x08008a8d
 8008624:	40003800 	.word	0x40003800
 8008628:	40003400 	.word	0x40003400

0800862c <HAL_I2S_Transmit>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b086      	sub	sp, #24
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	603b      	str	r3, [r7, #0]
 8008638:	4613      	mov	r3, r2
 800863a:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d002      	beq.n	8008648 <HAL_I2S_Transmit+0x1c>
 8008642:	88fb      	ldrh	r3, [r7, #6]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d101      	bne.n	800864c <HAL_I2S_Transmit+0x20>
  {
    return  HAL_ERROR;
 8008648:	2301      	movs	r3, #1
 800864a:	e0dc      	b.n	8008806 <HAL_I2S_Transmit+0x1da>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008652:	b2db      	uxtb	r3, r3
 8008654:	2b01      	cmp	r3, #1
 8008656:	d101      	bne.n	800865c <HAL_I2S_Transmit+0x30>
 8008658:	2302      	movs	r3, #2
 800865a:	e0d4      	b.n	8008806 <HAL_I2S_Transmit+0x1da>
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2201      	movs	r2, #1
 8008660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800866a:	b2db      	uxtb	r3, r3
 800866c:	2b01      	cmp	r3, #1
 800866e:	d005      	beq.n	800867c <HAL_I2S_Transmit+0x50>
  {
    __HAL_UNLOCK(hi2s);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2200      	movs	r2, #0
 8008674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8008678:	2302      	movs	r3, #2
 800867a:	e0c4      	b.n	8008806 <HAL_I2S_Transmit+0x1da>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2203      	movs	r2, #3
 8008680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2200      	movs	r2, #0
 8008688:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	68ba      	ldr	r2, [r7, #8]
 800868e:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	69db      	ldr	r3, [r3, #28]
 8008696:	f003 0307 	and.w	r3, r3, #7
 800869a:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	2b03      	cmp	r3, #3
 80086a0:	d002      	beq.n	80086a8 <HAL_I2S_Transmit+0x7c>
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	2b05      	cmp	r3, #5
 80086a6:	d10a      	bne.n	80086be <HAL_I2S_Transmit+0x92>
  {
    hi2s->TxXferSize = (Size << 1U);
 80086a8:	88fb      	ldrh	r3, [r7, #6]
 80086aa:	005b      	lsls	r3, r3, #1
 80086ac:	b29a      	uxth	r2, r3
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80086b2:	88fb      	ldrh	r3, [r7, #6]
 80086b4:	005b      	lsls	r3, r3, #1
 80086b6:	b29a      	uxth	r2, r3
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80086bc:	e005      	b.n	80086ca <HAL_I2S_Transmit+0x9e>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	88fa      	ldrh	r2, [r7, #6]
 80086c2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	88fa      	ldrh	r2, [r7, #6]
 80086c8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	69db      	ldr	r3, [r3, #28]
 80086d0:	617b      	str	r3, [r7, #20]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	69db      	ldr	r3, [r3, #28]
 80086d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086e0:	d007      	beq.n	80086f2 <HAL_I2S_Transmit+0xc6>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	69da      	ldr	r2, [r3, #28]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80086f0:	61da      	str	r2, [r3, #28]
  }

  /* Wait until TXE flag is set */
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	2201      	movs	r2, #1
 80086f6:	2102      	movs	r1, #2
 80086f8:	68f8      	ldr	r0, [r7, #12]
 80086fa:	f000 f98d 	bl	8008a18 <I2S_WaitFlagStateUntilTimeout>
 80086fe:	4603      	mov	r3, r0
 8008700:	2b00      	cmp	r3, #0
 8008702:	d04e      	beq.n	80087a2 <HAL_I2S_Transmit+0x176>
  {
    /* Set the error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008708:	f043 0201 	orr.w	r2, r3, #1
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2201      	movs	r2, #1
 8008714:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2200      	movs	r2, #0
 800871c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8008720:	2301      	movs	r3, #1
 8008722:	e070      	b.n	8008806 <HAL_I2S_Transmit+0x1da>
  }

  while (hi2s->TxXferCount > 0U)
  {
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008728:	881a      	ldrh	r2, [r3, #0]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008734:	1c9a      	adds	r2, r3, #2
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	625a      	str	r2, [r3, #36]	; 0x24
    hi2s->TxXferCount--;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800873e:	b29b      	uxth	r3, r3
 8008740:	3b01      	subs	r3, #1
 8008742:	b29a      	uxth	r2, r3
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	2201      	movs	r2, #1
 800874c:	2102      	movs	r1, #2
 800874e:	68f8      	ldr	r0, [r7, #12]
 8008750:	f000 f962 	bl	8008a18 <I2S_WaitFlagStateUntilTimeout>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00f      	beq.n	800877a <HAL_I2S_Transmit+0x14e>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800875e:	f043 0201 	orr.w	r2, r3, #1
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2201      	movs	r2, #1
 800876a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2200      	movs	r2, #0
 8008772:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e045      	b.n	8008806 <HAL_I2S_Transmit+0x1da>
    }

    /* Check if an underrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	f003 0308 	and.w	r3, r3, #8
 8008784:	2b08      	cmp	r3, #8
 8008786:	d10c      	bne.n	80087a2 <HAL_I2S_Transmit+0x176>
    {
      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008788:	2300      	movs	r3, #0
 800878a:	613b      	str	r3, [r7, #16]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	613b      	str	r3, [r7, #16]
 8008794:	693b      	ldr	r3, [r7, #16]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800879a:	f043 0204 	orr.w	r2, r3, #4
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	645a      	str	r2, [r3, #68]	; 0x44
  while (hi2s->TxXferCount > 0U)
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d1bb      	bne.n	8008724 <HAL_I2S_Transmit+0xf8>
    }
  }

  /* Check if Slave mode is selected */
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX)
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d005      	beq.n	80087c2 <HAL_I2S_Transmit+0x196>
      || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087c0:	d118      	bne.n	80087f4 <HAL_I2S_Transmit+0x1c8>
  {
    /* Wait until Busy flag is reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	2200      	movs	r2, #0
 80087c6:	2180      	movs	r1, #128	; 0x80
 80087c8:	68f8      	ldr	r0, [r7, #12]
 80087ca:	f000 f925 	bl	8008a18 <I2S_WaitFlagStateUntilTimeout>
 80087ce:	4603      	mov	r3, r0
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d00f      	beq.n	80087f4 <HAL_I2S_Transmit+0x1c8>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087d8:	f043 0201 	orr.w	r2, r3, #1
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2201      	movs	r2, #1
 80087e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2200      	movs	r2, #0
 80087ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e008      	b.n	8008806 <HAL_I2S_Transmit+0x1da>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	2200      	movs	r2, #0
 8008800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8008804:	2300      	movs	r3, #0
}
 8008806:	4618      	mov	r0, r3
 8008808:	3718      	adds	r7, #24
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}

0800880e <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800880e:	b480      	push	{r7}
 8008810:	b083      	sub	sp, #12
 8008812:	af00      	add	r7, sp, #0
 8008814:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8008816:	bf00      	nop
 8008818:	370c      	adds	r7, #12
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr

08008822 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008822:	b480      	push	{r7}
 8008824:	b083      	sub	sp, #12
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800882a:	bf00      	nop
 800882c:	370c      	adds	r7, #12
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr

08008836 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8008836:	b480      	push	{r7}
 8008838:	b083      	sub	sp, #12
 800883a:	af00      	add	r7, sp, #0
 800883c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800883e:	bf00      	nop
 8008840:	370c      	adds	r7, #12
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr

0800884a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800884a:	b580      	push	{r7, lr}
 800884c:	b082      	sub	sp, #8
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008856:	881a      	ldrh	r2, [r3, #0]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008862:	1c9a      	adds	r2, r3, #2
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800886c:	b29b      	uxth	r3, r3
 800886e:	3b01      	subs	r3, #1
 8008870:	b29a      	uxth	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800887a:	b29b      	uxth	r3, r3
 800887c:	2b00      	cmp	r3, #0
 800887e:	d10e      	bne.n	800889e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	685a      	ldr	r2, [r3, #4]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800888e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2201      	movs	r2, #1
 8008894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f7ff ffb8 	bl	800880e <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800889e:	bf00      	nop
 80088a0:	3708      	adds	r7, #8
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}

080088a6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b082      	sub	sp, #8
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	68da      	ldr	r2, [r3, #12]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088b8:	b292      	uxth	r2, r2
 80088ba:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088c0:	1c9a      	adds	r2, r3, #2
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	3b01      	subs	r3, #1
 80088ce:	b29a      	uxth	r2, r3
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80088d8:	b29b      	uxth	r3, r3
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d10e      	bne.n	80088fc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	685a      	ldr	r2, [r3, #4]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80088ec:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2201      	movs	r2, #1
 80088f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f7ff ff93 	bl	8008822 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80088fc:	bf00      	nop
 80088fe:	3708      	adds	r7, #8
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b086      	sub	sp, #24
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800891a:	b2db      	uxtb	r3, r3
 800891c:	2b04      	cmp	r3, #4
 800891e:	d13a      	bne.n	8008996 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	f003 0301 	and.w	r3, r3, #1
 8008926:	2b01      	cmp	r3, #1
 8008928:	d109      	bne.n	800893e <I2S_IRQHandler+0x3a>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008934:	2b40      	cmp	r3, #64	; 0x40
 8008936:	d102      	bne.n	800893e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	f7ff ffb4 	bl	80088a6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008944:	2b40      	cmp	r3, #64	; 0x40
 8008946:	d126      	bne.n	8008996 <I2S_IRQHandler+0x92>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	f003 0320 	and.w	r3, r3, #32
 8008952:	2b20      	cmp	r3, #32
 8008954:	d11f      	bne.n	8008996 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	685a      	ldr	r2, [r3, #4]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008964:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008966:	2300      	movs	r3, #0
 8008968:	613b      	str	r3, [r7, #16]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	68db      	ldr	r3, [r3, #12]
 8008970:	613b      	str	r3, [r7, #16]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	613b      	str	r3, [r7, #16]
 800897a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2201      	movs	r2, #1
 8008980:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008988:	f043 0202 	orr.w	r2, r3, #2
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f7ff ff50 	bl	8008836 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800899c:	b2db      	uxtb	r3, r3
 800899e:	2b03      	cmp	r3, #3
 80089a0:	d136      	bne.n	8008a10 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	f003 0302 	and.w	r3, r3, #2
 80089a8:	2b02      	cmp	r3, #2
 80089aa:	d109      	bne.n	80089c0 <I2S_IRQHandler+0xbc>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089b6:	2b80      	cmp	r3, #128	; 0x80
 80089b8:	d102      	bne.n	80089c0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f7ff ff45 	bl	800884a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	f003 0308 	and.w	r3, r3, #8
 80089c6:	2b08      	cmp	r3, #8
 80089c8:	d122      	bne.n	8008a10 <I2S_IRQHandler+0x10c>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	f003 0320 	and.w	r3, r3, #32
 80089d4:	2b20      	cmp	r3, #32
 80089d6:	d11b      	bne.n	8008a10 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	685a      	ldr	r2, [r3, #4]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80089e6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80089e8:	2300      	movs	r3, #0
 80089ea:	60fb      	str	r3, [r7, #12]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	689b      	ldr	r3, [r3, #8]
 80089f2:	60fb      	str	r3, [r7, #12]
 80089f4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2201      	movs	r2, #1
 80089fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a02:	f043 0204 	orr.w	r2, r3, #4
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f7ff ff13 	bl	8008836 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008a10:	bf00      	nop
 8008a12:	3718      	adds	r7, #24
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}

08008a18 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b086      	sub	sp, #24
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	603b      	str	r3, [r7, #0]
 8008a24:	4613      	mov	r3, r2
 8008a26:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8008a28:	f7fb ff1a 	bl	8004860 <HAL_GetTick>
 8008a2c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8008a2e:	e018      	b.n	8008a62 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a36:	d014      	beq.n	8008a62 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8008a38:	f7fb ff12 	bl	8004860 <HAL_GetTick>
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	1ad3      	subs	r3, r2, r3
 8008a42:	683a      	ldr	r2, [r7, #0]
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d902      	bls.n	8008a4e <I2S_WaitFlagStateUntilTimeout+0x36>
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d109      	bne.n	8008a62 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8008a5e:	2303      	movs	r3, #3
 8008a60:	e00f      	b.n	8008a82 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	689a      	ldr	r2, [r3, #8]
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	68ba      	ldr	r2, [r7, #8]
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	bf0c      	ite	eq
 8008a72:	2301      	moveq	r3, #1
 8008a74:	2300      	movne	r3, #0
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	461a      	mov	r2, r3
 8008a7a:	79fb      	ldrb	r3, [r7, #7]
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d1d7      	bne.n	8008a30 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8008a80:	2300      	movs	r3, #0
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3718      	adds	r7, #24
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
	...

08008a8c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b088      	sub	sp, #32
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4aa2      	ldr	r2, [pc, #648]	; (8008d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d101      	bne.n	8008aaa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8008aa6:	4ba2      	ldr	r3, [pc, #648]	; (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008aa8:	e001      	b.n	8008aae <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8008aaa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a9b      	ldr	r2, [pc, #620]	; (8008d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d101      	bne.n	8008ac8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8008ac4:	4b9a      	ldr	r3, [pc, #616]	; (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008ac6:	e001      	b.n	8008acc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8008ac8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ad8:	d004      	beq.n	8008ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f040 8099 	bne.w	8008c16 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8008ae4:	69fb      	ldr	r3, [r7, #28]
 8008ae6:	f003 0302 	and.w	r3, r3, #2
 8008aea:	2b02      	cmp	r3, #2
 8008aec:	d107      	bne.n	8008afe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d002      	beq.n	8008afe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f000 f925 	bl	8008d48 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8008afe:	69bb      	ldr	r3, [r7, #24]
 8008b00:	f003 0301 	and.w	r3, r3, #1
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	d107      	bne.n	8008b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d002      	beq.n	8008b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f000 f9c8 	bl	8008ea8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008b18:	69bb      	ldr	r3, [r7, #24]
 8008b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b1e:	2b40      	cmp	r3, #64	; 0x40
 8008b20:	d13a      	bne.n	8008b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	f003 0320 	and.w	r3, r3, #32
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d035      	beq.n	8008b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a7e      	ldr	r2, [pc, #504]	; (8008d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d101      	bne.n	8008b3a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8008b36:	4b7e      	ldr	r3, [pc, #504]	; (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008b38:	e001      	b.n	8008b3e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8008b3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b3e:	685a      	ldr	r2, [r3, #4]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4979      	ldr	r1, [pc, #484]	; (8008d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008b46:	428b      	cmp	r3, r1
 8008b48:	d101      	bne.n	8008b4e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8008b4a:	4b79      	ldr	r3, [pc, #484]	; (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008b4c:	e001      	b.n	8008b52 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8008b4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b52:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008b56:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	685a      	ldr	r2, [r3, #4]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008b66:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008b68:	2300      	movs	r3, #0
 8008b6a:	60fb      	str	r3, [r7, #12]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	60fb      	str	r3, [r7, #12]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	60fb      	str	r3, [r7, #12]
 8008b7c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2201      	movs	r2, #1
 8008b82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b8a:	f043 0202 	orr.w	r2, r3, #2
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f7ff fe4f 	bl	8008836 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008b98:	69fb      	ldr	r3, [r7, #28]
 8008b9a:	f003 0308 	and.w	r3, r3, #8
 8008b9e:	2b08      	cmp	r3, #8
 8008ba0:	f040 80be 	bne.w	8008d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	f003 0320 	and.w	r3, r3, #32
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	f000 80b8 	beq.w	8008d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	685a      	ldr	r2, [r3, #4]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008bbe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a59      	ldr	r2, [pc, #356]	; (8008d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d101      	bne.n	8008bce <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8008bca:	4b59      	ldr	r3, [pc, #356]	; (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008bcc:	e001      	b.n	8008bd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8008bce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008bd2:	685a      	ldr	r2, [r3, #4]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4954      	ldr	r1, [pc, #336]	; (8008d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008bda:	428b      	cmp	r3, r1
 8008bdc:	d101      	bne.n	8008be2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8008bde:	4b54      	ldr	r3, [pc, #336]	; (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008be0:	e001      	b.n	8008be6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8008be2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008be6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008bea:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008bec:	2300      	movs	r3, #0
 8008bee:	60bb      	str	r3, [r7, #8]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	689b      	ldr	r3, [r3, #8]
 8008bf6:	60bb      	str	r3, [r7, #8]
 8008bf8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c06:	f043 0204 	orr.w	r2, r3, #4
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f7ff fe11 	bl	8008836 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008c14:	e084      	b.n	8008d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8008c16:	69bb      	ldr	r3, [r7, #24]
 8008c18:	f003 0302 	and.w	r3, r3, #2
 8008c1c:	2b02      	cmp	r3, #2
 8008c1e:	d107      	bne.n	8008c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d002      	beq.n	8008c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 f8be 	bl	8008dac <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	f003 0301 	and.w	r3, r3, #1
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d107      	bne.n	8008c4a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d002      	beq.n	8008c4a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 f8fd 	bl	8008e44 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c50:	2b40      	cmp	r3, #64	; 0x40
 8008c52:	d12f      	bne.n	8008cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	f003 0320 	and.w	r3, r3, #32
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d02a      	beq.n	8008cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	685a      	ldr	r2, [r3, #4]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008c6c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a2e      	ldr	r2, [pc, #184]	; (8008d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d101      	bne.n	8008c7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8008c78:	4b2d      	ldr	r3, [pc, #180]	; (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008c7a:	e001      	b.n	8008c80 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8008c7c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c80:	685a      	ldr	r2, [r3, #4]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4929      	ldr	r1, [pc, #164]	; (8008d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008c88:	428b      	cmp	r3, r1
 8008c8a:	d101      	bne.n	8008c90 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8008c8c:	4b28      	ldr	r3, [pc, #160]	; (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008c8e:	e001      	b.n	8008c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8008c90:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c94:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008c98:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ca6:	f043 0202 	orr.w	r2, r3, #2
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f7ff fdc1 	bl	8008836 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008cb4:	69bb      	ldr	r3, [r7, #24]
 8008cb6:	f003 0308 	and.w	r3, r3, #8
 8008cba:	2b08      	cmp	r3, #8
 8008cbc:	d131      	bne.n	8008d22 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	f003 0320 	and.w	r3, r3, #32
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d02c      	beq.n	8008d22 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a17      	ldr	r2, [pc, #92]	; (8008d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d101      	bne.n	8008cd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8008cd2:	4b17      	ldr	r3, [pc, #92]	; (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008cd4:	e001      	b.n	8008cda <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8008cd6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008cda:	685a      	ldr	r2, [r3, #4]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4912      	ldr	r1, [pc, #72]	; (8008d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008ce2:	428b      	cmp	r3, r1
 8008ce4:	d101      	bne.n	8008cea <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8008ce6:	4b12      	ldr	r3, [pc, #72]	; (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008ce8:	e001      	b.n	8008cee <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8008cea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008cee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008cf2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	685a      	ldr	r2, [r3, #4]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008d02:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2201      	movs	r2, #1
 8008d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d10:	f043 0204 	orr.w	r2, r3, #4
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f7ff fd8c 	bl	8008836 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008d1e:	e000      	b.n	8008d22 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008d20:	bf00      	nop
}
 8008d22:	bf00      	nop
 8008d24:	3720      	adds	r7, #32
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	bf00      	nop
 8008d2c:	40003800 	.word	0x40003800
 8008d30:	40003400 	.word	0x40003400

08008d34 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b083      	sub	sp, #12
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8008d3c:	bf00      	nop
 8008d3e:	370c      	adds	r7, #12
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr

08008d48 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b082      	sub	sp, #8
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d54:	1c99      	adds	r1, r3, #2
 8008d56:	687a      	ldr	r2, [r7, #4]
 8008d58:	6251      	str	r1, [r2, #36]	; 0x24
 8008d5a:	881a      	ldrh	r2, [r3, #0]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	b29a      	uxth	r2, r3
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d113      	bne.n	8008da2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	685a      	ldr	r2, [r3, #4]
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008d88:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008d8e:	b29b      	uxth	r3, r3
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d106      	bne.n	8008da2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2201      	movs	r2, #1
 8008d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f7ff ffc9 	bl	8008d34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008da2:	bf00      	nop
 8008da4:	3708      	adds	r7, #8
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
	...

08008dac <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db8:	1c99      	adds	r1, r3, #2
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	6251      	str	r1, [r2, #36]	; 0x24
 8008dbe:	8819      	ldrh	r1, [r3, #0]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4a1d      	ldr	r2, [pc, #116]	; (8008e3c <I2SEx_TxISR_I2SExt+0x90>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d101      	bne.n	8008dce <I2SEx_TxISR_I2SExt+0x22>
 8008dca:	4b1d      	ldr	r3, [pc, #116]	; (8008e40 <I2SEx_TxISR_I2SExt+0x94>)
 8008dcc:	e001      	b.n	8008dd2 <I2SEx_TxISR_I2SExt+0x26>
 8008dce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008dd2:	460a      	mov	r2, r1
 8008dd4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	b29a      	uxth	r2, r3
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d121      	bne.n	8008e32 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a12      	ldr	r2, [pc, #72]	; (8008e3c <I2SEx_TxISR_I2SExt+0x90>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d101      	bne.n	8008dfc <I2SEx_TxISR_I2SExt+0x50>
 8008df8:	4b11      	ldr	r3, [pc, #68]	; (8008e40 <I2SEx_TxISR_I2SExt+0x94>)
 8008dfa:	e001      	b.n	8008e00 <I2SEx_TxISR_I2SExt+0x54>
 8008dfc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e00:	685a      	ldr	r2, [r3, #4]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	490d      	ldr	r1, [pc, #52]	; (8008e3c <I2SEx_TxISR_I2SExt+0x90>)
 8008e08:	428b      	cmp	r3, r1
 8008e0a:	d101      	bne.n	8008e10 <I2SEx_TxISR_I2SExt+0x64>
 8008e0c:	4b0c      	ldr	r3, [pc, #48]	; (8008e40 <I2SEx_TxISR_I2SExt+0x94>)
 8008e0e:	e001      	b.n	8008e14 <I2SEx_TxISR_I2SExt+0x68>
 8008e10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e14:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008e18:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d106      	bne.n	8008e32 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2201      	movs	r2, #1
 8008e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f7ff ff81 	bl	8008d34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008e32:	bf00      	nop
 8008e34:	3708      	adds	r7, #8
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	40003800 	.word	0x40003800
 8008e40:	40003400 	.word	0x40003400

08008e44 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	68d8      	ldr	r0, [r3, #12]
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e56:	1c99      	adds	r1, r3, #2
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008e5c:	b282      	uxth	r2, r0
 8008e5e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	3b01      	subs	r3, #1
 8008e68:	b29a      	uxth	r2, r3
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d113      	bne.n	8008ea0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	685a      	ldr	r2, [r3, #4]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008e86:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d106      	bne.n	8008ea0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2201      	movs	r2, #1
 8008e96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f7ff ff4a 	bl	8008d34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008ea0:	bf00      	nop
 8008ea2:	3708      	adds	r7, #8
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b082      	sub	sp, #8
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a20      	ldr	r2, [pc, #128]	; (8008f38 <I2SEx_RxISR_I2SExt+0x90>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d101      	bne.n	8008ebe <I2SEx_RxISR_I2SExt+0x16>
 8008eba:	4b20      	ldr	r3, [pc, #128]	; (8008f3c <I2SEx_RxISR_I2SExt+0x94>)
 8008ebc:	e001      	b.n	8008ec2 <I2SEx_RxISR_I2SExt+0x1a>
 8008ebe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008ec2:	68d8      	ldr	r0, [r3, #12]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ec8:	1c99      	adds	r1, r3, #2
 8008eca:	687a      	ldr	r2, [r7, #4]
 8008ecc:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008ece:	b282      	uxth	r2, r0
 8008ed0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	b29a      	uxth	r2, r3
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d121      	bne.n	8008f2e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a12      	ldr	r2, [pc, #72]	; (8008f38 <I2SEx_RxISR_I2SExt+0x90>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d101      	bne.n	8008ef8 <I2SEx_RxISR_I2SExt+0x50>
 8008ef4:	4b11      	ldr	r3, [pc, #68]	; (8008f3c <I2SEx_RxISR_I2SExt+0x94>)
 8008ef6:	e001      	b.n	8008efc <I2SEx_RxISR_I2SExt+0x54>
 8008ef8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008efc:	685a      	ldr	r2, [r3, #4]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	490d      	ldr	r1, [pc, #52]	; (8008f38 <I2SEx_RxISR_I2SExt+0x90>)
 8008f04:	428b      	cmp	r3, r1
 8008f06:	d101      	bne.n	8008f0c <I2SEx_RxISR_I2SExt+0x64>
 8008f08:	4b0c      	ldr	r3, [pc, #48]	; (8008f3c <I2SEx_RxISR_I2SExt+0x94>)
 8008f0a:	e001      	b.n	8008f10 <I2SEx_RxISR_I2SExt+0x68>
 8008f0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008f10:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008f14:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d106      	bne.n	8008f2e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f7ff ff03 	bl	8008d34 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008f2e:	bf00      	nop
 8008f30:	3708      	adds	r7, #8
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bd80      	pop	{r7, pc}
 8008f36:	bf00      	nop
 8008f38:	40003800 	.word	0x40003800
 8008f3c:	40003400 	.word	0x40003400

08008f40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b086      	sub	sp, #24
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d101      	bne.n	8008f52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e25b      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 0301 	and.w	r3, r3, #1
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d075      	beq.n	800904a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008f5e:	4ba3      	ldr	r3, [pc, #652]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	f003 030c 	and.w	r3, r3, #12
 8008f66:	2b04      	cmp	r3, #4
 8008f68:	d00c      	beq.n	8008f84 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f6a:	4ba0      	ldr	r3, [pc, #640]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008f72:	2b08      	cmp	r3, #8
 8008f74:	d112      	bne.n	8008f9c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f76:	4b9d      	ldr	r3, [pc, #628]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008f82:	d10b      	bne.n	8008f9c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f84:	4b99      	ldr	r3, [pc, #612]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d05b      	beq.n	8009048 <HAL_RCC_OscConfig+0x108>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d157      	bne.n	8009048 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	e236      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fa4:	d106      	bne.n	8008fb4 <HAL_RCC_OscConfig+0x74>
 8008fa6:	4b91      	ldr	r3, [pc, #580]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4a90      	ldr	r2, [pc, #576]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008fb0:	6013      	str	r3, [r2, #0]
 8008fb2:	e01d      	b.n	8008ff0 <HAL_RCC_OscConfig+0xb0>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008fbc:	d10c      	bne.n	8008fd8 <HAL_RCC_OscConfig+0x98>
 8008fbe:	4b8b      	ldr	r3, [pc, #556]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a8a      	ldr	r2, [pc, #552]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008fc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008fc8:	6013      	str	r3, [r2, #0]
 8008fca:	4b88      	ldr	r3, [pc, #544]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4a87      	ldr	r2, [pc, #540]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008fd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008fd4:	6013      	str	r3, [r2, #0]
 8008fd6:	e00b      	b.n	8008ff0 <HAL_RCC_OscConfig+0xb0>
 8008fd8:	4b84      	ldr	r3, [pc, #528]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a83      	ldr	r2, [pc, #524]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008fde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008fe2:	6013      	str	r3, [r2, #0]
 8008fe4:	4b81      	ldr	r3, [pc, #516]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4a80      	ldr	r2, [pc, #512]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8008fea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008fee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d013      	beq.n	8009020 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ff8:	f7fb fc32 	bl	8004860 <HAL_GetTick>
 8008ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008ffe:	e008      	b.n	8009012 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009000:	f7fb fc2e 	bl	8004860 <HAL_GetTick>
 8009004:	4602      	mov	r2, r0
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	1ad3      	subs	r3, r2, r3
 800900a:	2b64      	cmp	r3, #100	; 0x64
 800900c:	d901      	bls.n	8009012 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800900e:	2303      	movs	r3, #3
 8009010:	e1fb      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009012:	4b76      	ldr	r3, [pc, #472]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800901a:	2b00      	cmp	r3, #0
 800901c:	d0f0      	beq.n	8009000 <HAL_RCC_OscConfig+0xc0>
 800901e:	e014      	b.n	800904a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009020:	f7fb fc1e 	bl	8004860 <HAL_GetTick>
 8009024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009026:	e008      	b.n	800903a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009028:	f7fb fc1a 	bl	8004860 <HAL_GetTick>
 800902c:	4602      	mov	r2, r0
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	1ad3      	subs	r3, r2, r3
 8009032:	2b64      	cmp	r3, #100	; 0x64
 8009034:	d901      	bls.n	800903a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009036:	2303      	movs	r3, #3
 8009038:	e1e7      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800903a:	4b6c      	ldr	r3, [pc, #432]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009042:	2b00      	cmp	r3, #0
 8009044:	d1f0      	bne.n	8009028 <HAL_RCC_OscConfig+0xe8>
 8009046:	e000      	b.n	800904a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009048:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f003 0302 	and.w	r3, r3, #2
 8009052:	2b00      	cmp	r3, #0
 8009054:	d063      	beq.n	800911e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009056:	4b65      	ldr	r3, [pc, #404]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	f003 030c 	and.w	r3, r3, #12
 800905e:	2b00      	cmp	r3, #0
 8009060:	d00b      	beq.n	800907a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009062:	4b62      	ldr	r3, [pc, #392]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8009064:	689b      	ldr	r3, [r3, #8]
 8009066:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800906a:	2b08      	cmp	r3, #8
 800906c:	d11c      	bne.n	80090a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800906e:	4b5f      	ldr	r3, [pc, #380]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009076:	2b00      	cmp	r3, #0
 8009078:	d116      	bne.n	80090a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800907a:	4b5c      	ldr	r3, [pc, #368]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f003 0302 	and.w	r3, r3, #2
 8009082:	2b00      	cmp	r3, #0
 8009084:	d005      	beq.n	8009092 <HAL_RCC_OscConfig+0x152>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	68db      	ldr	r3, [r3, #12]
 800908a:	2b01      	cmp	r3, #1
 800908c:	d001      	beq.n	8009092 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800908e:	2301      	movs	r3, #1
 8009090:	e1bb      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009092:	4b56      	ldr	r3, [pc, #344]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	691b      	ldr	r3, [r3, #16]
 800909e:	00db      	lsls	r3, r3, #3
 80090a0:	4952      	ldr	r1, [pc, #328]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 80090a2:	4313      	orrs	r3, r2
 80090a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090a6:	e03a      	b.n	800911e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	68db      	ldr	r3, [r3, #12]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d020      	beq.n	80090f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80090b0:	4b4f      	ldr	r3, [pc, #316]	; (80091f0 <HAL_RCC_OscConfig+0x2b0>)
 80090b2:	2201      	movs	r2, #1
 80090b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090b6:	f7fb fbd3 	bl	8004860 <HAL_GetTick>
 80090ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80090bc:	e008      	b.n	80090d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80090be:	f7fb fbcf 	bl	8004860 <HAL_GetTick>
 80090c2:	4602      	mov	r2, r0
 80090c4:	693b      	ldr	r3, [r7, #16]
 80090c6:	1ad3      	subs	r3, r2, r3
 80090c8:	2b02      	cmp	r3, #2
 80090ca:	d901      	bls.n	80090d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80090cc:	2303      	movs	r3, #3
 80090ce:	e19c      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80090d0:	4b46      	ldr	r3, [pc, #280]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f003 0302 	and.w	r3, r3, #2
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d0f0      	beq.n	80090be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090dc:	4b43      	ldr	r3, [pc, #268]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	691b      	ldr	r3, [r3, #16]
 80090e8:	00db      	lsls	r3, r3, #3
 80090ea:	4940      	ldr	r1, [pc, #256]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 80090ec:	4313      	orrs	r3, r2
 80090ee:	600b      	str	r3, [r1, #0]
 80090f0:	e015      	b.n	800911e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80090f2:	4b3f      	ldr	r3, [pc, #252]	; (80091f0 <HAL_RCC_OscConfig+0x2b0>)
 80090f4:	2200      	movs	r2, #0
 80090f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090f8:	f7fb fbb2 	bl	8004860 <HAL_GetTick>
 80090fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80090fe:	e008      	b.n	8009112 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009100:	f7fb fbae 	bl	8004860 <HAL_GetTick>
 8009104:	4602      	mov	r2, r0
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	1ad3      	subs	r3, r2, r3
 800910a:	2b02      	cmp	r3, #2
 800910c:	d901      	bls.n	8009112 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800910e:	2303      	movs	r3, #3
 8009110:	e17b      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009112:	4b36      	ldr	r3, [pc, #216]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f003 0302 	and.w	r3, r3, #2
 800911a:	2b00      	cmp	r3, #0
 800911c:	d1f0      	bne.n	8009100 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f003 0308 	and.w	r3, r3, #8
 8009126:	2b00      	cmp	r3, #0
 8009128:	d030      	beq.n	800918c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	695b      	ldr	r3, [r3, #20]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d016      	beq.n	8009160 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009132:	4b30      	ldr	r3, [pc, #192]	; (80091f4 <HAL_RCC_OscConfig+0x2b4>)
 8009134:	2201      	movs	r2, #1
 8009136:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009138:	f7fb fb92 	bl	8004860 <HAL_GetTick>
 800913c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800913e:	e008      	b.n	8009152 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009140:	f7fb fb8e 	bl	8004860 <HAL_GetTick>
 8009144:	4602      	mov	r2, r0
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	1ad3      	subs	r3, r2, r3
 800914a:	2b02      	cmp	r3, #2
 800914c:	d901      	bls.n	8009152 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800914e:	2303      	movs	r3, #3
 8009150:	e15b      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009152:	4b26      	ldr	r3, [pc, #152]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8009154:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009156:	f003 0302 	and.w	r3, r3, #2
 800915a:	2b00      	cmp	r3, #0
 800915c:	d0f0      	beq.n	8009140 <HAL_RCC_OscConfig+0x200>
 800915e:	e015      	b.n	800918c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009160:	4b24      	ldr	r3, [pc, #144]	; (80091f4 <HAL_RCC_OscConfig+0x2b4>)
 8009162:	2200      	movs	r2, #0
 8009164:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009166:	f7fb fb7b 	bl	8004860 <HAL_GetTick>
 800916a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800916c:	e008      	b.n	8009180 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800916e:	f7fb fb77 	bl	8004860 <HAL_GetTick>
 8009172:	4602      	mov	r2, r0
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	1ad3      	subs	r3, r2, r3
 8009178:	2b02      	cmp	r3, #2
 800917a:	d901      	bls.n	8009180 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800917c:	2303      	movs	r3, #3
 800917e:	e144      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009180:	4b1a      	ldr	r3, [pc, #104]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 8009182:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009184:	f003 0302 	and.w	r3, r3, #2
 8009188:	2b00      	cmp	r3, #0
 800918a:	d1f0      	bne.n	800916e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f003 0304 	and.w	r3, r3, #4
 8009194:	2b00      	cmp	r3, #0
 8009196:	f000 80a0 	beq.w	80092da <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800919a:	2300      	movs	r3, #0
 800919c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800919e:	4b13      	ldr	r3, [pc, #76]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 80091a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d10f      	bne.n	80091ca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80091aa:	2300      	movs	r3, #0
 80091ac:	60bb      	str	r3, [r7, #8]
 80091ae:	4b0f      	ldr	r3, [pc, #60]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 80091b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091b2:	4a0e      	ldr	r2, [pc, #56]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 80091b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091b8:	6413      	str	r3, [r2, #64]	; 0x40
 80091ba:	4b0c      	ldr	r3, [pc, #48]	; (80091ec <HAL_RCC_OscConfig+0x2ac>)
 80091bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091c2:	60bb      	str	r3, [r7, #8]
 80091c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80091c6:	2301      	movs	r3, #1
 80091c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80091ca:	4b0b      	ldr	r3, [pc, #44]	; (80091f8 <HAL_RCC_OscConfig+0x2b8>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d121      	bne.n	800921a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80091d6:	4b08      	ldr	r3, [pc, #32]	; (80091f8 <HAL_RCC_OscConfig+0x2b8>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a07      	ldr	r2, [pc, #28]	; (80091f8 <HAL_RCC_OscConfig+0x2b8>)
 80091dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80091e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80091e2:	f7fb fb3d 	bl	8004860 <HAL_GetTick>
 80091e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80091e8:	e011      	b.n	800920e <HAL_RCC_OscConfig+0x2ce>
 80091ea:	bf00      	nop
 80091ec:	40023800 	.word	0x40023800
 80091f0:	42470000 	.word	0x42470000
 80091f4:	42470e80 	.word	0x42470e80
 80091f8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80091fc:	f7fb fb30 	bl	8004860 <HAL_GetTick>
 8009200:	4602      	mov	r2, r0
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	1ad3      	subs	r3, r2, r3
 8009206:	2b02      	cmp	r3, #2
 8009208:	d901      	bls.n	800920e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800920a:	2303      	movs	r3, #3
 800920c:	e0fd      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800920e:	4b81      	ldr	r3, [pc, #516]	; (8009414 <HAL_RCC_OscConfig+0x4d4>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009216:	2b00      	cmp	r3, #0
 8009218:	d0f0      	beq.n	80091fc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	2b01      	cmp	r3, #1
 8009220:	d106      	bne.n	8009230 <HAL_RCC_OscConfig+0x2f0>
 8009222:	4b7d      	ldr	r3, [pc, #500]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 8009224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009226:	4a7c      	ldr	r2, [pc, #496]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 8009228:	f043 0301 	orr.w	r3, r3, #1
 800922c:	6713      	str	r3, [r2, #112]	; 0x70
 800922e:	e01c      	b.n	800926a <HAL_RCC_OscConfig+0x32a>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	689b      	ldr	r3, [r3, #8]
 8009234:	2b05      	cmp	r3, #5
 8009236:	d10c      	bne.n	8009252 <HAL_RCC_OscConfig+0x312>
 8009238:	4b77      	ldr	r3, [pc, #476]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 800923a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800923c:	4a76      	ldr	r2, [pc, #472]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 800923e:	f043 0304 	orr.w	r3, r3, #4
 8009242:	6713      	str	r3, [r2, #112]	; 0x70
 8009244:	4b74      	ldr	r3, [pc, #464]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 8009246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009248:	4a73      	ldr	r2, [pc, #460]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 800924a:	f043 0301 	orr.w	r3, r3, #1
 800924e:	6713      	str	r3, [r2, #112]	; 0x70
 8009250:	e00b      	b.n	800926a <HAL_RCC_OscConfig+0x32a>
 8009252:	4b71      	ldr	r3, [pc, #452]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 8009254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009256:	4a70      	ldr	r2, [pc, #448]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 8009258:	f023 0301 	bic.w	r3, r3, #1
 800925c:	6713      	str	r3, [r2, #112]	; 0x70
 800925e:	4b6e      	ldr	r3, [pc, #440]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 8009260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009262:	4a6d      	ldr	r2, [pc, #436]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 8009264:	f023 0304 	bic.w	r3, r3, #4
 8009268:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d015      	beq.n	800929e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009272:	f7fb faf5 	bl	8004860 <HAL_GetTick>
 8009276:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009278:	e00a      	b.n	8009290 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800927a:	f7fb faf1 	bl	8004860 <HAL_GetTick>
 800927e:	4602      	mov	r2, r0
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	1ad3      	subs	r3, r2, r3
 8009284:	f241 3288 	movw	r2, #5000	; 0x1388
 8009288:	4293      	cmp	r3, r2
 800928a:	d901      	bls.n	8009290 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800928c:	2303      	movs	r3, #3
 800928e:	e0bc      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009290:	4b61      	ldr	r3, [pc, #388]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 8009292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009294:	f003 0302 	and.w	r3, r3, #2
 8009298:	2b00      	cmp	r3, #0
 800929a:	d0ee      	beq.n	800927a <HAL_RCC_OscConfig+0x33a>
 800929c:	e014      	b.n	80092c8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800929e:	f7fb fadf 	bl	8004860 <HAL_GetTick>
 80092a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092a4:	e00a      	b.n	80092bc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80092a6:	f7fb fadb 	bl	8004860 <HAL_GetTick>
 80092aa:	4602      	mov	r2, r0
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	1ad3      	subs	r3, r2, r3
 80092b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d901      	bls.n	80092bc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80092b8:	2303      	movs	r3, #3
 80092ba:	e0a6      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092bc:	4b56      	ldr	r3, [pc, #344]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 80092be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092c0:	f003 0302 	and.w	r3, r3, #2
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d1ee      	bne.n	80092a6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80092c8:	7dfb      	ldrb	r3, [r7, #23]
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d105      	bne.n	80092da <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80092ce:	4b52      	ldr	r3, [pc, #328]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 80092d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092d2:	4a51      	ldr	r2, [pc, #324]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 80092d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80092d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	699b      	ldr	r3, [r3, #24]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	f000 8092 	beq.w	8009408 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80092e4:	4b4c      	ldr	r3, [pc, #304]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 80092e6:	689b      	ldr	r3, [r3, #8]
 80092e8:	f003 030c 	and.w	r3, r3, #12
 80092ec:	2b08      	cmp	r3, #8
 80092ee:	d05c      	beq.n	80093aa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	699b      	ldr	r3, [r3, #24]
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d141      	bne.n	800937c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80092f8:	4b48      	ldr	r3, [pc, #288]	; (800941c <HAL_RCC_OscConfig+0x4dc>)
 80092fa:	2200      	movs	r2, #0
 80092fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092fe:	f7fb faaf 	bl	8004860 <HAL_GetTick>
 8009302:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009304:	e008      	b.n	8009318 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009306:	f7fb faab 	bl	8004860 <HAL_GetTick>
 800930a:	4602      	mov	r2, r0
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	1ad3      	subs	r3, r2, r3
 8009310:	2b02      	cmp	r3, #2
 8009312:	d901      	bls.n	8009318 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009314:	2303      	movs	r3, #3
 8009316:	e078      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009318:	4b3f      	ldr	r3, [pc, #252]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009320:	2b00      	cmp	r3, #0
 8009322:	d1f0      	bne.n	8009306 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	69da      	ldr	r2, [r3, #28]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6a1b      	ldr	r3, [r3, #32]
 800932c:	431a      	orrs	r2, r3
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009332:	019b      	lsls	r3, r3, #6
 8009334:	431a      	orrs	r2, r3
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800933a:	085b      	lsrs	r3, r3, #1
 800933c:	3b01      	subs	r3, #1
 800933e:	041b      	lsls	r3, r3, #16
 8009340:	431a      	orrs	r2, r3
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009346:	061b      	lsls	r3, r3, #24
 8009348:	4933      	ldr	r1, [pc, #204]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 800934a:	4313      	orrs	r3, r2
 800934c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800934e:	4b33      	ldr	r3, [pc, #204]	; (800941c <HAL_RCC_OscConfig+0x4dc>)
 8009350:	2201      	movs	r2, #1
 8009352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009354:	f7fb fa84 	bl	8004860 <HAL_GetTick>
 8009358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800935a:	e008      	b.n	800936e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800935c:	f7fb fa80 	bl	8004860 <HAL_GetTick>
 8009360:	4602      	mov	r2, r0
 8009362:	693b      	ldr	r3, [r7, #16]
 8009364:	1ad3      	subs	r3, r2, r3
 8009366:	2b02      	cmp	r3, #2
 8009368:	d901      	bls.n	800936e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800936a:	2303      	movs	r3, #3
 800936c:	e04d      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800936e:	4b2a      	ldr	r3, [pc, #168]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009376:	2b00      	cmp	r3, #0
 8009378:	d0f0      	beq.n	800935c <HAL_RCC_OscConfig+0x41c>
 800937a:	e045      	b.n	8009408 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800937c:	4b27      	ldr	r3, [pc, #156]	; (800941c <HAL_RCC_OscConfig+0x4dc>)
 800937e:	2200      	movs	r2, #0
 8009380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009382:	f7fb fa6d 	bl	8004860 <HAL_GetTick>
 8009386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009388:	e008      	b.n	800939c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800938a:	f7fb fa69 	bl	8004860 <HAL_GetTick>
 800938e:	4602      	mov	r2, r0
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	1ad3      	subs	r3, r2, r3
 8009394:	2b02      	cmp	r3, #2
 8009396:	d901      	bls.n	800939c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009398:	2303      	movs	r3, #3
 800939a:	e036      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800939c:	4b1e      	ldr	r3, [pc, #120]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d1f0      	bne.n	800938a <HAL_RCC_OscConfig+0x44a>
 80093a8:	e02e      	b.n	8009408 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	699b      	ldr	r3, [r3, #24]
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d101      	bne.n	80093b6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	e029      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80093b6:	4b18      	ldr	r3, [pc, #96]	; (8009418 <HAL_RCC_OscConfig+0x4d8>)
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	69db      	ldr	r3, [r3, #28]
 80093c6:	429a      	cmp	r2, r3
 80093c8:	d11c      	bne.n	8009404 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d115      	bne.n	8009404 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80093de:	4013      	ands	r3, r2
 80093e0:	687a      	ldr	r2, [r7, #4]
 80093e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d10d      	bne.n	8009404 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80093f2:	429a      	cmp	r2, r3
 80093f4:	d106      	bne.n	8009404 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009400:	429a      	cmp	r2, r3
 8009402:	d001      	beq.n	8009408 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8009404:	2301      	movs	r3, #1
 8009406:	e000      	b.n	800940a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8009408:	2300      	movs	r3, #0
}
 800940a:	4618      	mov	r0, r3
 800940c:	3718      	adds	r7, #24
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
 8009412:	bf00      	nop
 8009414:	40007000 	.word	0x40007000
 8009418:	40023800 	.word	0x40023800
 800941c:	42470060 	.word	0x42470060

08009420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d101      	bne.n	8009434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	e0cc      	b.n	80095ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009434:	4b68      	ldr	r3, [pc, #416]	; (80095d8 <HAL_RCC_ClockConfig+0x1b8>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f003 030f 	and.w	r3, r3, #15
 800943c:	683a      	ldr	r2, [r7, #0]
 800943e:	429a      	cmp	r2, r3
 8009440:	d90c      	bls.n	800945c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009442:	4b65      	ldr	r3, [pc, #404]	; (80095d8 <HAL_RCC_ClockConfig+0x1b8>)
 8009444:	683a      	ldr	r2, [r7, #0]
 8009446:	b2d2      	uxtb	r2, r2
 8009448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800944a:	4b63      	ldr	r3, [pc, #396]	; (80095d8 <HAL_RCC_ClockConfig+0x1b8>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f003 030f 	and.w	r3, r3, #15
 8009452:	683a      	ldr	r2, [r7, #0]
 8009454:	429a      	cmp	r2, r3
 8009456:	d001      	beq.n	800945c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	e0b8      	b.n	80095ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f003 0302 	and.w	r3, r3, #2
 8009464:	2b00      	cmp	r3, #0
 8009466:	d020      	beq.n	80094aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f003 0304 	and.w	r3, r3, #4
 8009470:	2b00      	cmp	r3, #0
 8009472:	d005      	beq.n	8009480 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009474:	4b59      	ldr	r3, [pc, #356]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	4a58      	ldr	r2, [pc, #352]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 800947a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800947e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f003 0308 	and.w	r3, r3, #8
 8009488:	2b00      	cmp	r3, #0
 800948a:	d005      	beq.n	8009498 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800948c:	4b53      	ldr	r3, [pc, #332]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	4a52      	ldr	r2, [pc, #328]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 8009492:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009496:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009498:	4b50      	ldr	r3, [pc, #320]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 800949a:	689b      	ldr	r3, [r3, #8]
 800949c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	494d      	ldr	r1, [pc, #308]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 80094a6:	4313      	orrs	r3, r2
 80094a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f003 0301 	and.w	r3, r3, #1
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d044      	beq.n	8009540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	2b01      	cmp	r3, #1
 80094bc:	d107      	bne.n	80094ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80094be:	4b47      	ldr	r3, [pc, #284]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d119      	bne.n	80094fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094ca:	2301      	movs	r3, #1
 80094cc:	e07f      	b.n	80095ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	2b02      	cmp	r3, #2
 80094d4:	d003      	beq.n	80094de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80094da:	2b03      	cmp	r3, #3
 80094dc:	d107      	bne.n	80094ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80094de:	4b3f      	ldr	r3, [pc, #252]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d109      	bne.n	80094fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094ea:	2301      	movs	r3, #1
 80094ec:	e06f      	b.n	80095ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80094ee:	4b3b      	ldr	r3, [pc, #236]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f003 0302 	and.w	r3, r3, #2
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d101      	bne.n	80094fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094fa:	2301      	movs	r3, #1
 80094fc:	e067      	b.n	80095ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80094fe:	4b37      	ldr	r3, [pc, #220]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	f023 0203 	bic.w	r2, r3, #3
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	4934      	ldr	r1, [pc, #208]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 800950c:	4313      	orrs	r3, r2
 800950e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009510:	f7fb f9a6 	bl	8004860 <HAL_GetTick>
 8009514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009516:	e00a      	b.n	800952e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009518:	f7fb f9a2 	bl	8004860 <HAL_GetTick>
 800951c:	4602      	mov	r2, r0
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	1ad3      	subs	r3, r2, r3
 8009522:	f241 3288 	movw	r2, #5000	; 0x1388
 8009526:	4293      	cmp	r3, r2
 8009528:	d901      	bls.n	800952e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800952a:	2303      	movs	r3, #3
 800952c:	e04f      	b.n	80095ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800952e:	4b2b      	ldr	r3, [pc, #172]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	f003 020c 	and.w	r2, r3, #12
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	009b      	lsls	r3, r3, #2
 800953c:	429a      	cmp	r2, r3
 800953e:	d1eb      	bne.n	8009518 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009540:	4b25      	ldr	r3, [pc, #148]	; (80095d8 <HAL_RCC_ClockConfig+0x1b8>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f003 030f 	and.w	r3, r3, #15
 8009548:	683a      	ldr	r2, [r7, #0]
 800954a:	429a      	cmp	r2, r3
 800954c:	d20c      	bcs.n	8009568 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800954e:	4b22      	ldr	r3, [pc, #136]	; (80095d8 <HAL_RCC_ClockConfig+0x1b8>)
 8009550:	683a      	ldr	r2, [r7, #0]
 8009552:	b2d2      	uxtb	r2, r2
 8009554:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009556:	4b20      	ldr	r3, [pc, #128]	; (80095d8 <HAL_RCC_ClockConfig+0x1b8>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f003 030f 	and.w	r3, r3, #15
 800955e:	683a      	ldr	r2, [r7, #0]
 8009560:	429a      	cmp	r2, r3
 8009562:	d001      	beq.n	8009568 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009564:	2301      	movs	r3, #1
 8009566:	e032      	b.n	80095ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f003 0304 	and.w	r3, r3, #4
 8009570:	2b00      	cmp	r3, #0
 8009572:	d008      	beq.n	8009586 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009574:	4b19      	ldr	r3, [pc, #100]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 8009576:	689b      	ldr	r3, [r3, #8]
 8009578:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68db      	ldr	r3, [r3, #12]
 8009580:	4916      	ldr	r1, [pc, #88]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 8009582:	4313      	orrs	r3, r2
 8009584:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f003 0308 	and.w	r3, r3, #8
 800958e:	2b00      	cmp	r3, #0
 8009590:	d009      	beq.n	80095a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009592:	4b12      	ldr	r3, [pc, #72]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 8009594:	689b      	ldr	r3, [r3, #8]
 8009596:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	691b      	ldr	r3, [r3, #16]
 800959e:	00db      	lsls	r3, r3, #3
 80095a0:	490e      	ldr	r1, [pc, #56]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 80095a2:	4313      	orrs	r3, r2
 80095a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80095a6:	f000 f821 	bl	80095ec <HAL_RCC_GetSysClockFreq>
 80095aa:	4601      	mov	r1, r0
 80095ac:	4b0b      	ldr	r3, [pc, #44]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	091b      	lsrs	r3, r3, #4
 80095b2:	f003 030f 	and.w	r3, r3, #15
 80095b6:	4a0a      	ldr	r2, [pc, #40]	; (80095e0 <HAL_RCC_ClockConfig+0x1c0>)
 80095b8:	5cd3      	ldrb	r3, [r2, r3]
 80095ba:	fa21 f303 	lsr.w	r3, r1, r3
 80095be:	4a09      	ldr	r2, [pc, #36]	; (80095e4 <HAL_RCC_ClockConfig+0x1c4>)
 80095c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80095c2:	4b09      	ldr	r3, [pc, #36]	; (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4618      	mov	r0, r3
 80095c8:	f7fb f906 	bl	80047d8 <HAL_InitTick>

  return HAL_OK;
 80095cc:	2300      	movs	r3, #0
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3710      	adds	r7, #16
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}
 80095d6:	bf00      	nop
 80095d8:	40023c00 	.word	0x40023c00
 80095dc:	40023800 	.word	0x40023800
 80095e0:	0800c18c 	.word	0x0800c18c
 80095e4:	20000010 	.word	0x20000010
 80095e8:	20000014 	.word	0x20000014

080095ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80095ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095ee:	b085      	sub	sp, #20
 80095f0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80095f2:	2300      	movs	r3, #0
 80095f4:	607b      	str	r3, [r7, #4]
 80095f6:	2300      	movs	r3, #0
 80095f8:	60fb      	str	r3, [r7, #12]
 80095fa:	2300      	movs	r3, #0
 80095fc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80095fe:	2300      	movs	r3, #0
 8009600:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009602:	4b63      	ldr	r3, [pc, #396]	; (8009790 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009604:	689b      	ldr	r3, [r3, #8]
 8009606:	f003 030c 	and.w	r3, r3, #12
 800960a:	2b04      	cmp	r3, #4
 800960c:	d007      	beq.n	800961e <HAL_RCC_GetSysClockFreq+0x32>
 800960e:	2b08      	cmp	r3, #8
 8009610:	d008      	beq.n	8009624 <HAL_RCC_GetSysClockFreq+0x38>
 8009612:	2b00      	cmp	r3, #0
 8009614:	f040 80b4 	bne.w	8009780 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009618:	4b5e      	ldr	r3, [pc, #376]	; (8009794 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800961a:	60bb      	str	r3, [r7, #8]
       break;
 800961c:	e0b3      	b.n	8009786 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800961e:	4b5e      	ldr	r3, [pc, #376]	; (8009798 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8009620:	60bb      	str	r3, [r7, #8]
      break;
 8009622:	e0b0      	b.n	8009786 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009624:	4b5a      	ldr	r3, [pc, #360]	; (8009790 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800962c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800962e:	4b58      	ldr	r3, [pc, #352]	; (8009790 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009636:	2b00      	cmp	r3, #0
 8009638:	d04a      	beq.n	80096d0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800963a:	4b55      	ldr	r3, [pc, #340]	; (8009790 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	099b      	lsrs	r3, r3, #6
 8009640:	f04f 0400 	mov.w	r4, #0
 8009644:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009648:	f04f 0200 	mov.w	r2, #0
 800964c:	ea03 0501 	and.w	r5, r3, r1
 8009650:	ea04 0602 	and.w	r6, r4, r2
 8009654:	4629      	mov	r1, r5
 8009656:	4632      	mov	r2, r6
 8009658:	f04f 0300 	mov.w	r3, #0
 800965c:	f04f 0400 	mov.w	r4, #0
 8009660:	0154      	lsls	r4, r2, #5
 8009662:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009666:	014b      	lsls	r3, r1, #5
 8009668:	4619      	mov	r1, r3
 800966a:	4622      	mov	r2, r4
 800966c:	1b49      	subs	r1, r1, r5
 800966e:	eb62 0206 	sbc.w	r2, r2, r6
 8009672:	f04f 0300 	mov.w	r3, #0
 8009676:	f04f 0400 	mov.w	r4, #0
 800967a:	0194      	lsls	r4, r2, #6
 800967c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009680:	018b      	lsls	r3, r1, #6
 8009682:	1a5b      	subs	r3, r3, r1
 8009684:	eb64 0402 	sbc.w	r4, r4, r2
 8009688:	f04f 0100 	mov.w	r1, #0
 800968c:	f04f 0200 	mov.w	r2, #0
 8009690:	00e2      	lsls	r2, r4, #3
 8009692:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009696:	00d9      	lsls	r1, r3, #3
 8009698:	460b      	mov	r3, r1
 800969a:	4614      	mov	r4, r2
 800969c:	195b      	adds	r3, r3, r5
 800969e:	eb44 0406 	adc.w	r4, r4, r6
 80096a2:	f04f 0100 	mov.w	r1, #0
 80096a6:	f04f 0200 	mov.w	r2, #0
 80096aa:	0262      	lsls	r2, r4, #9
 80096ac:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80096b0:	0259      	lsls	r1, r3, #9
 80096b2:	460b      	mov	r3, r1
 80096b4:	4614      	mov	r4, r2
 80096b6:	4618      	mov	r0, r3
 80096b8:	4621      	mov	r1, r4
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f04f 0400 	mov.w	r4, #0
 80096c0:	461a      	mov	r2, r3
 80096c2:	4623      	mov	r3, r4
 80096c4:	f7f6 fd88 	bl	80001d8 <__aeabi_uldivmod>
 80096c8:	4603      	mov	r3, r0
 80096ca:	460c      	mov	r4, r1
 80096cc:	60fb      	str	r3, [r7, #12]
 80096ce:	e049      	b.n	8009764 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80096d0:	4b2f      	ldr	r3, [pc, #188]	; (8009790 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	099b      	lsrs	r3, r3, #6
 80096d6:	f04f 0400 	mov.w	r4, #0
 80096da:	f240 11ff 	movw	r1, #511	; 0x1ff
 80096de:	f04f 0200 	mov.w	r2, #0
 80096e2:	ea03 0501 	and.w	r5, r3, r1
 80096e6:	ea04 0602 	and.w	r6, r4, r2
 80096ea:	4629      	mov	r1, r5
 80096ec:	4632      	mov	r2, r6
 80096ee:	f04f 0300 	mov.w	r3, #0
 80096f2:	f04f 0400 	mov.w	r4, #0
 80096f6:	0154      	lsls	r4, r2, #5
 80096f8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80096fc:	014b      	lsls	r3, r1, #5
 80096fe:	4619      	mov	r1, r3
 8009700:	4622      	mov	r2, r4
 8009702:	1b49      	subs	r1, r1, r5
 8009704:	eb62 0206 	sbc.w	r2, r2, r6
 8009708:	f04f 0300 	mov.w	r3, #0
 800970c:	f04f 0400 	mov.w	r4, #0
 8009710:	0194      	lsls	r4, r2, #6
 8009712:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009716:	018b      	lsls	r3, r1, #6
 8009718:	1a5b      	subs	r3, r3, r1
 800971a:	eb64 0402 	sbc.w	r4, r4, r2
 800971e:	f04f 0100 	mov.w	r1, #0
 8009722:	f04f 0200 	mov.w	r2, #0
 8009726:	00e2      	lsls	r2, r4, #3
 8009728:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800972c:	00d9      	lsls	r1, r3, #3
 800972e:	460b      	mov	r3, r1
 8009730:	4614      	mov	r4, r2
 8009732:	195b      	adds	r3, r3, r5
 8009734:	eb44 0406 	adc.w	r4, r4, r6
 8009738:	f04f 0100 	mov.w	r1, #0
 800973c:	f04f 0200 	mov.w	r2, #0
 8009740:	02a2      	lsls	r2, r4, #10
 8009742:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009746:	0299      	lsls	r1, r3, #10
 8009748:	460b      	mov	r3, r1
 800974a:	4614      	mov	r4, r2
 800974c:	4618      	mov	r0, r3
 800974e:	4621      	mov	r1, r4
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f04f 0400 	mov.w	r4, #0
 8009756:	461a      	mov	r2, r3
 8009758:	4623      	mov	r3, r4
 800975a:	f7f6 fd3d 	bl	80001d8 <__aeabi_uldivmod>
 800975e:	4603      	mov	r3, r0
 8009760:	460c      	mov	r4, r1
 8009762:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009764:	4b0a      	ldr	r3, [pc, #40]	; (8009790 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	0c1b      	lsrs	r3, r3, #16
 800976a:	f003 0303 	and.w	r3, r3, #3
 800976e:	3301      	adds	r3, #1
 8009770:	005b      	lsls	r3, r3, #1
 8009772:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009774:	68fa      	ldr	r2, [r7, #12]
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	fbb2 f3f3 	udiv	r3, r2, r3
 800977c:	60bb      	str	r3, [r7, #8]
      break;
 800977e:	e002      	b.n	8009786 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009780:	4b04      	ldr	r3, [pc, #16]	; (8009794 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009782:	60bb      	str	r3, [r7, #8]
      break;
 8009784:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009786:	68bb      	ldr	r3, [r7, #8]
}
 8009788:	4618      	mov	r0, r3
 800978a:	3714      	adds	r7, #20
 800978c:	46bd      	mov	sp, r7
 800978e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009790:	40023800 	.word	0x40023800
 8009794:	00f42400 	.word	0x00f42400
 8009798:	007a1200 	.word	0x007a1200

0800979c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800979c:	b480      	push	{r7}
 800979e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80097a0:	4b03      	ldr	r3, [pc, #12]	; (80097b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80097a2:	681b      	ldr	r3, [r3, #0]
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr
 80097ae:	bf00      	nop
 80097b0:	20000010 	.word	0x20000010

080097b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80097b8:	f7ff fff0 	bl	800979c <HAL_RCC_GetHCLKFreq>
 80097bc:	4601      	mov	r1, r0
 80097be:	4b05      	ldr	r3, [pc, #20]	; (80097d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	0a9b      	lsrs	r3, r3, #10
 80097c4:	f003 0307 	and.w	r3, r3, #7
 80097c8:	4a03      	ldr	r2, [pc, #12]	; (80097d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80097ca:	5cd3      	ldrb	r3, [r2, r3]
 80097cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	bd80      	pop	{r7, pc}
 80097d4:	40023800 	.word	0x40023800
 80097d8:	0800c19c 	.word	0x0800c19c

080097dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80097e0:	f7ff ffdc 	bl	800979c <HAL_RCC_GetHCLKFreq>
 80097e4:	4601      	mov	r1, r0
 80097e6:	4b05      	ldr	r3, [pc, #20]	; (80097fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80097e8:	689b      	ldr	r3, [r3, #8]
 80097ea:	0b5b      	lsrs	r3, r3, #13
 80097ec:	f003 0307 	and.w	r3, r3, #7
 80097f0:	4a03      	ldr	r2, [pc, #12]	; (8009800 <HAL_RCC_GetPCLK2Freq+0x24>)
 80097f2:	5cd3      	ldrb	r3, [r2, r3]
 80097f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	bd80      	pop	{r7, pc}
 80097fc:	40023800 	.word	0x40023800
 8009800:	0800c19c 	.word	0x0800c19c

08009804 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b086      	sub	sp, #24
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800980c:	2300      	movs	r3, #0
 800980e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009810:	2300      	movs	r3, #0
 8009812:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f003 0301 	and.w	r3, r3, #1
 800981c:	2b00      	cmp	r3, #0
 800981e:	d105      	bne.n	800982c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009828:	2b00      	cmp	r3, #0
 800982a:	d035      	beq.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800982c:	4b62      	ldr	r3, [pc, #392]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800982e:	2200      	movs	r2, #0
 8009830:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009832:	f7fb f815 	bl	8004860 <HAL_GetTick>
 8009836:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009838:	e008      	b.n	800984c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800983a:	f7fb f811 	bl	8004860 <HAL_GetTick>
 800983e:	4602      	mov	r2, r0
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	1ad3      	subs	r3, r2, r3
 8009844:	2b02      	cmp	r3, #2
 8009846:	d901      	bls.n	800984c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009848:	2303      	movs	r3, #3
 800984a:	e0b0      	b.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800984c:	4b5b      	ldr	r3, [pc, #364]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009854:	2b00      	cmp	r3, #0
 8009856:	d1f0      	bne.n	800983a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	685b      	ldr	r3, [r3, #4]
 800985c:	019a      	lsls	r2, r3, #6
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	689b      	ldr	r3, [r3, #8]
 8009862:	071b      	lsls	r3, r3, #28
 8009864:	4955      	ldr	r1, [pc, #340]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009866:	4313      	orrs	r3, r2
 8009868:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800986c:	4b52      	ldr	r3, [pc, #328]	; (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800986e:	2201      	movs	r2, #1
 8009870:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009872:	f7fa fff5 	bl	8004860 <HAL_GetTick>
 8009876:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009878:	e008      	b.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800987a:	f7fa fff1 	bl	8004860 <HAL_GetTick>
 800987e:	4602      	mov	r2, r0
 8009880:	697b      	ldr	r3, [r7, #20]
 8009882:	1ad3      	subs	r3, r2, r3
 8009884:	2b02      	cmp	r3, #2
 8009886:	d901      	bls.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009888:	2303      	movs	r3, #3
 800988a:	e090      	b.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800988c:	4b4b      	ldr	r3, [pc, #300]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009894:	2b00      	cmp	r3, #0
 8009896:	d0f0      	beq.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f003 0302 	and.w	r3, r3, #2
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	f000 8083 	beq.w	80099ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80098a6:	2300      	movs	r3, #0
 80098a8:	60fb      	str	r3, [r7, #12]
 80098aa:	4b44      	ldr	r3, [pc, #272]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098ae:	4a43      	ldr	r2, [pc, #268]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098b4:	6413      	str	r3, [r2, #64]	; 0x40
 80098b6:	4b41      	ldr	r3, [pc, #260]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80098be:	60fb      	str	r3, [r7, #12]
 80098c0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80098c2:	4b3f      	ldr	r3, [pc, #252]	; (80099c0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4a3e      	ldr	r2, [pc, #248]	; (80099c0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80098c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80098cc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80098ce:	f7fa ffc7 	bl	8004860 <HAL_GetTick>
 80098d2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80098d4:	e008      	b.n	80098e8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80098d6:	f7fa ffc3 	bl	8004860 <HAL_GetTick>
 80098da:	4602      	mov	r2, r0
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	1ad3      	subs	r3, r2, r3
 80098e0:	2b02      	cmp	r3, #2
 80098e2:	d901      	bls.n	80098e8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80098e4:	2303      	movs	r3, #3
 80098e6:	e062      	b.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80098e8:	4b35      	ldr	r3, [pc, #212]	; (80099c0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d0f0      	beq.n	80098d6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80098f4:	4b31      	ldr	r3, [pc, #196]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80098f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098fc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d02f      	beq.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800990c:	693a      	ldr	r2, [r7, #16]
 800990e:	429a      	cmp	r2, r3
 8009910:	d028      	beq.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009912:	4b2a      	ldr	r3, [pc, #168]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009916:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800991a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800991c:	4b29      	ldr	r3, [pc, #164]	; (80099c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800991e:	2201      	movs	r2, #1
 8009920:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009922:	4b28      	ldr	r3, [pc, #160]	; (80099c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009924:	2200      	movs	r2, #0
 8009926:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009928:	4a24      	ldr	r2, [pc, #144]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800992e:	4b23      	ldr	r3, [pc, #140]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009932:	f003 0301 	and.w	r3, r3, #1
 8009936:	2b01      	cmp	r3, #1
 8009938:	d114      	bne.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800993a:	f7fa ff91 	bl	8004860 <HAL_GetTick>
 800993e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009940:	e00a      	b.n	8009958 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009942:	f7fa ff8d 	bl	8004860 <HAL_GetTick>
 8009946:	4602      	mov	r2, r0
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	1ad3      	subs	r3, r2, r3
 800994c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009950:	4293      	cmp	r3, r2
 8009952:	d901      	bls.n	8009958 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8009954:	2303      	movs	r3, #3
 8009956:	e02a      	b.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009958:	4b18      	ldr	r3, [pc, #96]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800995a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800995c:	f003 0302 	and.w	r3, r3, #2
 8009960:	2b00      	cmp	r3, #0
 8009962:	d0ee      	beq.n	8009942 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	68db      	ldr	r3, [r3, #12]
 8009968:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800996c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009970:	d10d      	bne.n	800998e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8009972:	4b12      	ldr	r3, [pc, #72]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009974:	689b      	ldr	r3, [r3, #8]
 8009976:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	68db      	ldr	r3, [r3, #12]
 800997e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009982:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009986:	490d      	ldr	r1, [pc, #52]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009988:	4313      	orrs	r3, r2
 800998a:	608b      	str	r3, [r1, #8]
 800998c:	e005      	b.n	800999a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800998e:	4b0b      	ldr	r3, [pc, #44]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009990:	689b      	ldr	r3, [r3, #8]
 8009992:	4a0a      	ldr	r2, [pc, #40]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009994:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009998:	6093      	str	r3, [r2, #8]
 800999a:	4b08      	ldr	r3, [pc, #32]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800999c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	68db      	ldr	r3, [r3, #12]
 80099a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80099a6:	4905      	ldr	r1, [pc, #20]	; (80099bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80099a8:	4313      	orrs	r3, r2
 80099aa:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80099ac:	2300      	movs	r3, #0
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3718      	adds	r7, #24
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}
 80099b6:	bf00      	nop
 80099b8:	42470068 	.word	0x42470068
 80099bc:	40023800 	.word	0x40023800
 80099c0:	40007000 	.word	0x40007000
 80099c4:	42470e40 	.word	0x42470e40

080099c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b087      	sub	sp, #28
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80099d0:	2300      	movs	r3, #0
 80099d2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80099d4:	2300      	movs	r3, #0
 80099d6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80099d8:	2300      	movs	r3, #0
 80099da:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80099dc:	2300      	movs	r3, #0
 80099de:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d13d      	bne.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80099e6:	4b22      	ldr	r3, [pc, #136]	; (8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80099e8:	689b      	ldr	r3, [r3, #8]
 80099ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80099ee:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d004      	beq.n	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80099f6:	2b01      	cmp	r3, #1
 80099f8:	d12f      	bne.n	8009a5a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80099fa:	4b1e      	ldr	r3, [pc, #120]	; (8009a74 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80099fc:	617b      	str	r3, [r7, #20]
          break;
 80099fe:	e02f      	b.n	8009a60 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8009a00:	4b1b      	ldr	r3, [pc, #108]	; (8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009a0c:	d108      	bne.n	8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009a0e:	4b18      	ldr	r3, [pc, #96]	; (8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009a10:	685b      	ldr	r3, [r3, #4]
 8009a12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009a16:	4a18      	ldr	r2, [pc, #96]	; (8009a78 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a1c:	613b      	str	r3, [r7, #16]
 8009a1e:	e007      	b.n	8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009a20:	4b13      	ldr	r3, [pc, #76]	; (8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009a28:	4a14      	ldr	r2, [pc, #80]	; (8009a7c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8009a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a2e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8009a30:	4b0f      	ldr	r3, [pc, #60]	; (8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009a32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009a36:	099b      	lsrs	r3, r3, #6
 8009a38:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	fb02 f303 	mul.w	r3, r2, r3
 8009a42:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8009a44:	4b0a      	ldr	r3, [pc, #40]	; (8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009a46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009a4a:	0f1b      	lsrs	r3, r3, #28
 8009a4c:	f003 0307 	and.w	r3, r3, #7
 8009a50:	68ba      	ldr	r2, [r7, #8]
 8009a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a56:	617b      	str	r3, [r7, #20]
          break;
 8009a58:	e002      	b.n	8009a60 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	617b      	str	r3, [r7, #20]
          break;
 8009a5e:	bf00      	nop
        }
      }
      break;
 8009a60:	bf00      	nop
    }
  }
  return frequency;
 8009a62:	697b      	ldr	r3, [r7, #20]
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	371c      	adds	r7, #28
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr
 8009a70:	40023800 	.word	0x40023800
 8009a74:	00bb8000 	.word	0x00bb8000
 8009a78:	007a1200 	.word	0x007a1200
 8009a7c:	00f42400 	.word	0x00f42400

08009a80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b082      	sub	sp, #8
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d101      	bne.n	8009a92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	e056      	b.n	8009b40 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2200      	movs	r2, #0
 8009a96:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a9e:	b2db      	uxtb	r3, r3
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d106      	bne.n	8009ab2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f7fa fc07 	bl	80042c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2202      	movs	r2, #2
 8009ab6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	681a      	ldr	r2, [r3, #0]
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ac8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685a      	ldr	r2, [r3, #4]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	689b      	ldr	r3, [r3, #8]
 8009ad2:	431a      	orrs	r2, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	68db      	ldr	r3, [r3, #12]
 8009ad8:	431a      	orrs	r2, r3
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	691b      	ldr	r3, [r3, #16]
 8009ade:	431a      	orrs	r2, r3
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	695b      	ldr	r3, [r3, #20]
 8009ae4:	431a      	orrs	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	699b      	ldr	r3, [r3, #24]
 8009aea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009aee:	431a      	orrs	r2, r3
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	69db      	ldr	r3, [r3, #28]
 8009af4:	431a      	orrs	r2, r3
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6a1b      	ldr	r3, [r3, #32]
 8009afa:	ea42 0103 	orr.w	r1, r2, r3
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	430a      	orrs	r2, r1
 8009b08:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	699b      	ldr	r3, [r3, #24]
 8009b0e:	0c1b      	lsrs	r3, r3, #16
 8009b10:	f003 0104 	and.w	r1, r3, #4
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	430a      	orrs	r2, r1
 8009b1e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	69da      	ldr	r2, [r3, #28]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009b2e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2200      	movs	r2, #0
 8009b34:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2201      	movs	r2, #1
 8009b3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009b3e:	2300      	movs	r3, #0
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	3708      	adds	r7, #8
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd80      	pop	{r7, pc}

08009b48 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b088      	sub	sp, #32
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	60f8      	str	r0, [r7, #12]
 8009b50:	60b9      	str	r1, [r7, #8]
 8009b52:	603b      	str	r3, [r7, #0]
 8009b54:	4613      	mov	r3, r2
 8009b56:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d101      	bne.n	8009b6a <HAL_SPI_Transmit+0x22>
 8009b66:	2302      	movs	r3, #2
 8009b68:	e11e      	b.n	8009da8 <HAL_SPI_Transmit+0x260>
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009b72:	f7fa fe75 	bl	8004860 <HAL_GetTick>
 8009b76:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009b78:	88fb      	ldrh	r3, [r7, #6]
 8009b7a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009b82:	b2db      	uxtb	r3, r3
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d002      	beq.n	8009b8e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009b88:	2302      	movs	r3, #2
 8009b8a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009b8c:	e103      	b.n	8009d96 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d002      	beq.n	8009b9a <HAL_SPI_Transmit+0x52>
 8009b94:	88fb      	ldrh	r3, [r7, #6]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d102      	bne.n	8009ba0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009b9e:	e0fa      	b.n	8009d96 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2203      	movs	r2, #3
 8009ba4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2200      	movs	r2, #0
 8009bac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	68ba      	ldr	r2, [r7, #8]
 8009bb2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	88fa      	ldrh	r2, [r7, #6]
 8009bb8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	88fa      	ldrh	r2, [r7, #6]
 8009bbe:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009be6:	d107      	bne.n	8009bf8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	681a      	ldr	r2, [r3, #0]
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009bf6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c02:	2b40      	cmp	r3, #64	; 0x40
 8009c04:	d007      	beq.n	8009c16 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	681a      	ldr	r2, [r3, #0]
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c14:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	68db      	ldr	r3, [r3, #12]
 8009c1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c1e:	d14b      	bne.n	8009cb8 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	685b      	ldr	r3, [r3, #4]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d002      	beq.n	8009c2e <HAL_SPI_Transmit+0xe6>
 8009c28:	8afb      	ldrh	r3, [r7, #22]
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	d13e      	bne.n	8009cac <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c32:	881a      	ldrh	r2, [r3, #0]
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c3e:	1c9a      	adds	r2, r3, #2
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c48:	b29b      	uxth	r3, r3
 8009c4a:	3b01      	subs	r3, #1
 8009c4c:	b29a      	uxth	r2, r3
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009c52:	e02b      	b.n	8009cac <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	689b      	ldr	r3, [r3, #8]
 8009c5a:	f003 0302 	and.w	r3, r3, #2
 8009c5e:	2b02      	cmp	r3, #2
 8009c60:	d112      	bne.n	8009c88 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c66:	881a      	ldrh	r2, [r3, #0]
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c72:	1c9a      	adds	r2, r3, #2
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c7c:	b29b      	uxth	r3, r3
 8009c7e:	3b01      	subs	r3, #1
 8009c80:	b29a      	uxth	r2, r3
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	86da      	strh	r2, [r3, #54]	; 0x36
 8009c86:	e011      	b.n	8009cac <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009c88:	f7fa fdea 	bl	8004860 <HAL_GetTick>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	69bb      	ldr	r3, [r7, #24]
 8009c90:	1ad3      	subs	r3, r2, r3
 8009c92:	683a      	ldr	r2, [r7, #0]
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d803      	bhi.n	8009ca0 <HAL_SPI_Transmit+0x158>
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c9e:	d102      	bne.n	8009ca6 <HAL_SPI_Transmit+0x15e>
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d102      	bne.n	8009cac <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8009ca6:	2303      	movs	r3, #3
 8009ca8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009caa:	e074      	b.n	8009d96 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009cb0:	b29b      	uxth	r3, r3
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d1ce      	bne.n	8009c54 <HAL_SPI_Transmit+0x10c>
 8009cb6:	e04c      	b.n	8009d52 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d002      	beq.n	8009cc6 <HAL_SPI_Transmit+0x17e>
 8009cc0:	8afb      	ldrh	r3, [r7, #22]
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d140      	bne.n	8009d48 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	330c      	adds	r3, #12
 8009cd0:	7812      	ldrb	r2, [r2, #0]
 8009cd2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cd8:	1c5a      	adds	r2, r3, #1
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	3b01      	subs	r3, #1
 8009ce6:	b29a      	uxth	r2, r3
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009cec:	e02c      	b.n	8009d48 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	689b      	ldr	r3, [r3, #8]
 8009cf4:	f003 0302 	and.w	r3, r3, #2
 8009cf8:	2b02      	cmp	r3, #2
 8009cfa:	d113      	bne.n	8009d24 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	330c      	adds	r3, #12
 8009d06:	7812      	ldrb	r2, [r2, #0]
 8009d08:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d0e:	1c5a      	adds	r2, r3, #1
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d18:	b29b      	uxth	r3, r3
 8009d1a:	3b01      	subs	r3, #1
 8009d1c:	b29a      	uxth	r2, r3
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	86da      	strh	r2, [r3, #54]	; 0x36
 8009d22:	e011      	b.n	8009d48 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d24:	f7fa fd9c 	bl	8004860 <HAL_GetTick>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	69bb      	ldr	r3, [r7, #24]
 8009d2c:	1ad3      	subs	r3, r2, r3
 8009d2e:	683a      	ldr	r2, [r7, #0]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d803      	bhi.n	8009d3c <HAL_SPI_Transmit+0x1f4>
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d3a:	d102      	bne.n	8009d42 <HAL_SPI_Transmit+0x1fa>
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d102      	bne.n	8009d48 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8009d42:	2303      	movs	r3, #3
 8009d44:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009d46:	e026      	b.n	8009d96 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d4c:	b29b      	uxth	r3, r3
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d1cd      	bne.n	8009cee <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009d52:	69ba      	ldr	r2, [r7, #24]
 8009d54:	6839      	ldr	r1, [r7, #0]
 8009d56:	68f8      	ldr	r0, [r7, #12]
 8009d58:	f000 fa44 	bl	800a1e4 <SPI_EndRxTxTransaction>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d002      	beq.n	8009d68 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2220      	movs	r2, #32
 8009d66:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d10a      	bne.n	8009d86 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009d70:	2300      	movs	r3, #0
 8009d72:	613b      	str	r3, [r7, #16]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	68db      	ldr	r3, [r3, #12]
 8009d7a:	613b      	str	r3, [r7, #16]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	689b      	ldr	r3, [r3, #8]
 8009d82:	613b      	str	r3, [r7, #16]
 8009d84:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d002      	beq.n	8009d94 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	77fb      	strb	r3, [r7, #31]
 8009d92:	e000      	b.n	8009d96 <HAL_SPI_Transmit+0x24e>
  }

error:
 8009d94:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2201      	movs	r2, #1
 8009d9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2200      	movs	r2, #0
 8009da2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009da6:	7ffb      	ldrb	r3, [r7, #31]
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3720      	adds	r7, #32
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}

08009db0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b08c      	sub	sp, #48	; 0x30
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	60f8      	str	r0, [r7, #12]
 8009db8:	60b9      	str	r1, [r7, #8]
 8009dba:	607a      	str	r2, [r7, #4]
 8009dbc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d101      	bne.n	8009dd6 <HAL_SPI_TransmitReceive+0x26>
 8009dd2:	2302      	movs	r3, #2
 8009dd4:	e18a      	b.n	800a0ec <HAL_SPI_TransmitReceive+0x33c>
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2201      	movs	r2, #1
 8009dda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009dde:	f7fa fd3f 	bl	8004860 <HAL_GetTick>
 8009de2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009dea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	685b      	ldr	r3, [r3, #4]
 8009df2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009df4:	887b      	ldrh	r3, [r7, #2]
 8009df6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009df8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d00f      	beq.n	8009e20 <HAL_SPI_TransmitReceive+0x70>
 8009e00:	69fb      	ldr	r3, [r7, #28]
 8009e02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009e06:	d107      	bne.n	8009e18 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	689b      	ldr	r3, [r3, #8]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d103      	bne.n	8009e18 <HAL_SPI_TransmitReceive+0x68>
 8009e10:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009e14:	2b04      	cmp	r3, #4
 8009e16:	d003      	beq.n	8009e20 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009e18:	2302      	movs	r3, #2
 8009e1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009e1e:	e15b      	b.n	800a0d8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d005      	beq.n	8009e32 <HAL_SPI_TransmitReceive+0x82>
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d002      	beq.n	8009e32 <HAL_SPI_TransmitReceive+0x82>
 8009e2c:	887b      	ldrh	r3, [r7, #2]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d103      	bne.n	8009e3a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009e32:	2301      	movs	r3, #1
 8009e34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009e38:	e14e      	b.n	800a0d8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e40:	b2db      	uxtb	r3, r3
 8009e42:	2b04      	cmp	r3, #4
 8009e44:	d003      	beq.n	8009e4e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2205      	movs	r2, #5
 8009e4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2200      	movs	r2, #0
 8009e52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	887a      	ldrh	r2, [r7, #2]
 8009e5e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	887a      	ldrh	r2, [r7, #2]
 8009e64:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	68ba      	ldr	r2, [r7, #8]
 8009e6a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	887a      	ldrh	r2, [r7, #2]
 8009e70:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	887a      	ldrh	r2, [r7, #2]
 8009e76:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	2200      	movs	r2, #0
 8009e82:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e8e:	2b40      	cmp	r3, #64	; 0x40
 8009e90:	d007      	beq.n	8009ea2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009ea0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	68db      	ldr	r3, [r3, #12]
 8009ea6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009eaa:	d178      	bne.n	8009f9e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	685b      	ldr	r3, [r3, #4]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d002      	beq.n	8009eba <HAL_SPI_TransmitReceive+0x10a>
 8009eb4:	8b7b      	ldrh	r3, [r7, #26]
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	d166      	bne.n	8009f88 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ebe:	881a      	ldrh	r2, [r3, #0]
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eca:	1c9a      	adds	r2, r3, #2
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	3b01      	subs	r3, #1
 8009ed8:	b29a      	uxth	r2, r3
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ede:	e053      	b.n	8009f88 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	689b      	ldr	r3, [r3, #8]
 8009ee6:	f003 0302 	and.w	r3, r3, #2
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d11b      	bne.n	8009f26 <HAL_SPI_TransmitReceive+0x176>
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ef2:	b29b      	uxth	r3, r3
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d016      	beq.n	8009f26 <HAL_SPI_TransmitReceive+0x176>
 8009ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d113      	bne.n	8009f26 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f02:	881a      	ldrh	r2, [r3, #0]
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f0e:	1c9a      	adds	r2, r3, #2
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	3b01      	subs	r3, #1
 8009f1c:	b29a      	uxth	r2, r3
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009f22:	2300      	movs	r3, #0
 8009f24:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	f003 0301 	and.w	r3, r3, #1
 8009f30:	2b01      	cmp	r3, #1
 8009f32:	d119      	bne.n	8009f68 <HAL_SPI_TransmitReceive+0x1b8>
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d014      	beq.n	8009f68 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	68da      	ldr	r2, [r3, #12]
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f48:	b292      	uxth	r2, r2
 8009f4a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f50:	1c9a      	adds	r2, r3, #2
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f5a:	b29b      	uxth	r3, r3
 8009f5c:	3b01      	subs	r3, #1
 8009f5e:	b29a      	uxth	r2, r3
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009f64:	2301      	movs	r3, #1
 8009f66:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009f68:	f7fa fc7a 	bl	8004860 <HAL_GetTick>
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f70:	1ad3      	subs	r3, r2, r3
 8009f72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f74:	429a      	cmp	r2, r3
 8009f76:	d807      	bhi.n	8009f88 <HAL_SPI_TransmitReceive+0x1d8>
 8009f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f7e:	d003      	beq.n	8009f88 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009f80:	2303      	movs	r3, #3
 8009f82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009f86:	e0a7      	b.n	800a0d8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d1a6      	bne.n	8009ee0 <HAL_SPI_TransmitReceive+0x130>
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f96:	b29b      	uxth	r3, r3
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d1a1      	bne.n	8009ee0 <HAL_SPI_TransmitReceive+0x130>
 8009f9c:	e07c      	b.n	800a098 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	685b      	ldr	r3, [r3, #4]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d002      	beq.n	8009fac <HAL_SPI_TransmitReceive+0x1fc>
 8009fa6:	8b7b      	ldrh	r3, [r7, #26]
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	d16b      	bne.n	800a084 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	330c      	adds	r3, #12
 8009fb6:	7812      	ldrb	r2, [r2, #0]
 8009fb8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fbe:	1c5a      	adds	r2, r3, #1
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	3b01      	subs	r3, #1
 8009fcc:	b29a      	uxth	r2, r3
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009fd2:	e057      	b.n	800a084 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	689b      	ldr	r3, [r3, #8]
 8009fda:	f003 0302 	and.w	r3, r3, #2
 8009fde:	2b02      	cmp	r3, #2
 8009fe0:	d11c      	bne.n	800a01c <HAL_SPI_TransmitReceive+0x26c>
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d017      	beq.n	800a01c <HAL_SPI_TransmitReceive+0x26c>
 8009fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fee:	2b01      	cmp	r3, #1
 8009ff0:	d114      	bne.n	800a01c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	330c      	adds	r3, #12
 8009ffc:	7812      	ldrb	r2, [r2, #0]
 8009ffe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a004:	1c5a      	adds	r2, r3, #1
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a00e:	b29b      	uxth	r3, r3
 800a010:	3b01      	subs	r3, #1
 800a012:	b29a      	uxth	r2, r3
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a018:	2300      	movs	r3, #0
 800a01a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	689b      	ldr	r3, [r3, #8]
 800a022:	f003 0301 	and.w	r3, r3, #1
 800a026:	2b01      	cmp	r3, #1
 800a028:	d119      	bne.n	800a05e <HAL_SPI_TransmitReceive+0x2ae>
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a02e:	b29b      	uxth	r3, r3
 800a030:	2b00      	cmp	r3, #0
 800a032:	d014      	beq.n	800a05e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	68da      	ldr	r2, [r3, #12]
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a03e:	b2d2      	uxtb	r2, r2
 800a040:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a046:	1c5a      	adds	r2, r3, #1
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a050:	b29b      	uxth	r3, r3
 800a052:	3b01      	subs	r3, #1
 800a054:	b29a      	uxth	r2, r3
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a05a:	2301      	movs	r3, #1
 800a05c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a05e:	f7fa fbff 	bl	8004860 <HAL_GetTick>
 800a062:	4602      	mov	r2, r0
 800a064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a066:	1ad3      	subs	r3, r2, r3
 800a068:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a06a:	429a      	cmp	r2, r3
 800a06c:	d803      	bhi.n	800a076 <HAL_SPI_TransmitReceive+0x2c6>
 800a06e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a070:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a074:	d102      	bne.n	800a07c <HAL_SPI_TransmitReceive+0x2cc>
 800a076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d103      	bne.n	800a084 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a07c:	2303      	movs	r3, #3
 800a07e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a082:	e029      	b.n	800a0d8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a088:	b29b      	uxth	r3, r3
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d1a2      	bne.n	8009fd4 <HAL_SPI_TransmitReceive+0x224>
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a092:	b29b      	uxth	r3, r3
 800a094:	2b00      	cmp	r3, #0
 800a096:	d19d      	bne.n	8009fd4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a09a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f000 f8a1 	bl	800a1e4 <SPI_EndRxTxTransaction>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d006      	beq.n	800a0b6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2220      	movs	r2, #32
 800a0b2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a0b4:	e010      	b.n	800a0d8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	689b      	ldr	r3, [r3, #8]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d10b      	bne.n	800a0d6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a0be:	2300      	movs	r3, #0
 800a0c0:	617b      	str	r3, [r7, #20]
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	68db      	ldr	r3, [r3, #12]
 800a0c8:	617b      	str	r3, [r7, #20]
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	689b      	ldr	r3, [r3, #8]
 800a0d0:	617b      	str	r3, [r7, #20]
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	e000      	b.n	800a0d8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a0d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a0e8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3730      	adds	r7, #48	; 0x30
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}

0800a0f4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b083      	sub	sp, #12
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a102:	b2db      	uxtb	r3, r3
}
 800a104:	4618      	mov	r0, r3
 800a106:	370c      	adds	r7, #12
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr

0800a110 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b084      	sub	sp, #16
 800a114:	af00      	add	r7, sp, #0
 800a116:	60f8      	str	r0, [r7, #12]
 800a118:	60b9      	str	r1, [r7, #8]
 800a11a:	603b      	str	r3, [r7, #0]
 800a11c:	4613      	mov	r3, r2
 800a11e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a120:	e04c      	b.n	800a1bc <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a128:	d048      	beq.n	800a1bc <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a12a:	f7fa fb99 	bl	8004860 <HAL_GetTick>
 800a12e:	4602      	mov	r2, r0
 800a130:	69bb      	ldr	r3, [r7, #24]
 800a132:	1ad3      	subs	r3, r2, r3
 800a134:	683a      	ldr	r2, [r7, #0]
 800a136:	429a      	cmp	r2, r3
 800a138:	d902      	bls.n	800a140 <SPI_WaitFlagStateUntilTimeout+0x30>
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d13d      	bne.n	800a1bc <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	685a      	ldr	r2, [r3, #4]
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a14e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	685b      	ldr	r3, [r3, #4]
 800a154:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a158:	d111      	bne.n	800a17e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	689b      	ldr	r3, [r3, #8]
 800a15e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a162:	d004      	beq.n	800a16e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	689b      	ldr	r3, [r3, #8]
 800a168:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a16c:	d107      	bne.n	800a17e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	681a      	ldr	r2, [r3, #0]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a17c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a182:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a186:	d10f      	bne.n	800a1a8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	681a      	ldr	r2, [r3, #0]
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a196:	601a      	str	r2, [r3, #0]
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	681a      	ldr	r2, [r3, #0]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a1a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2201      	movs	r2, #1
 800a1ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a1b8:	2303      	movs	r3, #3
 800a1ba:	e00f      	b.n	800a1dc <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	689a      	ldr	r2, [r3, #8]
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	4013      	ands	r3, r2
 800a1c6:	68ba      	ldr	r2, [r7, #8]
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	bf0c      	ite	eq
 800a1cc:	2301      	moveq	r3, #1
 800a1ce:	2300      	movne	r3, #0
 800a1d0:	b2db      	uxtb	r3, r3
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	79fb      	ldrb	r3, [r7, #7]
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	d1a3      	bne.n	800a122 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800a1da:	2300      	movs	r3, #0
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3710      	adds	r7, #16
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}

0800a1e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b088      	sub	sp, #32
 800a1e8:	af02      	add	r7, sp, #8
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a1f0:	4b1b      	ldr	r3, [pc, #108]	; (800a260 <SPI_EndRxTxTransaction+0x7c>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4a1b      	ldr	r2, [pc, #108]	; (800a264 <SPI_EndRxTxTransaction+0x80>)
 800a1f6:	fba2 2303 	umull	r2, r3, r2, r3
 800a1fa:	0d5b      	lsrs	r3, r3, #21
 800a1fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a200:	fb02 f303 	mul.w	r3, r2, r3
 800a204:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a20e:	d112      	bne.n	800a236 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	9300      	str	r3, [sp, #0]
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	2200      	movs	r2, #0
 800a218:	2180      	movs	r1, #128	; 0x80
 800a21a:	68f8      	ldr	r0, [r7, #12]
 800a21c:	f7ff ff78 	bl	800a110 <SPI_WaitFlagStateUntilTimeout>
 800a220:	4603      	mov	r3, r0
 800a222:	2b00      	cmp	r3, #0
 800a224:	d016      	beq.n	800a254 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a22a:	f043 0220 	orr.w	r2, r3, #32
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a232:	2303      	movs	r3, #3
 800a234:	e00f      	b.n	800a256 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d00a      	beq.n	800a252 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	3b01      	subs	r3, #1
 800a240:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	689b      	ldr	r3, [r3, #8]
 800a248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a24c:	2b80      	cmp	r3, #128	; 0x80
 800a24e:	d0f2      	beq.n	800a236 <SPI_EndRxTxTransaction+0x52>
 800a250:	e000      	b.n	800a254 <SPI_EndRxTxTransaction+0x70>
        break;
 800a252:	bf00      	nop
  }

  return HAL_OK;
 800a254:	2300      	movs	r3, #0
}
 800a256:	4618      	mov	r0, r3
 800a258:	3718      	adds	r7, #24
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bd80      	pop	{r7, pc}
 800a25e:	bf00      	nop
 800a260:	20000010 	.word	0x20000010
 800a264:	165e9f81 	.word	0x165e9f81

0800a268 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b082      	sub	sp, #8
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d101      	bne.n	800a27a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a276:	2301      	movs	r3, #1
 800a278:	e01d      	b.n	800a2b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a280:	b2db      	uxtb	r3, r3
 800a282:	2b00      	cmp	r3, #0
 800a284:	d106      	bne.n	800a294 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2200      	movs	r2, #0
 800a28a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f7fa f85e 	bl	8004350 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2202      	movs	r2, #2
 800a298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681a      	ldr	r2, [r3, #0]
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	3304      	adds	r3, #4
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	4610      	mov	r0, r2
 800a2a8:	f000 fa40 	bl	800a72c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3708      	adds	r7, #8
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}

0800a2be <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a2be:	b480      	push	{r7}
 800a2c0:	b085      	sub	sp, #20
 800a2c2:	af00      	add	r7, sp, #0
 800a2c4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	68da      	ldr	r2, [r3, #12]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f042 0201 	orr.w	r2, r2, #1
 800a2d4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	689b      	ldr	r3, [r3, #8]
 800a2dc:	f003 0307 	and.w	r3, r3, #7
 800a2e0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2b06      	cmp	r3, #6
 800a2e6:	d007      	beq.n	800a2f8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	681a      	ldr	r2, [r3, #0]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f042 0201 	orr.w	r2, r2, #1
 800a2f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a2f8:	2300      	movs	r3, #0
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3714      	adds	r7, #20
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr

0800a306 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a306:	b480      	push	{r7}
 800a308:	b083      	sub	sp, #12
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	68da      	ldr	r2, [r3, #12]
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f022 0201 	bic.w	r2, r2, #1
 800a31c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	6a1a      	ldr	r2, [r3, #32]
 800a324:	f241 1311 	movw	r3, #4369	; 0x1111
 800a328:	4013      	ands	r3, r2
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d10f      	bne.n	800a34e <HAL_TIM_Base_Stop_IT+0x48>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	6a1a      	ldr	r2, [r3, #32]
 800a334:	f240 4344 	movw	r3, #1092	; 0x444
 800a338:	4013      	ands	r3, r2
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d107      	bne.n	800a34e <HAL_TIM_Base_Stop_IT+0x48>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	681a      	ldr	r2, [r3, #0]
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f022 0201 	bic.w	r2, r2, #1
 800a34c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a34e:	2300      	movs	r3, #0
}
 800a350:	4618      	mov	r0, r3
 800a352:	370c      	adds	r7, #12
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr

0800a35c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	691b      	ldr	r3, [r3, #16]
 800a36a:	f003 0302 	and.w	r3, r3, #2
 800a36e:	2b02      	cmp	r3, #2
 800a370:	d122      	bne.n	800a3b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	68db      	ldr	r3, [r3, #12]
 800a378:	f003 0302 	and.w	r3, r3, #2
 800a37c:	2b02      	cmp	r3, #2
 800a37e:	d11b      	bne.n	800a3b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	f06f 0202 	mvn.w	r2, #2
 800a388:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2201      	movs	r2, #1
 800a38e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	699b      	ldr	r3, [r3, #24]
 800a396:	f003 0303 	and.w	r3, r3, #3
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d003      	beq.n	800a3a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f000 f9a5 	bl	800a6ee <HAL_TIM_IC_CaptureCallback>
 800a3a4:	e005      	b.n	800a3b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 f997 	bl	800a6da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 f9a8 	bl	800a702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	691b      	ldr	r3, [r3, #16]
 800a3be:	f003 0304 	and.w	r3, r3, #4
 800a3c2:	2b04      	cmp	r3, #4
 800a3c4:	d122      	bne.n	800a40c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	68db      	ldr	r3, [r3, #12]
 800a3cc:	f003 0304 	and.w	r3, r3, #4
 800a3d0:	2b04      	cmp	r3, #4
 800a3d2:	d11b      	bne.n	800a40c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f06f 0204 	mvn.w	r2, #4
 800a3dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2202      	movs	r2, #2
 800a3e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	699b      	ldr	r3, [r3, #24]
 800a3ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d003      	beq.n	800a3fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f000 f97b 	bl	800a6ee <HAL_TIM_IC_CaptureCallback>
 800a3f8:	e005      	b.n	800a406 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f000 f96d 	bl	800a6da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f000 f97e 	bl	800a702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2200      	movs	r2, #0
 800a40a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	691b      	ldr	r3, [r3, #16]
 800a412:	f003 0308 	and.w	r3, r3, #8
 800a416:	2b08      	cmp	r3, #8
 800a418:	d122      	bne.n	800a460 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	68db      	ldr	r3, [r3, #12]
 800a420:	f003 0308 	and.w	r3, r3, #8
 800a424:	2b08      	cmp	r3, #8
 800a426:	d11b      	bne.n	800a460 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f06f 0208 	mvn.w	r2, #8
 800a430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	2204      	movs	r2, #4
 800a436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	69db      	ldr	r3, [r3, #28]
 800a43e:	f003 0303 	and.w	r3, r3, #3
 800a442:	2b00      	cmp	r3, #0
 800a444:	d003      	beq.n	800a44e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f000 f951 	bl	800a6ee <HAL_TIM_IC_CaptureCallback>
 800a44c:	e005      	b.n	800a45a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	f000 f943 	bl	800a6da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f000 f954 	bl	800a702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2200      	movs	r2, #0
 800a45e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	691b      	ldr	r3, [r3, #16]
 800a466:	f003 0310 	and.w	r3, r3, #16
 800a46a:	2b10      	cmp	r3, #16
 800a46c:	d122      	bne.n	800a4b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	68db      	ldr	r3, [r3, #12]
 800a474:	f003 0310 	and.w	r3, r3, #16
 800a478:	2b10      	cmp	r3, #16
 800a47a:	d11b      	bne.n	800a4b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f06f 0210 	mvn.w	r2, #16
 800a484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2208      	movs	r2, #8
 800a48a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	69db      	ldr	r3, [r3, #28]
 800a492:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a496:	2b00      	cmp	r3, #0
 800a498:	d003      	beq.n	800a4a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f000 f927 	bl	800a6ee <HAL_TIM_IC_CaptureCallback>
 800a4a0:	e005      	b.n	800a4ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 f919 	bl	800a6da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f000 f92a 	bl	800a702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	691b      	ldr	r3, [r3, #16]
 800a4ba:	f003 0301 	and.w	r3, r3, #1
 800a4be:	2b01      	cmp	r3, #1
 800a4c0:	d10e      	bne.n	800a4e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	68db      	ldr	r3, [r3, #12]
 800a4c8:	f003 0301 	and.w	r3, r3, #1
 800a4cc:	2b01      	cmp	r3, #1
 800a4ce:	d107      	bne.n	800a4e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f06f 0201 	mvn.w	r2, #1
 800a4d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f7f9 f8a4 	bl	8003628 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	691b      	ldr	r3, [r3, #16]
 800a4e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4ea:	2b80      	cmp	r3, #128	; 0x80
 800a4ec:	d10e      	bne.n	800a50c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	68db      	ldr	r3, [r3, #12]
 800a4f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4f8:	2b80      	cmp	r3, #128	; 0x80
 800a4fa:	d107      	bne.n	800a50c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f000 fad0 	bl	800aaac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	691b      	ldr	r3, [r3, #16]
 800a512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a516:	2b40      	cmp	r3, #64	; 0x40
 800a518:	d10e      	bne.n	800a538 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a524:	2b40      	cmp	r3, #64	; 0x40
 800a526:	d107      	bne.n	800a538 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f000 f8ef 	bl	800a716 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	f003 0320 	and.w	r3, r3, #32
 800a542:	2b20      	cmp	r3, #32
 800a544:	d10e      	bne.n	800a564 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	68db      	ldr	r3, [r3, #12]
 800a54c:	f003 0320 	and.w	r3, r3, #32
 800a550:	2b20      	cmp	r3, #32
 800a552:	d107      	bne.n	800a564 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f06f 0220 	mvn.w	r2, #32
 800a55c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 fa9a 	bl	800aa98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a564:	bf00      	nop
 800a566:	3708      	adds	r7, #8
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}

0800a56c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b084      	sub	sp, #16
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d101      	bne.n	800a584 <HAL_TIM_ConfigClockSource+0x18>
 800a580:	2302      	movs	r3, #2
 800a582:	e0a6      	b.n	800a6d2 <HAL_TIM_ConfigClockSource+0x166>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2201      	movs	r2, #1
 800a588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2202      	movs	r2, #2
 800a590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a5a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a5aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	68fa      	ldr	r2, [r7, #12]
 800a5b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	2b40      	cmp	r3, #64	; 0x40
 800a5ba:	d067      	beq.n	800a68c <HAL_TIM_ConfigClockSource+0x120>
 800a5bc:	2b40      	cmp	r3, #64	; 0x40
 800a5be:	d80b      	bhi.n	800a5d8 <HAL_TIM_ConfigClockSource+0x6c>
 800a5c0:	2b10      	cmp	r3, #16
 800a5c2:	d073      	beq.n	800a6ac <HAL_TIM_ConfigClockSource+0x140>
 800a5c4:	2b10      	cmp	r3, #16
 800a5c6:	d802      	bhi.n	800a5ce <HAL_TIM_ConfigClockSource+0x62>
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d06f      	beq.n	800a6ac <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800a5cc:	e078      	b.n	800a6c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a5ce:	2b20      	cmp	r3, #32
 800a5d0:	d06c      	beq.n	800a6ac <HAL_TIM_ConfigClockSource+0x140>
 800a5d2:	2b30      	cmp	r3, #48	; 0x30
 800a5d4:	d06a      	beq.n	800a6ac <HAL_TIM_ConfigClockSource+0x140>
      break;
 800a5d6:	e073      	b.n	800a6c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a5d8:	2b70      	cmp	r3, #112	; 0x70
 800a5da:	d00d      	beq.n	800a5f8 <HAL_TIM_ConfigClockSource+0x8c>
 800a5dc:	2b70      	cmp	r3, #112	; 0x70
 800a5de:	d804      	bhi.n	800a5ea <HAL_TIM_ConfigClockSource+0x7e>
 800a5e0:	2b50      	cmp	r3, #80	; 0x50
 800a5e2:	d033      	beq.n	800a64c <HAL_TIM_ConfigClockSource+0xe0>
 800a5e4:	2b60      	cmp	r3, #96	; 0x60
 800a5e6:	d041      	beq.n	800a66c <HAL_TIM_ConfigClockSource+0x100>
      break;
 800a5e8:	e06a      	b.n	800a6c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a5ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5ee:	d066      	beq.n	800a6be <HAL_TIM_ConfigClockSource+0x152>
 800a5f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a5f4:	d017      	beq.n	800a626 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800a5f6:	e063      	b.n	800a6c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6818      	ldr	r0, [r3, #0]
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	6899      	ldr	r1, [r3, #8]
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	685a      	ldr	r2, [r3, #4]
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	68db      	ldr	r3, [r3, #12]
 800a608:	f000 f9aa 	bl	800a960 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	689b      	ldr	r3, [r3, #8]
 800a612:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a61a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	68fa      	ldr	r2, [r7, #12]
 800a622:	609a      	str	r2, [r3, #8]
      break;
 800a624:	e04c      	b.n	800a6c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6818      	ldr	r0, [r3, #0]
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	6899      	ldr	r1, [r3, #8]
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	685a      	ldr	r2, [r3, #4]
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	68db      	ldr	r3, [r3, #12]
 800a636:	f000 f993 	bl	800a960 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	689a      	ldr	r2, [r3, #8]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a648:	609a      	str	r2, [r3, #8]
      break;
 800a64a:	e039      	b.n	800a6c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6818      	ldr	r0, [r3, #0]
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	6859      	ldr	r1, [r3, #4]
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	68db      	ldr	r3, [r3, #12]
 800a658:	461a      	mov	r2, r3
 800a65a:	f000 f907 	bl	800a86c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	2150      	movs	r1, #80	; 0x50
 800a664:	4618      	mov	r0, r3
 800a666:	f000 f960 	bl	800a92a <TIM_ITRx_SetConfig>
      break;
 800a66a:	e029      	b.n	800a6c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6818      	ldr	r0, [r3, #0]
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	6859      	ldr	r1, [r3, #4]
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	68db      	ldr	r3, [r3, #12]
 800a678:	461a      	mov	r2, r3
 800a67a:	f000 f926 	bl	800a8ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	2160      	movs	r1, #96	; 0x60
 800a684:	4618      	mov	r0, r3
 800a686:	f000 f950 	bl	800a92a <TIM_ITRx_SetConfig>
      break;
 800a68a:	e019      	b.n	800a6c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6818      	ldr	r0, [r3, #0]
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	6859      	ldr	r1, [r3, #4]
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	68db      	ldr	r3, [r3, #12]
 800a698:	461a      	mov	r2, r3
 800a69a:	f000 f8e7 	bl	800a86c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	2140      	movs	r1, #64	; 0x40
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f000 f940 	bl	800a92a <TIM_ITRx_SetConfig>
      break;
 800a6aa:	e009      	b.n	800a6c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681a      	ldr	r2, [r3, #0]
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	4610      	mov	r0, r2
 800a6b8:	f000 f937 	bl	800a92a <TIM_ITRx_SetConfig>
      break;
 800a6bc:	e000      	b.n	800a6c0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800a6be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a6d0:	2300      	movs	r3, #0
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3710      	adds	r7, #16
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}

0800a6da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a6da:	b480      	push	{r7}
 800a6dc:	b083      	sub	sp, #12
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a6e2:	bf00      	nop
 800a6e4:	370c      	adds	r7, #12
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ec:	4770      	bx	lr

0800a6ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a6ee:	b480      	push	{r7}
 800a6f0:	b083      	sub	sp, #12
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a6f6:	bf00      	nop
 800a6f8:	370c      	adds	r7, #12
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a700:	4770      	bx	lr

0800a702 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a702:	b480      	push	{r7}
 800a704:	b083      	sub	sp, #12
 800a706:	af00      	add	r7, sp, #0
 800a708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a70a:	bf00      	nop
 800a70c:	370c      	adds	r7, #12
 800a70e:	46bd      	mov	sp, r7
 800a710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a714:	4770      	bx	lr

0800a716 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a716:	b480      	push	{r7}
 800a718:	b083      	sub	sp, #12
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a71e:	bf00      	nop
 800a720:	370c      	adds	r7, #12
 800a722:	46bd      	mov	sp, r7
 800a724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a728:	4770      	bx	lr
	...

0800a72c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b085      	sub	sp, #20
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	4a40      	ldr	r2, [pc, #256]	; (800a840 <TIM_Base_SetConfig+0x114>)
 800a740:	4293      	cmp	r3, r2
 800a742:	d013      	beq.n	800a76c <TIM_Base_SetConfig+0x40>
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a74a:	d00f      	beq.n	800a76c <TIM_Base_SetConfig+0x40>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	4a3d      	ldr	r2, [pc, #244]	; (800a844 <TIM_Base_SetConfig+0x118>)
 800a750:	4293      	cmp	r3, r2
 800a752:	d00b      	beq.n	800a76c <TIM_Base_SetConfig+0x40>
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	4a3c      	ldr	r2, [pc, #240]	; (800a848 <TIM_Base_SetConfig+0x11c>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d007      	beq.n	800a76c <TIM_Base_SetConfig+0x40>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	4a3b      	ldr	r2, [pc, #236]	; (800a84c <TIM_Base_SetConfig+0x120>)
 800a760:	4293      	cmp	r3, r2
 800a762:	d003      	beq.n	800a76c <TIM_Base_SetConfig+0x40>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	4a3a      	ldr	r2, [pc, #232]	; (800a850 <TIM_Base_SetConfig+0x124>)
 800a768:	4293      	cmp	r3, r2
 800a76a:	d108      	bne.n	800a77e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a772:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	68fa      	ldr	r2, [r7, #12]
 800a77a:	4313      	orrs	r3, r2
 800a77c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	4a2f      	ldr	r2, [pc, #188]	; (800a840 <TIM_Base_SetConfig+0x114>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d02b      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a78c:	d027      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	4a2c      	ldr	r2, [pc, #176]	; (800a844 <TIM_Base_SetConfig+0x118>)
 800a792:	4293      	cmp	r3, r2
 800a794:	d023      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	4a2b      	ldr	r2, [pc, #172]	; (800a848 <TIM_Base_SetConfig+0x11c>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d01f      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	4a2a      	ldr	r2, [pc, #168]	; (800a84c <TIM_Base_SetConfig+0x120>)
 800a7a2:	4293      	cmp	r3, r2
 800a7a4:	d01b      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	4a29      	ldr	r2, [pc, #164]	; (800a850 <TIM_Base_SetConfig+0x124>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d017      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	4a28      	ldr	r2, [pc, #160]	; (800a854 <TIM_Base_SetConfig+0x128>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d013      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	4a27      	ldr	r2, [pc, #156]	; (800a858 <TIM_Base_SetConfig+0x12c>)
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d00f      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	4a26      	ldr	r2, [pc, #152]	; (800a85c <TIM_Base_SetConfig+0x130>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d00b      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	4a25      	ldr	r2, [pc, #148]	; (800a860 <TIM_Base_SetConfig+0x134>)
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d007      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	4a24      	ldr	r2, [pc, #144]	; (800a864 <TIM_Base_SetConfig+0x138>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d003      	beq.n	800a7de <TIM_Base_SetConfig+0xb2>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	4a23      	ldr	r2, [pc, #140]	; (800a868 <TIM_Base_SetConfig+0x13c>)
 800a7da:	4293      	cmp	r3, r2
 800a7dc:	d108      	bne.n	800a7f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a7e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	68db      	ldr	r3, [r3, #12]
 800a7ea:	68fa      	ldr	r2, [r7, #12]
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	695b      	ldr	r3, [r3, #20]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	68fa      	ldr	r2, [r7, #12]
 800a802:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	689a      	ldr	r2, [r3, #8]
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	681a      	ldr	r2, [r3, #0]
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	4a0a      	ldr	r2, [pc, #40]	; (800a840 <TIM_Base_SetConfig+0x114>)
 800a818:	4293      	cmp	r3, r2
 800a81a:	d003      	beq.n	800a824 <TIM_Base_SetConfig+0xf8>
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	4a0c      	ldr	r2, [pc, #48]	; (800a850 <TIM_Base_SetConfig+0x124>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d103      	bne.n	800a82c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	691a      	ldr	r2, [r3, #16]
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2201      	movs	r2, #1
 800a830:	615a      	str	r2, [r3, #20]
}
 800a832:	bf00      	nop
 800a834:	3714      	adds	r7, #20
 800a836:	46bd      	mov	sp, r7
 800a838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83c:	4770      	bx	lr
 800a83e:	bf00      	nop
 800a840:	40010000 	.word	0x40010000
 800a844:	40000400 	.word	0x40000400
 800a848:	40000800 	.word	0x40000800
 800a84c:	40000c00 	.word	0x40000c00
 800a850:	40010400 	.word	0x40010400
 800a854:	40014000 	.word	0x40014000
 800a858:	40014400 	.word	0x40014400
 800a85c:	40014800 	.word	0x40014800
 800a860:	40001800 	.word	0x40001800
 800a864:	40001c00 	.word	0x40001c00
 800a868:	40002000 	.word	0x40002000

0800a86c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a86c:	b480      	push	{r7}
 800a86e:	b087      	sub	sp, #28
 800a870:	af00      	add	r7, sp, #0
 800a872:	60f8      	str	r0, [r7, #12]
 800a874:	60b9      	str	r1, [r7, #8]
 800a876:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	6a1b      	ldr	r3, [r3, #32]
 800a87c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	6a1b      	ldr	r3, [r3, #32]
 800a882:	f023 0201 	bic.w	r2, r3, #1
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	699b      	ldr	r3, [r3, #24]
 800a88e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a896:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	011b      	lsls	r3, r3, #4
 800a89c:	693a      	ldr	r2, [r7, #16]
 800a89e:	4313      	orrs	r3, r2
 800a8a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	f023 030a 	bic.w	r3, r3, #10
 800a8a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a8aa:	697a      	ldr	r2, [r7, #20]
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	4313      	orrs	r3, r2
 800a8b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	693a      	ldr	r2, [r7, #16]
 800a8b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	697a      	ldr	r2, [r7, #20]
 800a8bc:	621a      	str	r2, [r3, #32]
}
 800a8be:	bf00      	nop
 800a8c0:	371c      	adds	r7, #28
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr

0800a8ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a8ca:	b480      	push	{r7}
 800a8cc:	b087      	sub	sp, #28
 800a8ce:	af00      	add	r7, sp, #0
 800a8d0:	60f8      	str	r0, [r7, #12]
 800a8d2:	60b9      	str	r1, [r7, #8]
 800a8d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	6a1b      	ldr	r3, [r3, #32]
 800a8da:	f023 0210 	bic.w	r2, r3, #16
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	699b      	ldr	r3, [r3, #24]
 800a8e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	6a1b      	ldr	r3, [r3, #32]
 800a8ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a8f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	031b      	lsls	r3, r3, #12
 800a8fa:	697a      	ldr	r2, [r7, #20]
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a906:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	011b      	lsls	r3, r3, #4
 800a90c:	693a      	ldr	r2, [r7, #16]
 800a90e:	4313      	orrs	r3, r2
 800a910:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	697a      	ldr	r2, [r7, #20]
 800a916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	693a      	ldr	r2, [r7, #16]
 800a91c:	621a      	str	r2, [r3, #32]
}
 800a91e:	bf00      	nop
 800a920:	371c      	adds	r7, #28
 800a922:	46bd      	mov	sp, r7
 800a924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a928:	4770      	bx	lr

0800a92a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a92a:	b480      	push	{r7}
 800a92c:	b085      	sub	sp, #20
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
 800a932:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	689b      	ldr	r3, [r3, #8]
 800a938:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a940:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a942:	683a      	ldr	r2, [r7, #0]
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	4313      	orrs	r3, r2
 800a948:	f043 0307 	orr.w	r3, r3, #7
 800a94c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	68fa      	ldr	r2, [r7, #12]
 800a952:	609a      	str	r2, [r3, #8]
}
 800a954:	bf00      	nop
 800a956:	3714      	adds	r7, #20
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a960:	b480      	push	{r7}
 800a962:	b087      	sub	sp, #28
 800a964:	af00      	add	r7, sp, #0
 800a966:	60f8      	str	r0, [r7, #12]
 800a968:	60b9      	str	r1, [r7, #8]
 800a96a:	607a      	str	r2, [r7, #4]
 800a96c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	689b      	ldr	r3, [r3, #8]
 800a972:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a974:	697b      	ldr	r3, [r7, #20]
 800a976:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a97a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	021a      	lsls	r2, r3, #8
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	431a      	orrs	r2, r3
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	4313      	orrs	r3, r2
 800a988:	697a      	ldr	r2, [r7, #20]
 800a98a:	4313      	orrs	r3, r2
 800a98c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	697a      	ldr	r2, [r7, #20]
 800a992:	609a      	str	r2, [r3, #8]
}
 800a994:	bf00      	nop
 800a996:	371c      	adds	r7, #28
 800a998:	46bd      	mov	sp, r7
 800a99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99e:	4770      	bx	lr

0800a9a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b085      	sub	sp, #20
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
 800a9a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9b0:	2b01      	cmp	r3, #1
 800a9b2:	d101      	bne.n	800a9b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a9b4:	2302      	movs	r3, #2
 800a9b6:	e05a      	b.n	800aa6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2201      	movs	r2, #1
 800a9bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2202      	movs	r2, #2
 800a9c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	685b      	ldr	r3, [r3, #4]
 800a9ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	689b      	ldr	r3, [r3, #8]
 800a9d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	68fa      	ldr	r2, [r7, #12]
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	68fa      	ldr	r2, [r7, #12]
 800a9f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	4a21      	ldr	r2, [pc, #132]	; (800aa7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d022      	beq.n	800aa42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa04:	d01d      	beq.n	800aa42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	4a1d      	ldr	r2, [pc, #116]	; (800aa80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d018      	beq.n	800aa42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	4a1b      	ldr	r2, [pc, #108]	; (800aa84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800aa16:	4293      	cmp	r3, r2
 800aa18:	d013      	beq.n	800aa42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	4a1a      	ldr	r2, [pc, #104]	; (800aa88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d00e      	beq.n	800aa42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	4a18      	ldr	r2, [pc, #96]	; (800aa8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d009      	beq.n	800aa42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	4a17      	ldr	r2, [pc, #92]	; (800aa90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d004      	beq.n	800aa42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	4a15      	ldr	r2, [pc, #84]	; (800aa94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d10c      	bne.n	800aa5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aa48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	685b      	ldr	r3, [r3, #4]
 800aa4e:	68ba      	ldr	r2, [r7, #8]
 800aa50:	4313      	orrs	r3, r2
 800aa52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	68ba      	ldr	r2, [r7, #8]
 800aa5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2201      	movs	r2, #1
 800aa60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2200      	movs	r2, #0
 800aa68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa6c:	2300      	movs	r3, #0
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3714      	adds	r7, #20
 800aa72:	46bd      	mov	sp, r7
 800aa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa78:	4770      	bx	lr
 800aa7a:	bf00      	nop
 800aa7c:	40010000 	.word	0x40010000
 800aa80:	40000400 	.word	0x40000400
 800aa84:	40000800 	.word	0x40000800
 800aa88:	40000c00 	.word	0x40000c00
 800aa8c:	40010400 	.word	0x40010400
 800aa90:	40014000 	.word	0x40014000
 800aa94:	40001800 	.word	0x40001800

0800aa98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b083      	sub	sp, #12
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aaa0:	bf00      	nop
 800aaa2:	370c      	adds	r7, #12
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaaa:	4770      	bx	lr

0800aaac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b083      	sub	sp, #12
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aab4:	bf00      	nop
 800aab6:	370c      	adds	r7, #12
 800aab8:	46bd      	mov	sp, r7
 800aaba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabe:	4770      	bx	lr

0800aac0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b082      	sub	sp, #8
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d101      	bne.n	800aad2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aace:	2301      	movs	r3, #1
 800aad0:	e03f      	b.n	800ab52 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d106      	bne.n	800aaec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2200      	movs	r2, #0
 800aae2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f7f9 fc78 	bl	80043dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2224      	movs	r2, #36	; 0x24
 800aaf0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	68da      	ldr	r2, [r3, #12]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 faf9 	bl	800b0fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	691a      	ldr	r2, [r3, #16]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	695a      	ldr	r2, [r3, #20]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	68da      	ldr	r2, [r3, #12]
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2220      	movs	r2, #32
 800ab44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2220      	movs	r2, #32
 800ab4c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800ab50:	2300      	movs	r3, #0
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3708      	adds	r7, #8
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}

0800ab5a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ab5a:	b480      	push	{r7}
 800ab5c:	b085      	sub	sp, #20
 800ab5e:	af00      	add	r7, sp, #0
 800ab60:	60f8      	str	r0, [r7, #12]
 800ab62:	60b9      	str	r1, [r7, #8]
 800ab64:	4613      	mov	r3, r2
 800ab66:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ab6e:	b2db      	uxtb	r3, r3
 800ab70:	2b20      	cmp	r3, #32
 800ab72:	d130      	bne.n	800abd6 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab74:	68bb      	ldr	r3, [r7, #8]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d002      	beq.n	800ab80 <HAL_UART_Transmit_IT+0x26>
 800ab7a:	88fb      	ldrh	r3, [r7, #6]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d101      	bne.n	800ab84 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800ab80:	2301      	movs	r3, #1
 800ab82:	e029      	b.n	800abd8 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ab8a:	2b01      	cmp	r3, #1
 800ab8c:	d101      	bne.n	800ab92 <HAL_UART_Transmit_IT+0x38>
 800ab8e:	2302      	movs	r3, #2
 800ab90:	e022      	b.n	800abd8 <HAL_UART_Transmit_IT+0x7e>
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	2201      	movs	r2, #1
 800ab96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	68ba      	ldr	r2, [r7, #8]
 800ab9e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	88fa      	ldrh	r2, [r7, #6]
 800aba4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	88fa      	ldrh	r2, [r7, #6]
 800abaa:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	2200      	movs	r2, #0
 800abb0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	2221      	movs	r2, #33	; 0x21
 800abb6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	2200      	movs	r2, #0
 800abbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	68da      	ldr	r2, [r3, #12]
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800abd0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800abd2:	2300      	movs	r3, #0
 800abd4:	e000      	b.n	800abd8 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800abd6:	2302      	movs	r3, #2
  }
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3714      	adds	r7, #20
 800abdc:	46bd      	mov	sp, r7
 800abde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe2:	4770      	bx	lr

0800abe4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800abe4:	b480      	push	{r7}
 800abe6:	b085      	sub	sp, #20
 800abe8:	af00      	add	r7, sp, #0
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	60b9      	str	r1, [r7, #8]
 800abee:	4613      	mov	r3, r2
 800abf0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	2b20      	cmp	r3, #32
 800abfc:	d140      	bne.n	800ac80 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d002      	beq.n	800ac0a <HAL_UART_Receive_IT+0x26>
 800ac04:	88fb      	ldrh	r3, [r7, #6]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d101      	bne.n	800ac0e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	e039      	b.n	800ac82 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	d101      	bne.n	800ac1c <HAL_UART_Receive_IT+0x38>
 800ac18:	2302      	movs	r3, #2
 800ac1a:	e032      	b.n	800ac82 <HAL_UART_Receive_IT+0x9e>
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	68ba      	ldr	r2, [r7, #8]
 800ac28:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	88fa      	ldrh	r2, [r7, #6]
 800ac2e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	88fa      	ldrh	r2, [r7, #6]
 800ac34:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	2222      	movs	r2, #34	; 0x22
 800ac40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	2200      	movs	r2, #0
 800ac48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	68da      	ldr	r2, [r3, #12]
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ac5a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	695a      	ldr	r2, [r3, #20]
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	f042 0201 	orr.w	r2, r2, #1
 800ac6a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	68da      	ldr	r2, [r3, #12]
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f042 0220 	orr.w	r2, r2, #32
 800ac7a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	e000      	b.n	800ac82 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800ac80:	2302      	movs	r3, #2
  }
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	3714      	adds	r7, #20
 800ac86:	46bd      	mov	sp, r7
 800ac88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8c:	4770      	bx	lr
	...

0800ac90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b088      	sub	sp, #32
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	68db      	ldr	r3, [r3, #12]
 800aca6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	695b      	ldr	r3, [r3, #20]
 800acae:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800acb0:	2300      	movs	r3, #0
 800acb2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800acb4:	2300      	movs	r3, #0
 800acb6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800acb8:	69fb      	ldr	r3, [r7, #28]
 800acba:	f003 030f 	and.w	r3, r3, #15
 800acbe:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d10d      	bne.n	800ace2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800acc6:	69fb      	ldr	r3, [r7, #28]
 800acc8:	f003 0320 	and.w	r3, r3, #32
 800accc:	2b00      	cmp	r3, #0
 800acce:	d008      	beq.n	800ace2 <HAL_UART_IRQHandler+0x52>
 800acd0:	69bb      	ldr	r3, [r7, #24]
 800acd2:	f003 0320 	and.w	r3, r3, #32
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d003      	beq.n	800ace2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	f000 f98c 	bl	800aff8 <UART_Receive_IT>
      return;
 800ace0:	e0d1      	b.n	800ae86 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ace2:	693b      	ldr	r3, [r7, #16]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	f000 80b0 	beq.w	800ae4a <HAL_UART_IRQHandler+0x1ba>
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	f003 0301 	and.w	r3, r3, #1
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d105      	bne.n	800ad00 <HAL_UART_IRQHandler+0x70>
 800acf4:	69bb      	ldr	r3, [r7, #24]
 800acf6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	f000 80a5 	beq.w	800ae4a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ad00:	69fb      	ldr	r3, [r7, #28]
 800ad02:	f003 0301 	and.w	r3, r3, #1
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00a      	beq.n	800ad20 <HAL_UART_IRQHandler+0x90>
 800ad0a:	69bb      	ldr	r3, [r7, #24]
 800ad0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d005      	beq.n	800ad20 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad18:	f043 0201 	orr.w	r2, r3, #1
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad20:	69fb      	ldr	r3, [r7, #28]
 800ad22:	f003 0304 	and.w	r3, r3, #4
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d00a      	beq.n	800ad40 <HAL_UART_IRQHandler+0xb0>
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	f003 0301 	and.w	r3, r3, #1
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d005      	beq.n	800ad40 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad38:	f043 0202 	orr.w	r2, r3, #2
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad40:	69fb      	ldr	r3, [r7, #28]
 800ad42:	f003 0302 	and.w	r3, r3, #2
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d00a      	beq.n	800ad60 <HAL_UART_IRQHandler+0xd0>
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	f003 0301 	and.w	r3, r3, #1
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d005      	beq.n	800ad60 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad58:	f043 0204 	orr.w	r2, r3, #4
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800ad60:	69fb      	ldr	r3, [r7, #28]
 800ad62:	f003 0308 	and.w	r3, r3, #8
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d00f      	beq.n	800ad8a <HAL_UART_IRQHandler+0xfa>
 800ad6a:	69bb      	ldr	r3, [r7, #24]
 800ad6c:	f003 0320 	and.w	r3, r3, #32
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d104      	bne.n	800ad7e <HAL_UART_IRQHandler+0xee>
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	f003 0301 	and.w	r3, r3, #1
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d005      	beq.n	800ad8a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad82:	f043 0208 	orr.w	r2, r3, #8
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d078      	beq.n	800ae84 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ad92:	69fb      	ldr	r3, [r7, #28]
 800ad94:	f003 0320 	and.w	r3, r3, #32
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d007      	beq.n	800adac <HAL_UART_IRQHandler+0x11c>
 800ad9c:	69bb      	ldr	r3, [r7, #24]
 800ad9e:	f003 0320 	and.w	r3, r3, #32
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d002      	beq.n	800adac <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f000 f926 	bl	800aff8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	695b      	ldr	r3, [r3, #20]
 800adb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adb6:	2b40      	cmp	r3, #64	; 0x40
 800adb8:	bf0c      	ite	eq
 800adba:	2301      	moveq	r3, #1
 800adbc:	2300      	movne	r3, #0
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adc6:	f003 0308 	and.w	r3, r3, #8
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d102      	bne.n	800add4 <HAL_UART_IRQHandler+0x144>
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d031      	beq.n	800ae38 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f000 f86f 	bl	800aeb8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	695b      	ldr	r3, [r3, #20]
 800ade0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ade4:	2b40      	cmp	r3, #64	; 0x40
 800ade6:	d123      	bne.n	800ae30 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	695a      	ldr	r2, [r3, #20]
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800adf6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d013      	beq.n	800ae28 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae04:	4a21      	ldr	r2, [pc, #132]	; (800ae8c <HAL_UART_IRQHandler+0x1fc>)
 800ae06:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f7fa fde7 	bl	80059e0 <HAL_DMA_Abort_IT>
 800ae12:	4603      	mov	r3, r0
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d016      	beq.n	800ae46 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae1e:	687a      	ldr	r2, [r7, #4]
 800ae20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ae22:	4610      	mov	r0, r2
 800ae24:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae26:	e00e      	b.n	800ae46 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 f83b 	bl	800aea4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae2e:	e00a      	b.n	800ae46 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f000 f837 	bl	800aea4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae36:	e006      	b.n	800ae46 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f000 f833 	bl	800aea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2200      	movs	r2, #0
 800ae42:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800ae44:	e01e      	b.n	800ae84 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae46:	bf00      	nop
    return;
 800ae48:	e01c      	b.n	800ae84 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ae4a:	69fb      	ldr	r3, [r7, #28]
 800ae4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d008      	beq.n	800ae66 <HAL_UART_IRQHandler+0x1d6>
 800ae54:	69bb      	ldr	r3, [r7, #24]
 800ae56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d003      	beq.n	800ae66 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800ae5e:	6878      	ldr	r0, [r7, #4]
 800ae60:	f000 f85c 	bl	800af1c <UART_Transmit_IT>
    return;
 800ae64:	e00f      	b.n	800ae86 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ae66:	69fb      	ldr	r3, [r7, #28]
 800ae68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d00a      	beq.n	800ae86 <HAL_UART_IRQHandler+0x1f6>
 800ae70:	69bb      	ldr	r3, [r7, #24]
 800ae72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d005      	beq.n	800ae86 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 f8a4 	bl	800afc8 <UART_EndTransmit_IT>
    return;
 800ae80:	bf00      	nop
 800ae82:	e000      	b.n	800ae86 <HAL_UART_IRQHandler+0x1f6>
    return;
 800ae84:	bf00      	nop
  }
}
 800ae86:	3720      	adds	r7, #32
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}
 800ae8c:	0800aef5 	.word	0x0800aef5

0800ae90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae90:	b480      	push	{r7}
 800ae92:	b083      	sub	sp, #12
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ae98:	bf00      	nop
 800ae9a:	370c      	adds	r7, #12
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea2:	4770      	bx	lr

0800aea4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aea4:	b480      	push	{r7}
 800aea6:	b083      	sub	sp, #12
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800aeac:	bf00      	nop
 800aeae:	370c      	adds	r7, #12
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb6:	4770      	bx	lr

0800aeb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aeb8:	b480      	push	{r7}
 800aeba:	b083      	sub	sp, #12
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	68da      	ldr	r2, [r3, #12]
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800aece:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	695a      	ldr	r2, [r3, #20]
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f022 0201 	bic.w	r2, r2, #1
 800aede:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2220      	movs	r2, #32
 800aee4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800aee8:	bf00      	nop
 800aeea:	370c      	adds	r7, #12
 800aeec:	46bd      	mov	sp, r7
 800aeee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef2:	4770      	bx	lr

0800aef4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b084      	sub	sp, #16
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af00:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2200      	movs	r2, #0
 800af06:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	2200      	movs	r2, #0
 800af0c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800af0e:	68f8      	ldr	r0, [r7, #12]
 800af10:	f7ff ffc8 	bl	800aea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af14:	bf00      	nop
 800af16:	3710      	adds	r7, #16
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b085      	sub	sp, #20
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800af2a:	b2db      	uxtb	r3, r3
 800af2c:	2b21      	cmp	r3, #33	; 0x21
 800af2e:	d144      	bne.n	800afba <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	689b      	ldr	r3, [r3, #8]
 800af34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af38:	d11a      	bne.n	800af70 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6a1b      	ldr	r3, [r3, #32]
 800af3e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	881b      	ldrh	r3, [r3, #0]
 800af44:	461a      	mov	r2, r3
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af4e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	691b      	ldr	r3, [r3, #16]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d105      	bne.n	800af64 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	6a1b      	ldr	r3, [r3, #32]
 800af5c:	1c9a      	adds	r2, r3, #2
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	621a      	str	r2, [r3, #32]
 800af62:	e00e      	b.n	800af82 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6a1b      	ldr	r3, [r3, #32]
 800af68:	1c5a      	adds	r2, r3, #1
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	621a      	str	r2, [r3, #32]
 800af6e:	e008      	b.n	800af82 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	6a1b      	ldr	r3, [r3, #32]
 800af74:	1c59      	adds	r1, r3, #1
 800af76:	687a      	ldr	r2, [r7, #4]
 800af78:	6211      	str	r1, [r2, #32]
 800af7a:	781a      	ldrb	r2, [r3, #0]
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800af86:	b29b      	uxth	r3, r3
 800af88:	3b01      	subs	r3, #1
 800af8a:	b29b      	uxth	r3, r3
 800af8c:	687a      	ldr	r2, [r7, #4]
 800af8e:	4619      	mov	r1, r3
 800af90:	84d1      	strh	r1, [r2, #38]	; 0x26
 800af92:	2b00      	cmp	r3, #0
 800af94:	d10f      	bne.n	800afb6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	68da      	ldr	r2, [r3, #12]
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800afa4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	68da      	ldr	r2, [r3, #12]
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800afb4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800afb6:	2300      	movs	r3, #0
 800afb8:	e000      	b.n	800afbc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800afba:	2302      	movs	r3, #2
  }
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3714      	adds	r7, #20
 800afc0:	46bd      	mov	sp, r7
 800afc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc6:	4770      	bx	lr

0800afc8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b082      	sub	sp, #8
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	68da      	ldr	r2, [r3, #12]
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800afde:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2220      	movs	r2, #32
 800afe4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f7ff ff51 	bl	800ae90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800afee:	2300      	movs	r3, #0
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	3708      	adds	r7, #8
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bd80      	pop	{r7, pc}

0800aff8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b084      	sub	sp, #16
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b006:	b2db      	uxtb	r3, r3
 800b008:	2b22      	cmp	r3, #34	; 0x22
 800b00a:	d171      	bne.n	800b0f0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	689b      	ldr	r3, [r3, #8]
 800b010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b014:	d123      	bne.n	800b05e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b01a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	691b      	ldr	r3, [r3, #16]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d10e      	bne.n	800b042 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	685b      	ldr	r3, [r3, #4]
 800b02a:	b29b      	uxth	r3, r3
 800b02c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b030:	b29a      	uxth	r2, r3
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b03a:	1c9a      	adds	r2, r3, #2
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	629a      	str	r2, [r3, #40]	; 0x28
 800b040:	e029      	b.n	800b096 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	b29b      	uxth	r3, r3
 800b04a:	b2db      	uxtb	r3, r3
 800b04c:	b29a      	uxth	r2, r3
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b056:	1c5a      	adds	r2, r3, #1
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	629a      	str	r2, [r3, #40]	; 0x28
 800b05c:	e01b      	b.n	800b096 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	691b      	ldr	r3, [r3, #16]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d10a      	bne.n	800b07c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	6858      	ldr	r0, [r3, #4]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b070:	1c59      	adds	r1, r3, #1
 800b072:	687a      	ldr	r2, [r7, #4]
 800b074:	6291      	str	r1, [r2, #40]	; 0x28
 800b076:	b2c2      	uxtb	r2, r0
 800b078:	701a      	strb	r2, [r3, #0]
 800b07a:	e00c      	b.n	800b096 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	685b      	ldr	r3, [r3, #4]
 800b082:	b2da      	uxtb	r2, r3
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b088:	1c58      	adds	r0, r3, #1
 800b08a:	6879      	ldr	r1, [r7, #4]
 800b08c:	6288      	str	r0, [r1, #40]	; 0x28
 800b08e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b092:	b2d2      	uxtb	r2, r2
 800b094:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b09a:	b29b      	uxth	r3, r3
 800b09c:	3b01      	subs	r3, #1
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	687a      	ldr	r2, [r7, #4]
 800b0a2:	4619      	mov	r1, r3
 800b0a4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d120      	bne.n	800b0ec <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	68da      	ldr	r2, [r3, #12]
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f022 0220 	bic.w	r2, r2, #32
 800b0b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	68da      	ldr	r2, [r3, #12]
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b0c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	695a      	ldr	r2, [r3, #20]
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f022 0201 	bic.w	r2, r2, #1
 800b0d8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2220      	movs	r2, #32
 800b0de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f7f8 fb36 	bl	8003754 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	e002      	b.n	800b0f2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	e000      	b.n	800b0f2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800b0f0:	2302      	movs	r3, #2
  }
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	3710      	adds	r7, #16
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}
	...

0800b0fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b100:	b085      	sub	sp, #20
 800b102:	af00      	add	r7, sp, #0
 800b104:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	691b      	ldr	r3, [r3, #16]
 800b10c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	68da      	ldr	r2, [r3, #12]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	430a      	orrs	r2, r1
 800b11a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	689a      	ldr	r2, [r3, #8]
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	691b      	ldr	r3, [r3, #16]
 800b124:	431a      	orrs	r2, r3
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	695b      	ldr	r3, [r3, #20]
 800b12a:	431a      	orrs	r2, r3
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	69db      	ldr	r3, [r3, #28]
 800b130:	4313      	orrs	r3, r2
 800b132:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	68db      	ldr	r3, [r3, #12]
 800b13a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b13e:	f023 030c 	bic.w	r3, r3, #12
 800b142:	687a      	ldr	r2, [r7, #4]
 800b144:	6812      	ldr	r2, [r2, #0]
 800b146:	68f9      	ldr	r1, [r7, #12]
 800b148:	430b      	orrs	r3, r1
 800b14a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	695b      	ldr	r3, [r3, #20]
 800b152:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	699a      	ldr	r2, [r3, #24]
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	430a      	orrs	r2, r1
 800b160:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	69db      	ldr	r3, [r3, #28]
 800b166:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b16a:	f040 818b 	bne.w	800b484 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	4ac1      	ldr	r2, [pc, #772]	; (800b478 <UART_SetConfig+0x37c>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d005      	beq.n	800b184 <UART_SetConfig+0x88>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	4abf      	ldr	r2, [pc, #764]	; (800b47c <UART_SetConfig+0x380>)
 800b17e:	4293      	cmp	r3, r2
 800b180:	f040 80bd 	bne.w	800b2fe <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b184:	f7fe fb2a 	bl	80097dc <HAL_RCC_GetPCLK2Freq>
 800b188:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	461d      	mov	r5, r3
 800b18e:	f04f 0600 	mov.w	r6, #0
 800b192:	46a8      	mov	r8, r5
 800b194:	46b1      	mov	r9, r6
 800b196:	eb18 0308 	adds.w	r3, r8, r8
 800b19a:	eb49 0409 	adc.w	r4, r9, r9
 800b19e:	4698      	mov	r8, r3
 800b1a0:	46a1      	mov	r9, r4
 800b1a2:	eb18 0805 	adds.w	r8, r8, r5
 800b1a6:	eb49 0906 	adc.w	r9, r9, r6
 800b1aa:	f04f 0100 	mov.w	r1, #0
 800b1ae:	f04f 0200 	mov.w	r2, #0
 800b1b2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b1b6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b1ba:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b1be:	4688      	mov	r8, r1
 800b1c0:	4691      	mov	r9, r2
 800b1c2:	eb18 0005 	adds.w	r0, r8, r5
 800b1c6:	eb49 0106 	adc.w	r1, r9, r6
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	685b      	ldr	r3, [r3, #4]
 800b1ce:	461d      	mov	r5, r3
 800b1d0:	f04f 0600 	mov.w	r6, #0
 800b1d4:	196b      	adds	r3, r5, r5
 800b1d6:	eb46 0406 	adc.w	r4, r6, r6
 800b1da:	461a      	mov	r2, r3
 800b1dc:	4623      	mov	r3, r4
 800b1de:	f7f4 fffb 	bl	80001d8 <__aeabi_uldivmod>
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	460c      	mov	r4, r1
 800b1e6:	461a      	mov	r2, r3
 800b1e8:	4ba5      	ldr	r3, [pc, #660]	; (800b480 <UART_SetConfig+0x384>)
 800b1ea:	fba3 2302 	umull	r2, r3, r3, r2
 800b1ee:	095b      	lsrs	r3, r3, #5
 800b1f0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	461d      	mov	r5, r3
 800b1f8:	f04f 0600 	mov.w	r6, #0
 800b1fc:	46a9      	mov	r9, r5
 800b1fe:	46b2      	mov	sl, r6
 800b200:	eb19 0309 	adds.w	r3, r9, r9
 800b204:	eb4a 040a 	adc.w	r4, sl, sl
 800b208:	4699      	mov	r9, r3
 800b20a:	46a2      	mov	sl, r4
 800b20c:	eb19 0905 	adds.w	r9, r9, r5
 800b210:	eb4a 0a06 	adc.w	sl, sl, r6
 800b214:	f04f 0100 	mov.w	r1, #0
 800b218:	f04f 0200 	mov.w	r2, #0
 800b21c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b220:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b224:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b228:	4689      	mov	r9, r1
 800b22a:	4692      	mov	sl, r2
 800b22c:	eb19 0005 	adds.w	r0, r9, r5
 800b230:	eb4a 0106 	adc.w	r1, sl, r6
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	461d      	mov	r5, r3
 800b23a:	f04f 0600 	mov.w	r6, #0
 800b23e:	196b      	adds	r3, r5, r5
 800b240:	eb46 0406 	adc.w	r4, r6, r6
 800b244:	461a      	mov	r2, r3
 800b246:	4623      	mov	r3, r4
 800b248:	f7f4 ffc6 	bl	80001d8 <__aeabi_uldivmod>
 800b24c:	4603      	mov	r3, r0
 800b24e:	460c      	mov	r4, r1
 800b250:	461a      	mov	r2, r3
 800b252:	4b8b      	ldr	r3, [pc, #556]	; (800b480 <UART_SetConfig+0x384>)
 800b254:	fba3 1302 	umull	r1, r3, r3, r2
 800b258:	095b      	lsrs	r3, r3, #5
 800b25a:	2164      	movs	r1, #100	; 0x64
 800b25c:	fb01 f303 	mul.w	r3, r1, r3
 800b260:	1ad3      	subs	r3, r2, r3
 800b262:	00db      	lsls	r3, r3, #3
 800b264:	3332      	adds	r3, #50	; 0x32
 800b266:	4a86      	ldr	r2, [pc, #536]	; (800b480 <UART_SetConfig+0x384>)
 800b268:	fba2 2303 	umull	r2, r3, r2, r3
 800b26c:	095b      	lsrs	r3, r3, #5
 800b26e:	005b      	lsls	r3, r3, #1
 800b270:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b274:	4498      	add	r8, r3
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	461d      	mov	r5, r3
 800b27a:	f04f 0600 	mov.w	r6, #0
 800b27e:	46a9      	mov	r9, r5
 800b280:	46b2      	mov	sl, r6
 800b282:	eb19 0309 	adds.w	r3, r9, r9
 800b286:	eb4a 040a 	adc.w	r4, sl, sl
 800b28a:	4699      	mov	r9, r3
 800b28c:	46a2      	mov	sl, r4
 800b28e:	eb19 0905 	adds.w	r9, r9, r5
 800b292:	eb4a 0a06 	adc.w	sl, sl, r6
 800b296:	f04f 0100 	mov.w	r1, #0
 800b29a:	f04f 0200 	mov.w	r2, #0
 800b29e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b2a2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b2a6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b2aa:	4689      	mov	r9, r1
 800b2ac:	4692      	mov	sl, r2
 800b2ae:	eb19 0005 	adds.w	r0, r9, r5
 800b2b2:	eb4a 0106 	adc.w	r1, sl, r6
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	461d      	mov	r5, r3
 800b2bc:	f04f 0600 	mov.w	r6, #0
 800b2c0:	196b      	adds	r3, r5, r5
 800b2c2:	eb46 0406 	adc.w	r4, r6, r6
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	4623      	mov	r3, r4
 800b2ca:	f7f4 ff85 	bl	80001d8 <__aeabi_uldivmod>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	460c      	mov	r4, r1
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	4b6a      	ldr	r3, [pc, #424]	; (800b480 <UART_SetConfig+0x384>)
 800b2d6:	fba3 1302 	umull	r1, r3, r3, r2
 800b2da:	095b      	lsrs	r3, r3, #5
 800b2dc:	2164      	movs	r1, #100	; 0x64
 800b2de:	fb01 f303 	mul.w	r3, r1, r3
 800b2e2:	1ad3      	subs	r3, r2, r3
 800b2e4:	00db      	lsls	r3, r3, #3
 800b2e6:	3332      	adds	r3, #50	; 0x32
 800b2e8:	4a65      	ldr	r2, [pc, #404]	; (800b480 <UART_SetConfig+0x384>)
 800b2ea:	fba2 2303 	umull	r2, r3, r2, r3
 800b2ee:	095b      	lsrs	r3, r3, #5
 800b2f0:	f003 0207 	and.w	r2, r3, #7
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	4442      	add	r2, r8
 800b2fa:	609a      	str	r2, [r3, #8]
 800b2fc:	e26f      	b.n	800b7de <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b2fe:	f7fe fa59 	bl	80097b4 <HAL_RCC_GetPCLK1Freq>
 800b302:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	461d      	mov	r5, r3
 800b308:	f04f 0600 	mov.w	r6, #0
 800b30c:	46a8      	mov	r8, r5
 800b30e:	46b1      	mov	r9, r6
 800b310:	eb18 0308 	adds.w	r3, r8, r8
 800b314:	eb49 0409 	adc.w	r4, r9, r9
 800b318:	4698      	mov	r8, r3
 800b31a:	46a1      	mov	r9, r4
 800b31c:	eb18 0805 	adds.w	r8, r8, r5
 800b320:	eb49 0906 	adc.w	r9, r9, r6
 800b324:	f04f 0100 	mov.w	r1, #0
 800b328:	f04f 0200 	mov.w	r2, #0
 800b32c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b330:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b334:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b338:	4688      	mov	r8, r1
 800b33a:	4691      	mov	r9, r2
 800b33c:	eb18 0005 	adds.w	r0, r8, r5
 800b340:	eb49 0106 	adc.w	r1, r9, r6
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	685b      	ldr	r3, [r3, #4]
 800b348:	461d      	mov	r5, r3
 800b34a:	f04f 0600 	mov.w	r6, #0
 800b34e:	196b      	adds	r3, r5, r5
 800b350:	eb46 0406 	adc.w	r4, r6, r6
 800b354:	461a      	mov	r2, r3
 800b356:	4623      	mov	r3, r4
 800b358:	f7f4 ff3e 	bl	80001d8 <__aeabi_uldivmod>
 800b35c:	4603      	mov	r3, r0
 800b35e:	460c      	mov	r4, r1
 800b360:	461a      	mov	r2, r3
 800b362:	4b47      	ldr	r3, [pc, #284]	; (800b480 <UART_SetConfig+0x384>)
 800b364:	fba3 2302 	umull	r2, r3, r3, r2
 800b368:	095b      	lsrs	r3, r3, #5
 800b36a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	461d      	mov	r5, r3
 800b372:	f04f 0600 	mov.w	r6, #0
 800b376:	46a9      	mov	r9, r5
 800b378:	46b2      	mov	sl, r6
 800b37a:	eb19 0309 	adds.w	r3, r9, r9
 800b37e:	eb4a 040a 	adc.w	r4, sl, sl
 800b382:	4699      	mov	r9, r3
 800b384:	46a2      	mov	sl, r4
 800b386:	eb19 0905 	adds.w	r9, r9, r5
 800b38a:	eb4a 0a06 	adc.w	sl, sl, r6
 800b38e:	f04f 0100 	mov.w	r1, #0
 800b392:	f04f 0200 	mov.w	r2, #0
 800b396:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b39a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b39e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b3a2:	4689      	mov	r9, r1
 800b3a4:	4692      	mov	sl, r2
 800b3a6:	eb19 0005 	adds.w	r0, r9, r5
 800b3aa:	eb4a 0106 	adc.w	r1, sl, r6
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	685b      	ldr	r3, [r3, #4]
 800b3b2:	461d      	mov	r5, r3
 800b3b4:	f04f 0600 	mov.w	r6, #0
 800b3b8:	196b      	adds	r3, r5, r5
 800b3ba:	eb46 0406 	adc.w	r4, r6, r6
 800b3be:	461a      	mov	r2, r3
 800b3c0:	4623      	mov	r3, r4
 800b3c2:	f7f4 ff09 	bl	80001d8 <__aeabi_uldivmod>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	460c      	mov	r4, r1
 800b3ca:	461a      	mov	r2, r3
 800b3cc:	4b2c      	ldr	r3, [pc, #176]	; (800b480 <UART_SetConfig+0x384>)
 800b3ce:	fba3 1302 	umull	r1, r3, r3, r2
 800b3d2:	095b      	lsrs	r3, r3, #5
 800b3d4:	2164      	movs	r1, #100	; 0x64
 800b3d6:	fb01 f303 	mul.w	r3, r1, r3
 800b3da:	1ad3      	subs	r3, r2, r3
 800b3dc:	00db      	lsls	r3, r3, #3
 800b3de:	3332      	adds	r3, #50	; 0x32
 800b3e0:	4a27      	ldr	r2, [pc, #156]	; (800b480 <UART_SetConfig+0x384>)
 800b3e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b3e6:	095b      	lsrs	r3, r3, #5
 800b3e8:	005b      	lsls	r3, r3, #1
 800b3ea:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b3ee:	4498      	add	r8, r3
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	461d      	mov	r5, r3
 800b3f4:	f04f 0600 	mov.w	r6, #0
 800b3f8:	46a9      	mov	r9, r5
 800b3fa:	46b2      	mov	sl, r6
 800b3fc:	eb19 0309 	adds.w	r3, r9, r9
 800b400:	eb4a 040a 	adc.w	r4, sl, sl
 800b404:	4699      	mov	r9, r3
 800b406:	46a2      	mov	sl, r4
 800b408:	eb19 0905 	adds.w	r9, r9, r5
 800b40c:	eb4a 0a06 	adc.w	sl, sl, r6
 800b410:	f04f 0100 	mov.w	r1, #0
 800b414:	f04f 0200 	mov.w	r2, #0
 800b418:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b41c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b420:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b424:	4689      	mov	r9, r1
 800b426:	4692      	mov	sl, r2
 800b428:	eb19 0005 	adds.w	r0, r9, r5
 800b42c:	eb4a 0106 	adc.w	r1, sl, r6
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	685b      	ldr	r3, [r3, #4]
 800b434:	461d      	mov	r5, r3
 800b436:	f04f 0600 	mov.w	r6, #0
 800b43a:	196b      	adds	r3, r5, r5
 800b43c:	eb46 0406 	adc.w	r4, r6, r6
 800b440:	461a      	mov	r2, r3
 800b442:	4623      	mov	r3, r4
 800b444:	f7f4 fec8 	bl	80001d8 <__aeabi_uldivmod>
 800b448:	4603      	mov	r3, r0
 800b44a:	460c      	mov	r4, r1
 800b44c:	461a      	mov	r2, r3
 800b44e:	4b0c      	ldr	r3, [pc, #48]	; (800b480 <UART_SetConfig+0x384>)
 800b450:	fba3 1302 	umull	r1, r3, r3, r2
 800b454:	095b      	lsrs	r3, r3, #5
 800b456:	2164      	movs	r1, #100	; 0x64
 800b458:	fb01 f303 	mul.w	r3, r1, r3
 800b45c:	1ad3      	subs	r3, r2, r3
 800b45e:	00db      	lsls	r3, r3, #3
 800b460:	3332      	adds	r3, #50	; 0x32
 800b462:	4a07      	ldr	r2, [pc, #28]	; (800b480 <UART_SetConfig+0x384>)
 800b464:	fba2 2303 	umull	r2, r3, r2, r3
 800b468:	095b      	lsrs	r3, r3, #5
 800b46a:	f003 0207 	and.w	r2, r3, #7
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	4442      	add	r2, r8
 800b474:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b476:	e1b2      	b.n	800b7de <UART_SetConfig+0x6e2>
 800b478:	40011000 	.word	0x40011000
 800b47c:	40011400 	.word	0x40011400
 800b480:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	4ad7      	ldr	r2, [pc, #860]	; (800b7e8 <UART_SetConfig+0x6ec>)
 800b48a:	4293      	cmp	r3, r2
 800b48c:	d005      	beq.n	800b49a <UART_SetConfig+0x39e>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	4ad6      	ldr	r2, [pc, #856]	; (800b7ec <UART_SetConfig+0x6f0>)
 800b494:	4293      	cmp	r3, r2
 800b496:	f040 80d1 	bne.w	800b63c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b49a:	f7fe f99f 	bl	80097dc <HAL_RCC_GetPCLK2Freq>
 800b49e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	469a      	mov	sl, r3
 800b4a4:	f04f 0b00 	mov.w	fp, #0
 800b4a8:	46d0      	mov	r8, sl
 800b4aa:	46d9      	mov	r9, fp
 800b4ac:	eb18 0308 	adds.w	r3, r8, r8
 800b4b0:	eb49 0409 	adc.w	r4, r9, r9
 800b4b4:	4698      	mov	r8, r3
 800b4b6:	46a1      	mov	r9, r4
 800b4b8:	eb18 080a 	adds.w	r8, r8, sl
 800b4bc:	eb49 090b 	adc.w	r9, r9, fp
 800b4c0:	f04f 0100 	mov.w	r1, #0
 800b4c4:	f04f 0200 	mov.w	r2, #0
 800b4c8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b4cc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b4d0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b4d4:	4688      	mov	r8, r1
 800b4d6:	4691      	mov	r9, r2
 800b4d8:	eb1a 0508 	adds.w	r5, sl, r8
 800b4dc:	eb4b 0609 	adc.w	r6, fp, r9
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	685b      	ldr	r3, [r3, #4]
 800b4e4:	4619      	mov	r1, r3
 800b4e6:	f04f 0200 	mov.w	r2, #0
 800b4ea:	f04f 0300 	mov.w	r3, #0
 800b4ee:	f04f 0400 	mov.w	r4, #0
 800b4f2:	0094      	lsls	r4, r2, #2
 800b4f4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b4f8:	008b      	lsls	r3, r1, #2
 800b4fa:	461a      	mov	r2, r3
 800b4fc:	4623      	mov	r3, r4
 800b4fe:	4628      	mov	r0, r5
 800b500:	4631      	mov	r1, r6
 800b502:	f7f4 fe69 	bl	80001d8 <__aeabi_uldivmod>
 800b506:	4603      	mov	r3, r0
 800b508:	460c      	mov	r4, r1
 800b50a:	461a      	mov	r2, r3
 800b50c:	4bb8      	ldr	r3, [pc, #736]	; (800b7f0 <UART_SetConfig+0x6f4>)
 800b50e:	fba3 2302 	umull	r2, r3, r3, r2
 800b512:	095b      	lsrs	r3, r3, #5
 800b514:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	469b      	mov	fp, r3
 800b51c:	f04f 0c00 	mov.w	ip, #0
 800b520:	46d9      	mov	r9, fp
 800b522:	46e2      	mov	sl, ip
 800b524:	eb19 0309 	adds.w	r3, r9, r9
 800b528:	eb4a 040a 	adc.w	r4, sl, sl
 800b52c:	4699      	mov	r9, r3
 800b52e:	46a2      	mov	sl, r4
 800b530:	eb19 090b 	adds.w	r9, r9, fp
 800b534:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b538:	f04f 0100 	mov.w	r1, #0
 800b53c:	f04f 0200 	mov.w	r2, #0
 800b540:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b544:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b548:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b54c:	4689      	mov	r9, r1
 800b54e:	4692      	mov	sl, r2
 800b550:	eb1b 0509 	adds.w	r5, fp, r9
 800b554:	eb4c 060a 	adc.w	r6, ip, sl
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	685b      	ldr	r3, [r3, #4]
 800b55c:	4619      	mov	r1, r3
 800b55e:	f04f 0200 	mov.w	r2, #0
 800b562:	f04f 0300 	mov.w	r3, #0
 800b566:	f04f 0400 	mov.w	r4, #0
 800b56a:	0094      	lsls	r4, r2, #2
 800b56c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b570:	008b      	lsls	r3, r1, #2
 800b572:	461a      	mov	r2, r3
 800b574:	4623      	mov	r3, r4
 800b576:	4628      	mov	r0, r5
 800b578:	4631      	mov	r1, r6
 800b57a:	f7f4 fe2d 	bl	80001d8 <__aeabi_uldivmod>
 800b57e:	4603      	mov	r3, r0
 800b580:	460c      	mov	r4, r1
 800b582:	461a      	mov	r2, r3
 800b584:	4b9a      	ldr	r3, [pc, #616]	; (800b7f0 <UART_SetConfig+0x6f4>)
 800b586:	fba3 1302 	umull	r1, r3, r3, r2
 800b58a:	095b      	lsrs	r3, r3, #5
 800b58c:	2164      	movs	r1, #100	; 0x64
 800b58e:	fb01 f303 	mul.w	r3, r1, r3
 800b592:	1ad3      	subs	r3, r2, r3
 800b594:	011b      	lsls	r3, r3, #4
 800b596:	3332      	adds	r3, #50	; 0x32
 800b598:	4a95      	ldr	r2, [pc, #596]	; (800b7f0 <UART_SetConfig+0x6f4>)
 800b59a:	fba2 2303 	umull	r2, r3, r2, r3
 800b59e:	095b      	lsrs	r3, r3, #5
 800b5a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b5a4:	4498      	add	r8, r3
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	469b      	mov	fp, r3
 800b5aa:	f04f 0c00 	mov.w	ip, #0
 800b5ae:	46d9      	mov	r9, fp
 800b5b0:	46e2      	mov	sl, ip
 800b5b2:	eb19 0309 	adds.w	r3, r9, r9
 800b5b6:	eb4a 040a 	adc.w	r4, sl, sl
 800b5ba:	4699      	mov	r9, r3
 800b5bc:	46a2      	mov	sl, r4
 800b5be:	eb19 090b 	adds.w	r9, r9, fp
 800b5c2:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b5c6:	f04f 0100 	mov.w	r1, #0
 800b5ca:	f04f 0200 	mov.w	r2, #0
 800b5ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b5d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b5d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b5da:	4689      	mov	r9, r1
 800b5dc:	4692      	mov	sl, r2
 800b5de:	eb1b 0509 	adds.w	r5, fp, r9
 800b5e2:	eb4c 060a 	adc.w	r6, ip, sl
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	685b      	ldr	r3, [r3, #4]
 800b5ea:	4619      	mov	r1, r3
 800b5ec:	f04f 0200 	mov.w	r2, #0
 800b5f0:	f04f 0300 	mov.w	r3, #0
 800b5f4:	f04f 0400 	mov.w	r4, #0
 800b5f8:	0094      	lsls	r4, r2, #2
 800b5fa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b5fe:	008b      	lsls	r3, r1, #2
 800b600:	461a      	mov	r2, r3
 800b602:	4623      	mov	r3, r4
 800b604:	4628      	mov	r0, r5
 800b606:	4631      	mov	r1, r6
 800b608:	f7f4 fde6 	bl	80001d8 <__aeabi_uldivmod>
 800b60c:	4603      	mov	r3, r0
 800b60e:	460c      	mov	r4, r1
 800b610:	461a      	mov	r2, r3
 800b612:	4b77      	ldr	r3, [pc, #476]	; (800b7f0 <UART_SetConfig+0x6f4>)
 800b614:	fba3 1302 	umull	r1, r3, r3, r2
 800b618:	095b      	lsrs	r3, r3, #5
 800b61a:	2164      	movs	r1, #100	; 0x64
 800b61c:	fb01 f303 	mul.w	r3, r1, r3
 800b620:	1ad3      	subs	r3, r2, r3
 800b622:	011b      	lsls	r3, r3, #4
 800b624:	3332      	adds	r3, #50	; 0x32
 800b626:	4a72      	ldr	r2, [pc, #456]	; (800b7f0 <UART_SetConfig+0x6f4>)
 800b628:	fba2 2303 	umull	r2, r3, r2, r3
 800b62c:	095b      	lsrs	r3, r3, #5
 800b62e:	f003 020f 	and.w	r2, r3, #15
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	4442      	add	r2, r8
 800b638:	609a      	str	r2, [r3, #8]
 800b63a:	e0d0      	b.n	800b7de <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800b63c:	f7fe f8ba 	bl	80097b4 <HAL_RCC_GetPCLK1Freq>
 800b640:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b642:	68bb      	ldr	r3, [r7, #8]
 800b644:	469a      	mov	sl, r3
 800b646:	f04f 0b00 	mov.w	fp, #0
 800b64a:	46d0      	mov	r8, sl
 800b64c:	46d9      	mov	r9, fp
 800b64e:	eb18 0308 	adds.w	r3, r8, r8
 800b652:	eb49 0409 	adc.w	r4, r9, r9
 800b656:	4698      	mov	r8, r3
 800b658:	46a1      	mov	r9, r4
 800b65a:	eb18 080a 	adds.w	r8, r8, sl
 800b65e:	eb49 090b 	adc.w	r9, r9, fp
 800b662:	f04f 0100 	mov.w	r1, #0
 800b666:	f04f 0200 	mov.w	r2, #0
 800b66a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b66e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b672:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b676:	4688      	mov	r8, r1
 800b678:	4691      	mov	r9, r2
 800b67a:	eb1a 0508 	adds.w	r5, sl, r8
 800b67e:	eb4b 0609 	adc.w	r6, fp, r9
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	685b      	ldr	r3, [r3, #4]
 800b686:	4619      	mov	r1, r3
 800b688:	f04f 0200 	mov.w	r2, #0
 800b68c:	f04f 0300 	mov.w	r3, #0
 800b690:	f04f 0400 	mov.w	r4, #0
 800b694:	0094      	lsls	r4, r2, #2
 800b696:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b69a:	008b      	lsls	r3, r1, #2
 800b69c:	461a      	mov	r2, r3
 800b69e:	4623      	mov	r3, r4
 800b6a0:	4628      	mov	r0, r5
 800b6a2:	4631      	mov	r1, r6
 800b6a4:	f7f4 fd98 	bl	80001d8 <__aeabi_uldivmod>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	460c      	mov	r4, r1
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	4b50      	ldr	r3, [pc, #320]	; (800b7f0 <UART_SetConfig+0x6f4>)
 800b6b0:	fba3 2302 	umull	r2, r3, r3, r2
 800b6b4:	095b      	lsrs	r3, r3, #5
 800b6b6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	469b      	mov	fp, r3
 800b6be:	f04f 0c00 	mov.w	ip, #0
 800b6c2:	46d9      	mov	r9, fp
 800b6c4:	46e2      	mov	sl, ip
 800b6c6:	eb19 0309 	adds.w	r3, r9, r9
 800b6ca:	eb4a 040a 	adc.w	r4, sl, sl
 800b6ce:	4699      	mov	r9, r3
 800b6d0:	46a2      	mov	sl, r4
 800b6d2:	eb19 090b 	adds.w	r9, r9, fp
 800b6d6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b6da:	f04f 0100 	mov.w	r1, #0
 800b6de:	f04f 0200 	mov.w	r2, #0
 800b6e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b6e6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b6ea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b6ee:	4689      	mov	r9, r1
 800b6f0:	4692      	mov	sl, r2
 800b6f2:	eb1b 0509 	adds.w	r5, fp, r9
 800b6f6:	eb4c 060a 	adc.w	r6, ip, sl
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	4619      	mov	r1, r3
 800b700:	f04f 0200 	mov.w	r2, #0
 800b704:	f04f 0300 	mov.w	r3, #0
 800b708:	f04f 0400 	mov.w	r4, #0
 800b70c:	0094      	lsls	r4, r2, #2
 800b70e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b712:	008b      	lsls	r3, r1, #2
 800b714:	461a      	mov	r2, r3
 800b716:	4623      	mov	r3, r4
 800b718:	4628      	mov	r0, r5
 800b71a:	4631      	mov	r1, r6
 800b71c:	f7f4 fd5c 	bl	80001d8 <__aeabi_uldivmod>
 800b720:	4603      	mov	r3, r0
 800b722:	460c      	mov	r4, r1
 800b724:	461a      	mov	r2, r3
 800b726:	4b32      	ldr	r3, [pc, #200]	; (800b7f0 <UART_SetConfig+0x6f4>)
 800b728:	fba3 1302 	umull	r1, r3, r3, r2
 800b72c:	095b      	lsrs	r3, r3, #5
 800b72e:	2164      	movs	r1, #100	; 0x64
 800b730:	fb01 f303 	mul.w	r3, r1, r3
 800b734:	1ad3      	subs	r3, r2, r3
 800b736:	011b      	lsls	r3, r3, #4
 800b738:	3332      	adds	r3, #50	; 0x32
 800b73a:	4a2d      	ldr	r2, [pc, #180]	; (800b7f0 <UART_SetConfig+0x6f4>)
 800b73c:	fba2 2303 	umull	r2, r3, r2, r3
 800b740:	095b      	lsrs	r3, r3, #5
 800b742:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b746:	4498      	add	r8, r3
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	469b      	mov	fp, r3
 800b74c:	f04f 0c00 	mov.w	ip, #0
 800b750:	46d9      	mov	r9, fp
 800b752:	46e2      	mov	sl, ip
 800b754:	eb19 0309 	adds.w	r3, r9, r9
 800b758:	eb4a 040a 	adc.w	r4, sl, sl
 800b75c:	4699      	mov	r9, r3
 800b75e:	46a2      	mov	sl, r4
 800b760:	eb19 090b 	adds.w	r9, r9, fp
 800b764:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b768:	f04f 0100 	mov.w	r1, #0
 800b76c:	f04f 0200 	mov.w	r2, #0
 800b770:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b774:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b778:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b77c:	4689      	mov	r9, r1
 800b77e:	4692      	mov	sl, r2
 800b780:	eb1b 0509 	adds.w	r5, fp, r9
 800b784:	eb4c 060a 	adc.w	r6, ip, sl
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	685b      	ldr	r3, [r3, #4]
 800b78c:	4619      	mov	r1, r3
 800b78e:	f04f 0200 	mov.w	r2, #0
 800b792:	f04f 0300 	mov.w	r3, #0
 800b796:	f04f 0400 	mov.w	r4, #0
 800b79a:	0094      	lsls	r4, r2, #2
 800b79c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b7a0:	008b      	lsls	r3, r1, #2
 800b7a2:	461a      	mov	r2, r3
 800b7a4:	4623      	mov	r3, r4
 800b7a6:	4628      	mov	r0, r5
 800b7a8:	4631      	mov	r1, r6
 800b7aa:	f7f4 fd15 	bl	80001d8 <__aeabi_uldivmod>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	460c      	mov	r4, r1
 800b7b2:	461a      	mov	r2, r3
 800b7b4:	4b0e      	ldr	r3, [pc, #56]	; (800b7f0 <UART_SetConfig+0x6f4>)
 800b7b6:	fba3 1302 	umull	r1, r3, r3, r2
 800b7ba:	095b      	lsrs	r3, r3, #5
 800b7bc:	2164      	movs	r1, #100	; 0x64
 800b7be:	fb01 f303 	mul.w	r3, r1, r3
 800b7c2:	1ad3      	subs	r3, r2, r3
 800b7c4:	011b      	lsls	r3, r3, #4
 800b7c6:	3332      	adds	r3, #50	; 0x32
 800b7c8:	4a09      	ldr	r2, [pc, #36]	; (800b7f0 <UART_SetConfig+0x6f4>)
 800b7ca:	fba2 2303 	umull	r2, r3, r2, r3
 800b7ce:	095b      	lsrs	r3, r3, #5
 800b7d0:	f003 020f 	and.w	r2, r3, #15
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	4442      	add	r2, r8
 800b7da:	609a      	str	r2, [r3, #8]
}
 800b7dc:	e7ff      	b.n	800b7de <UART_SetConfig+0x6e2>
 800b7de:	bf00      	nop
 800b7e0:	3714      	adds	r7, #20
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7e8:	40011000 	.word	0x40011000
 800b7ec:	40011400 	.word	0x40011400
 800b7f0:	51eb851f 	.word	0x51eb851f

0800b7f4 <__errno>:
 800b7f4:	4b01      	ldr	r3, [pc, #4]	; (800b7fc <__errno+0x8>)
 800b7f6:	6818      	ldr	r0, [r3, #0]
 800b7f8:	4770      	bx	lr
 800b7fa:	bf00      	nop
 800b7fc:	2000001c 	.word	0x2000001c

0800b800 <__libc_init_array>:
 800b800:	b570      	push	{r4, r5, r6, lr}
 800b802:	4e0d      	ldr	r6, [pc, #52]	; (800b838 <__libc_init_array+0x38>)
 800b804:	4c0d      	ldr	r4, [pc, #52]	; (800b83c <__libc_init_array+0x3c>)
 800b806:	1ba4      	subs	r4, r4, r6
 800b808:	10a4      	asrs	r4, r4, #2
 800b80a:	2500      	movs	r5, #0
 800b80c:	42a5      	cmp	r5, r4
 800b80e:	d109      	bne.n	800b824 <__libc_init_array+0x24>
 800b810:	4e0b      	ldr	r6, [pc, #44]	; (800b840 <__libc_init_array+0x40>)
 800b812:	4c0c      	ldr	r4, [pc, #48]	; (800b844 <__libc_init_array+0x44>)
 800b814:	f000 fc90 	bl	800c138 <_init>
 800b818:	1ba4      	subs	r4, r4, r6
 800b81a:	10a4      	asrs	r4, r4, #2
 800b81c:	2500      	movs	r5, #0
 800b81e:	42a5      	cmp	r5, r4
 800b820:	d105      	bne.n	800b82e <__libc_init_array+0x2e>
 800b822:	bd70      	pop	{r4, r5, r6, pc}
 800b824:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b828:	4798      	blx	r3
 800b82a:	3501      	adds	r5, #1
 800b82c:	e7ee      	b.n	800b80c <__libc_init_array+0xc>
 800b82e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b832:	4798      	blx	r3
 800b834:	3501      	adds	r5, #1
 800b836:	e7f2      	b.n	800b81e <__libc_init_array+0x1e>
 800b838:	0800c218 	.word	0x0800c218
 800b83c:	0800c218 	.word	0x0800c218
 800b840:	0800c218 	.word	0x0800c218
 800b844:	0800c21c 	.word	0x0800c21c

0800b848 <memset>:
 800b848:	4402      	add	r2, r0
 800b84a:	4603      	mov	r3, r0
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d100      	bne.n	800b852 <memset+0xa>
 800b850:	4770      	bx	lr
 800b852:	f803 1b01 	strb.w	r1, [r3], #1
 800b856:	e7f9      	b.n	800b84c <memset+0x4>

0800b858 <_puts_r>:
 800b858:	b570      	push	{r4, r5, r6, lr}
 800b85a:	460e      	mov	r6, r1
 800b85c:	4605      	mov	r5, r0
 800b85e:	b118      	cbz	r0, 800b868 <_puts_r+0x10>
 800b860:	6983      	ldr	r3, [r0, #24]
 800b862:	b90b      	cbnz	r3, 800b868 <_puts_r+0x10>
 800b864:	f000 fa14 	bl	800bc90 <__sinit>
 800b868:	69ab      	ldr	r3, [r5, #24]
 800b86a:	68ac      	ldr	r4, [r5, #8]
 800b86c:	b913      	cbnz	r3, 800b874 <_puts_r+0x1c>
 800b86e:	4628      	mov	r0, r5
 800b870:	f000 fa0e 	bl	800bc90 <__sinit>
 800b874:	4b23      	ldr	r3, [pc, #140]	; (800b904 <_puts_r+0xac>)
 800b876:	429c      	cmp	r4, r3
 800b878:	d117      	bne.n	800b8aa <_puts_r+0x52>
 800b87a:	686c      	ldr	r4, [r5, #4]
 800b87c:	89a3      	ldrh	r3, [r4, #12]
 800b87e:	071b      	lsls	r3, r3, #28
 800b880:	d51d      	bpl.n	800b8be <_puts_r+0x66>
 800b882:	6923      	ldr	r3, [r4, #16]
 800b884:	b1db      	cbz	r3, 800b8be <_puts_r+0x66>
 800b886:	3e01      	subs	r6, #1
 800b888:	68a3      	ldr	r3, [r4, #8]
 800b88a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b88e:	3b01      	subs	r3, #1
 800b890:	60a3      	str	r3, [r4, #8]
 800b892:	b9e9      	cbnz	r1, 800b8d0 <_puts_r+0x78>
 800b894:	2b00      	cmp	r3, #0
 800b896:	da2e      	bge.n	800b8f6 <_puts_r+0x9e>
 800b898:	4622      	mov	r2, r4
 800b89a:	210a      	movs	r1, #10
 800b89c:	4628      	mov	r0, r5
 800b89e:	f000 f847 	bl	800b930 <__swbuf_r>
 800b8a2:	3001      	adds	r0, #1
 800b8a4:	d011      	beq.n	800b8ca <_puts_r+0x72>
 800b8a6:	200a      	movs	r0, #10
 800b8a8:	e011      	b.n	800b8ce <_puts_r+0x76>
 800b8aa:	4b17      	ldr	r3, [pc, #92]	; (800b908 <_puts_r+0xb0>)
 800b8ac:	429c      	cmp	r4, r3
 800b8ae:	d101      	bne.n	800b8b4 <_puts_r+0x5c>
 800b8b0:	68ac      	ldr	r4, [r5, #8]
 800b8b2:	e7e3      	b.n	800b87c <_puts_r+0x24>
 800b8b4:	4b15      	ldr	r3, [pc, #84]	; (800b90c <_puts_r+0xb4>)
 800b8b6:	429c      	cmp	r4, r3
 800b8b8:	bf08      	it	eq
 800b8ba:	68ec      	ldreq	r4, [r5, #12]
 800b8bc:	e7de      	b.n	800b87c <_puts_r+0x24>
 800b8be:	4621      	mov	r1, r4
 800b8c0:	4628      	mov	r0, r5
 800b8c2:	f000 f887 	bl	800b9d4 <__swsetup_r>
 800b8c6:	2800      	cmp	r0, #0
 800b8c8:	d0dd      	beq.n	800b886 <_puts_r+0x2e>
 800b8ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b8ce:	bd70      	pop	{r4, r5, r6, pc}
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	da04      	bge.n	800b8de <_puts_r+0x86>
 800b8d4:	69a2      	ldr	r2, [r4, #24]
 800b8d6:	429a      	cmp	r2, r3
 800b8d8:	dc06      	bgt.n	800b8e8 <_puts_r+0x90>
 800b8da:	290a      	cmp	r1, #10
 800b8dc:	d004      	beq.n	800b8e8 <_puts_r+0x90>
 800b8de:	6823      	ldr	r3, [r4, #0]
 800b8e0:	1c5a      	adds	r2, r3, #1
 800b8e2:	6022      	str	r2, [r4, #0]
 800b8e4:	7019      	strb	r1, [r3, #0]
 800b8e6:	e7cf      	b.n	800b888 <_puts_r+0x30>
 800b8e8:	4622      	mov	r2, r4
 800b8ea:	4628      	mov	r0, r5
 800b8ec:	f000 f820 	bl	800b930 <__swbuf_r>
 800b8f0:	3001      	adds	r0, #1
 800b8f2:	d1c9      	bne.n	800b888 <_puts_r+0x30>
 800b8f4:	e7e9      	b.n	800b8ca <_puts_r+0x72>
 800b8f6:	6823      	ldr	r3, [r4, #0]
 800b8f8:	200a      	movs	r0, #10
 800b8fa:	1c5a      	adds	r2, r3, #1
 800b8fc:	6022      	str	r2, [r4, #0]
 800b8fe:	7018      	strb	r0, [r3, #0]
 800b900:	e7e5      	b.n	800b8ce <_puts_r+0x76>
 800b902:	bf00      	nop
 800b904:	0800c1d0 	.word	0x0800c1d0
 800b908:	0800c1f0 	.word	0x0800c1f0
 800b90c:	0800c1b0 	.word	0x0800c1b0

0800b910 <puts>:
 800b910:	4b02      	ldr	r3, [pc, #8]	; (800b91c <puts+0xc>)
 800b912:	4601      	mov	r1, r0
 800b914:	6818      	ldr	r0, [r3, #0]
 800b916:	f7ff bf9f 	b.w	800b858 <_puts_r>
 800b91a:	bf00      	nop
 800b91c:	2000001c 	.word	0x2000001c

0800b920 <strcpy>:
 800b920:	4603      	mov	r3, r0
 800b922:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b926:	f803 2b01 	strb.w	r2, [r3], #1
 800b92a:	2a00      	cmp	r2, #0
 800b92c:	d1f9      	bne.n	800b922 <strcpy+0x2>
 800b92e:	4770      	bx	lr

0800b930 <__swbuf_r>:
 800b930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b932:	460e      	mov	r6, r1
 800b934:	4614      	mov	r4, r2
 800b936:	4605      	mov	r5, r0
 800b938:	b118      	cbz	r0, 800b942 <__swbuf_r+0x12>
 800b93a:	6983      	ldr	r3, [r0, #24]
 800b93c:	b90b      	cbnz	r3, 800b942 <__swbuf_r+0x12>
 800b93e:	f000 f9a7 	bl	800bc90 <__sinit>
 800b942:	4b21      	ldr	r3, [pc, #132]	; (800b9c8 <__swbuf_r+0x98>)
 800b944:	429c      	cmp	r4, r3
 800b946:	d12a      	bne.n	800b99e <__swbuf_r+0x6e>
 800b948:	686c      	ldr	r4, [r5, #4]
 800b94a:	69a3      	ldr	r3, [r4, #24]
 800b94c:	60a3      	str	r3, [r4, #8]
 800b94e:	89a3      	ldrh	r3, [r4, #12]
 800b950:	071a      	lsls	r2, r3, #28
 800b952:	d52e      	bpl.n	800b9b2 <__swbuf_r+0x82>
 800b954:	6923      	ldr	r3, [r4, #16]
 800b956:	b363      	cbz	r3, 800b9b2 <__swbuf_r+0x82>
 800b958:	6923      	ldr	r3, [r4, #16]
 800b95a:	6820      	ldr	r0, [r4, #0]
 800b95c:	1ac0      	subs	r0, r0, r3
 800b95e:	6963      	ldr	r3, [r4, #20]
 800b960:	b2f6      	uxtb	r6, r6
 800b962:	4283      	cmp	r3, r0
 800b964:	4637      	mov	r7, r6
 800b966:	dc04      	bgt.n	800b972 <__swbuf_r+0x42>
 800b968:	4621      	mov	r1, r4
 800b96a:	4628      	mov	r0, r5
 800b96c:	f000 f926 	bl	800bbbc <_fflush_r>
 800b970:	bb28      	cbnz	r0, 800b9be <__swbuf_r+0x8e>
 800b972:	68a3      	ldr	r3, [r4, #8]
 800b974:	3b01      	subs	r3, #1
 800b976:	60a3      	str	r3, [r4, #8]
 800b978:	6823      	ldr	r3, [r4, #0]
 800b97a:	1c5a      	adds	r2, r3, #1
 800b97c:	6022      	str	r2, [r4, #0]
 800b97e:	701e      	strb	r6, [r3, #0]
 800b980:	6963      	ldr	r3, [r4, #20]
 800b982:	3001      	adds	r0, #1
 800b984:	4283      	cmp	r3, r0
 800b986:	d004      	beq.n	800b992 <__swbuf_r+0x62>
 800b988:	89a3      	ldrh	r3, [r4, #12]
 800b98a:	07db      	lsls	r3, r3, #31
 800b98c:	d519      	bpl.n	800b9c2 <__swbuf_r+0x92>
 800b98e:	2e0a      	cmp	r6, #10
 800b990:	d117      	bne.n	800b9c2 <__swbuf_r+0x92>
 800b992:	4621      	mov	r1, r4
 800b994:	4628      	mov	r0, r5
 800b996:	f000 f911 	bl	800bbbc <_fflush_r>
 800b99a:	b190      	cbz	r0, 800b9c2 <__swbuf_r+0x92>
 800b99c:	e00f      	b.n	800b9be <__swbuf_r+0x8e>
 800b99e:	4b0b      	ldr	r3, [pc, #44]	; (800b9cc <__swbuf_r+0x9c>)
 800b9a0:	429c      	cmp	r4, r3
 800b9a2:	d101      	bne.n	800b9a8 <__swbuf_r+0x78>
 800b9a4:	68ac      	ldr	r4, [r5, #8]
 800b9a6:	e7d0      	b.n	800b94a <__swbuf_r+0x1a>
 800b9a8:	4b09      	ldr	r3, [pc, #36]	; (800b9d0 <__swbuf_r+0xa0>)
 800b9aa:	429c      	cmp	r4, r3
 800b9ac:	bf08      	it	eq
 800b9ae:	68ec      	ldreq	r4, [r5, #12]
 800b9b0:	e7cb      	b.n	800b94a <__swbuf_r+0x1a>
 800b9b2:	4621      	mov	r1, r4
 800b9b4:	4628      	mov	r0, r5
 800b9b6:	f000 f80d 	bl	800b9d4 <__swsetup_r>
 800b9ba:	2800      	cmp	r0, #0
 800b9bc:	d0cc      	beq.n	800b958 <__swbuf_r+0x28>
 800b9be:	f04f 37ff 	mov.w	r7, #4294967295
 800b9c2:	4638      	mov	r0, r7
 800b9c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9c6:	bf00      	nop
 800b9c8:	0800c1d0 	.word	0x0800c1d0
 800b9cc:	0800c1f0 	.word	0x0800c1f0
 800b9d0:	0800c1b0 	.word	0x0800c1b0

0800b9d4 <__swsetup_r>:
 800b9d4:	4b32      	ldr	r3, [pc, #200]	; (800baa0 <__swsetup_r+0xcc>)
 800b9d6:	b570      	push	{r4, r5, r6, lr}
 800b9d8:	681d      	ldr	r5, [r3, #0]
 800b9da:	4606      	mov	r6, r0
 800b9dc:	460c      	mov	r4, r1
 800b9de:	b125      	cbz	r5, 800b9ea <__swsetup_r+0x16>
 800b9e0:	69ab      	ldr	r3, [r5, #24]
 800b9e2:	b913      	cbnz	r3, 800b9ea <__swsetup_r+0x16>
 800b9e4:	4628      	mov	r0, r5
 800b9e6:	f000 f953 	bl	800bc90 <__sinit>
 800b9ea:	4b2e      	ldr	r3, [pc, #184]	; (800baa4 <__swsetup_r+0xd0>)
 800b9ec:	429c      	cmp	r4, r3
 800b9ee:	d10f      	bne.n	800ba10 <__swsetup_r+0x3c>
 800b9f0:	686c      	ldr	r4, [r5, #4]
 800b9f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9f6:	b29a      	uxth	r2, r3
 800b9f8:	0715      	lsls	r5, r2, #28
 800b9fa:	d42c      	bmi.n	800ba56 <__swsetup_r+0x82>
 800b9fc:	06d0      	lsls	r0, r2, #27
 800b9fe:	d411      	bmi.n	800ba24 <__swsetup_r+0x50>
 800ba00:	2209      	movs	r2, #9
 800ba02:	6032      	str	r2, [r6, #0]
 800ba04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba08:	81a3      	strh	r3, [r4, #12]
 800ba0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ba0e:	e03e      	b.n	800ba8e <__swsetup_r+0xba>
 800ba10:	4b25      	ldr	r3, [pc, #148]	; (800baa8 <__swsetup_r+0xd4>)
 800ba12:	429c      	cmp	r4, r3
 800ba14:	d101      	bne.n	800ba1a <__swsetup_r+0x46>
 800ba16:	68ac      	ldr	r4, [r5, #8]
 800ba18:	e7eb      	b.n	800b9f2 <__swsetup_r+0x1e>
 800ba1a:	4b24      	ldr	r3, [pc, #144]	; (800baac <__swsetup_r+0xd8>)
 800ba1c:	429c      	cmp	r4, r3
 800ba1e:	bf08      	it	eq
 800ba20:	68ec      	ldreq	r4, [r5, #12]
 800ba22:	e7e6      	b.n	800b9f2 <__swsetup_r+0x1e>
 800ba24:	0751      	lsls	r1, r2, #29
 800ba26:	d512      	bpl.n	800ba4e <__swsetup_r+0x7a>
 800ba28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba2a:	b141      	cbz	r1, 800ba3e <__swsetup_r+0x6a>
 800ba2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba30:	4299      	cmp	r1, r3
 800ba32:	d002      	beq.n	800ba3a <__swsetup_r+0x66>
 800ba34:	4630      	mov	r0, r6
 800ba36:	f000 fa19 	bl	800be6c <_free_r>
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	6363      	str	r3, [r4, #52]	; 0x34
 800ba3e:	89a3      	ldrh	r3, [r4, #12]
 800ba40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ba44:	81a3      	strh	r3, [r4, #12]
 800ba46:	2300      	movs	r3, #0
 800ba48:	6063      	str	r3, [r4, #4]
 800ba4a:	6923      	ldr	r3, [r4, #16]
 800ba4c:	6023      	str	r3, [r4, #0]
 800ba4e:	89a3      	ldrh	r3, [r4, #12]
 800ba50:	f043 0308 	orr.w	r3, r3, #8
 800ba54:	81a3      	strh	r3, [r4, #12]
 800ba56:	6923      	ldr	r3, [r4, #16]
 800ba58:	b94b      	cbnz	r3, 800ba6e <__swsetup_r+0x9a>
 800ba5a:	89a3      	ldrh	r3, [r4, #12]
 800ba5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ba60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba64:	d003      	beq.n	800ba6e <__swsetup_r+0x9a>
 800ba66:	4621      	mov	r1, r4
 800ba68:	4630      	mov	r0, r6
 800ba6a:	f000 f9bf 	bl	800bdec <__smakebuf_r>
 800ba6e:	89a2      	ldrh	r2, [r4, #12]
 800ba70:	f012 0301 	ands.w	r3, r2, #1
 800ba74:	d00c      	beq.n	800ba90 <__swsetup_r+0xbc>
 800ba76:	2300      	movs	r3, #0
 800ba78:	60a3      	str	r3, [r4, #8]
 800ba7a:	6963      	ldr	r3, [r4, #20]
 800ba7c:	425b      	negs	r3, r3
 800ba7e:	61a3      	str	r3, [r4, #24]
 800ba80:	6923      	ldr	r3, [r4, #16]
 800ba82:	b953      	cbnz	r3, 800ba9a <__swsetup_r+0xc6>
 800ba84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba88:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ba8c:	d1ba      	bne.n	800ba04 <__swsetup_r+0x30>
 800ba8e:	bd70      	pop	{r4, r5, r6, pc}
 800ba90:	0792      	lsls	r2, r2, #30
 800ba92:	bf58      	it	pl
 800ba94:	6963      	ldrpl	r3, [r4, #20]
 800ba96:	60a3      	str	r3, [r4, #8]
 800ba98:	e7f2      	b.n	800ba80 <__swsetup_r+0xac>
 800ba9a:	2000      	movs	r0, #0
 800ba9c:	e7f7      	b.n	800ba8e <__swsetup_r+0xba>
 800ba9e:	bf00      	nop
 800baa0:	2000001c 	.word	0x2000001c
 800baa4:	0800c1d0 	.word	0x0800c1d0
 800baa8:	0800c1f0 	.word	0x0800c1f0
 800baac:	0800c1b0 	.word	0x0800c1b0

0800bab0 <__sflush_r>:
 800bab0:	898a      	ldrh	r2, [r1, #12]
 800bab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bab6:	4605      	mov	r5, r0
 800bab8:	0710      	lsls	r0, r2, #28
 800baba:	460c      	mov	r4, r1
 800babc:	d458      	bmi.n	800bb70 <__sflush_r+0xc0>
 800babe:	684b      	ldr	r3, [r1, #4]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	dc05      	bgt.n	800bad0 <__sflush_r+0x20>
 800bac4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	dc02      	bgt.n	800bad0 <__sflush_r+0x20>
 800baca:	2000      	movs	r0, #0
 800bacc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bad0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bad2:	2e00      	cmp	r6, #0
 800bad4:	d0f9      	beq.n	800baca <__sflush_r+0x1a>
 800bad6:	2300      	movs	r3, #0
 800bad8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800badc:	682f      	ldr	r7, [r5, #0]
 800bade:	6a21      	ldr	r1, [r4, #32]
 800bae0:	602b      	str	r3, [r5, #0]
 800bae2:	d032      	beq.n	800bb4a <__sflush_r+0x9a>
 800bae4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bae6:	89a3      	ldrh	r3, [r4, #12]
 800bae8:	075a      	lsls	r2, r3, #29
 800baea:	d505      	bpl.n	800baf8 <__sflush_r+0x48>
 800baec:	6863      	ldr	r3, [r4, #4]
 800baee:	1ac0      	subs	r0, r0, r3
 800baf0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800baf2:	b10b      	cbz	r3, 800baf8 <__sflush_r+0x48>
 800baf4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800baf6:	1ac0      	subs	r0, r0, r3
 800baf8:	2300      	movs	r3, #0
 800bafa:	4602      	mov	r2, r0
 800bafc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bafe:	6a21      	ldr	r1, [r4, #32]
 800bb00:	4628      	mov	r0, r5
 800bb02:	47b0      	blx	r6
 800bb04:	1c43      	adds	r3, r0, #1
 800bb06:	89a3      	ldrh	r3, [r4, #12]
 800bb08:	d106      	bne.n	800bb18 <__sflush_r+0x68>
 800bb0a:	6829      	ldr	r1, [r5, #0]
 800bb0c:	291d      	cmp	r1, #29
 800bb0e:	d848      	bhi.n	800bba2 <__sflush_r+0xf2>
 800bb10:	4a29      	ldr	r2, [pc, #164]	; (800bbb8 <__sflush_r+0x108>)
 800bb12:	40ca      	lsrs	r2, r1
 800bb14:	07d6      	lsls	r6, r2, #31
 800bb16:	d544      	bpl.n	800bba2 <__sflush_r+0xf2>
 800bb18:	2200      	movs	r2, #0
 800bb1a:	6062      	str	r2, [r4, #4]
 800bb1c:	04d9      	lsls	r1, r3, #19
 800bb1e:	6922      	ldr	r2, [r4, #16]
 800bb20:	6022      	str	r2, [r4, #0]
 800bb22:	d504      	bpl.n	800bb2e <__sflush_r+0x7e>
 800bb24:	1c42      	adds	r2, r0, #1
 800bb26:	d101      	bne.n	800bb2c <__sflush_r+0x7c>
 800bb28:	682b      	ldr	r3, [r5, #0]
 800bb2a:	b903      	cbnz	r3, 800bb2e <__sflush_r+0x7e>
 800bb2c:	6560      	str	r0, [r4, #84]	; 0x54
 800bb2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb30:	602f      	str	r7, [r5, #0]
 800bb32:	2900      	cmp	r1, #0
 800bb34:	d0c9      	beq.n	800baca <__sflush_r+0x1a>
 800bb36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb3a:	4299      	cmp	r1, r3
 800bb3c:	d002      	beq.n	800bb44 <__sflush_r+0x94>
 800bb3e:	4628      	mov	r0, r5
 800bb40:	f000 f994 	bl	800be6c <_free_r>
 800bb44:	2000      	movs	r0, #0
 800bb46:	6360      	str	r0, [r4, #52]	; 0x34
 800bb48:	e7c0      	b.n	800bacc <__sflush_r+0x1c>
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	4628      	mov	r0, r5
 800bb4e:	47b0      	blx	r6
 800bb50:	1c41      	adds	r1, r0, #1
 800bb52:	d1c8      	bne.n	800bae6 <__sflush_r+0x36>
 800bb54:	682b      	ldr	r3, [r5, #0]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d0c5      	beq.n	800bae6 <__sflush_r+0x36>
 800bb5a:	2b1d      	cmp	r3, #29
 800bb5c:	d001      	beq.n	800bb62 <__sflush_r+0xb2>
 800bb5e:	2b16      	cmp	r3, #22
 800bb60:	d101      	bne.n	800bb66 <__sflush_r+0xb6>
 800bb62:	602f      	str	r7, [r5, #0]
 800bb64:	e7b1      	b.n	800baca <__sflush_r+0x1a>
 800bb66:	89a3      	ldrh	r3, [r4, #12]
 800bb68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb6c:	81a3      	strh	r3, [r4, #12]
 800bb6e:	e7ad      	b.n	800bacc <__sflush_r+0x1c>
 800bb70:	690f      	ldr	r7, [r1, #16]
 800bb72:	2f00      	cmp	r7, #0
 800bb74:	d0a9      	beq.n	800baca <__sflush_r+0x1a>
 800bb76:	0793      	lsls	r3, r2, #30
 800bb78:	680e      	ldr	r6, [r1, #0]
 800bb7a:	bf08      	it	eq
 800bb7c:	694b      	ldreq	r3, [r1, #20]
 800bb7e:	600f      	str	r7, [r1, #0]
 800bb80:	bf18      	it	ne
 800bb82:	2300      	movne	r3, #0
 800bb84:	eba6 0807 	sub.w	r8, r6, r7
 800bb88:	608b      	str	r3, [r1, #8]
 800bb8a:	f1b8 0f00 	cmp.w	r8, #0
 800bb8e:	dd9c      	ble.n	800baca <__sflush_r+0x1a>
 800bb90:	4643      	mov	r3, r8
 800bb92:	463a      	mov	r2, r7
 800bb94:	6a21      	ldr	r1, [r4, #32]
 800bb96:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bb98:	4628      	mov	r0, r5
 800bb9a:	47b0      	blx	r6
 800bb9c:	2800      	cmp	r0, #0
 800bb9e:	dc06      	bgt.n	800bbae <__sflush_r+0xfe>
 800bba0:	89a3      	ldrh	r3, [r4, #12]
 800bba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bba6:	81a3      	strh	r3, [r4, #12]
 800bba8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbac:	e78e      	b.n	800bacc <__sflush_r+0x1c>
 800bbae:	4407      	add	r7, r0
 800bbb0:	eba8 0800 	sub.w	r8, r8, r0
 800bbb4:	e7e9      	b.n	800bb8a <__sflush_r+0xda>
 800bbb6:	bf00      	nop
 800bbb8:	20400001 	.word	0x20400001

0800bbbc <_fflush_r>:
 800bbbc:	b538      	push	{r3, r4, r5, lr}
 800bbbe:	690b      	ldr	r3, [r1, #16]
 800bbc0:	4605      	mov	r5, r0
 800bbc2:	460c      	mov	r4, r1
 800bbc4:	b1db      	cbz	r3, 800bbfe <_fflush_r+0x42>
 800bbc6:	b118      	cbz	r0, 800bbd0 <_fflush_r+0x14>
 800bbc8:	6983      	ldr	r3, [r0, #24]
 800bbca:	b90b      	cbnz	r3, 800bbd0 <_fflush_r+0x14>
 800bbcc:	f000 f860 	bl	800bc90 <__sinit>
 800bbd0:	4b0c      	ldr	r3, [pc, #48]	; (800bc04 <_fflush_r+0x48>)
 800bbd2:	429c      	cmp	r4, r3
 800bbd4:	d109      	bne.n	800bbea <_fflush_r+0x2e>
 800bbd6:	686c      	ldr	r4, [r5, #4]
 800bbd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbdc:	b17b      	cbz	r3, 800bbfe <_fflush_r+0x42>
 800bbde:	4621      	mov	r1, r4
 800bbe0:	4628      	mov	r0, r5
 800bbe2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbe6:	f7ff bf63 	b.w	800bab0 <__sflush_r>
 800bbea:	4b07      	ldr	r3, [pc, #28]	; (800bc08 <_fflush_r+0x4c>)
 800bbec:	429c      	cmp	r4, r3
 800bbee:	d101      	bne.n	800bbf4 <_fflush_r+0x38>
 800bbf0:	68ac      	ldr	r4, [r5, #8]
 800bbf2:	e7f1      	b.n	800bbd8 <_fflush_r+0x1c>
 800bbf4:	4b05      	ldr	r3, [pc, #20]	; (800bc0c <_fflush_r+0x50>)
 800bbf6:	429c      	cmp	r4, r3
 800bbf8:	bf08      	it	eq
 800bbfa:	68ec      	ldreq	r4, [r5, #12]
 800bbfc:	e7ec      	b.n	800bbd8 <_fflush_r+0x1c>
 800bbfe:	2000      	movs	r0, #0
 800bc00:	bd38      	pop	{r3, r4, r5, pc}
 800bc02:	bf00      	nop
 800bc04:	0800c1d0 	.word	0x0800c1d0
 800bc08:	0800c1f0 	.word	0x0800c1f0
 800bc0c:	0800c1b0 	.word	0x0800c1b0

0800bc10 <std>:
 800bc10:	2300      	movs	r3, #0
 800bc12:	b510      	push	{r4, lr}
 800bc14:	4604      	mov	r4, r0
 800bc16:	e9c0 3300 	strd	r3, r3, [r0]
 800bc1a:	6083      	str	r3, [r0, #8]
 800bc1c:	8181      	strh	r1, [r0, #12]
 800bc1e:	6643      	str	r3, [r0, #100]	; 0x64
 800bc20:	81c2      	strh	r2, [r0, #14]
 800bc22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc26:	6183      	str	r3, [r0, #24]
 800bc28:	4619      	mov	r1, r3
 800bc2a:	2208      	movs	r2, #8
 800bc2c:	305c      	adds	r0, #92	; 0x5c
 800bc2e:	f7ff fe0b 	bl	800b848 <memset>
 800bc32:	4b05      	ldr	r3, [pc, #20]	; (800bc48 <std+0x38>)
 800bc34:	6263      	str	r3, [r4, #36]	; 0x24
 800bc36:	4b05      	ldr	r3, [pc, #20]	; (800bc4c <std+0x3c>)
 800bc38:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc3a:	4b05      	ldr	r3, [pc, #20]	; (800bc50 <std+0x40>)
 800bc3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc3e:	4b05      	ldr	r3, [pc, #20]	; (800bc54 <std+0x44>)
 800bc40:	6224      	str	r4, [r4, #32]
 800bc42:	6323      	str	r3, [r4, #48]	; 0x30
 800bc44:	bd10      	pop	{r4, pc}
 800bc46:	bf00      	nop
 800bc48:	0800bfdd 	.word	0x0800bfdd
 800bc4c:	0800bfff 	.word	0x0800bfff
 800bc50:	0800c037 	.word	0x0800c037
 800bc54:	0800c05b 	.word	0x0800c05b

0800bc58 <_cleanup_r>:
 800bc58:	4901      	ldr	r1, [pc, #4]	; (800bc60 <_cleanup_r+0x8>)
 800bc5a:	f000 b885 	b.w	800bd68 <_fwalk_reent>
 800bc5e:	bf00      	nop
 800bc60:	0800bbbd 	.word	0x0800bbbd

0800bc64 <__sfmoreglue>:
 800bc64:	b570      	push	{r4, r5, r6, lr}
 800bc66:	1e4a      	subs	r2, r1, #1
 800bc68:	2568      	movs	r5, #104	; 0x68
 800bc6a:	4355      	muls	r5, r2
 800bc6c:	460e      	mov	r6, r1
 800bc6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bc72:	f000 f949 	bl	800bf08 <_malloc_r>
 800bc76:	4604      	mov	r4, r0
 800bc78:	b140      	cbz	r0, 800bc8c <__sfmoreglue+0x28>
 800bc7a:	2100      	movs	r1, #0
 800bc7c:	e9c0 1600 	strd	r1, r6, [r0]
 800bc80:	300c      	adds	r0, #12
 800bc82:	60a0      	str	r0, [r4, #8]
 800bc84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bc88:	f7ff fdde 	bl	800b848 <memset>
 800bc8c:	4620      	mov	r0, r4
 800bc8e:	bd70      	pop	{r4, r5, r6, pc}

0800bc90 <__sinit>:
 800bc90:	6983      	ldr	r3, [r0, #24]
 800bc92:	b510      	push	{r4, lr}
 800bc94:	4604      	mov	r4, r0
 800bc96:	bb33      	cbnz	r3, 800bce6 <__sinit+0x56>
 800bc98:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800bc9c:	6503      	str	r3, [r0, #80]	; 0x50
 800bc9e:	4b12      	ldr	r3, [pc, #72]	; (800bce8 <__sinit+0x58>)
 800bca0:	4a12      	ldr	r2, [pc, #72]	; (800bcec <__sinit+0x5c>)
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	6282      	str	r2, [r0, #40]	; 0x28
 800bca6:	4298      	cmp	r0, r3
 800bca8:	bf04      	itt	eq
 800bcaa:	2301      	moveq	r3, #1
 800bcac:	6183      	streq	r3, [r0, #24]
 800bcae:	f000 f81f 	bl	800bcf0 <__sfp>
 800bcb2:	6060      	str	r0, [r4, #4]
 800bcb4:	4620      	mov	r0, r4
 800bcb6:	f000 f81b 	bl	800bcf0 <__sfp>
 800bcba:	60a0      	str	r0, [r4, #8]
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	f000 f817 	bl	800bcf0 <__sfp>
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	60e0      	str	r0, [r4, #12]
 800bcc6:	2104      	movs	r1, #4
 800bcc8:	6860      	ldr	r0, [r4, #4]
 800bcca:	f7ff ffa1 	bl	800bc10 <std>
 800bcce:	2201      	movs	r2, #1
 800bcd0:	2109      	movs	r1, #9
 800bcd2:	68a0      	ldr	r0, [r4, #8]
 800bcd4:	f7ff ff9c 	bl	800bc10 <std>
 800bcd8:	2202      	movs	r2, #2
 800bcda:	2112      	movs	r1, #18
 800bcdc:	68e0      	ldr	r0, [r4, #12]
 800bcde:	f7ff ff97 	bl	800bc10 <std>
 800bce2:	2301      	movs	r3, #1
 800bce4:	61a3      	str	r3, [r4, #24]
 800bce6:	bd10      	pop	{r4, pc}
 800bce8:	0800c1ac 	.word	0x0800c1ac
 800bcec:	0800bc59 	.word	0x0800bc59

0800bcf0 <__sfp>:
 800bcf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcf2:	4b1b      	ldr	r3, [pc, #108]	; (800bd60 <__sfp+0x70>)
 800bcf4:	681e      	ldr	r6, [r3, #0]
 800bcf6:	69b3      	ldr	r3, [r6, #24]
 800bcf8:	4607      	mov	r7, r0
 800bcfa:	b913      	cbnz	r3, 800bd02 <__sfp+0x12>
 800bcfc:	4630      	mov	r0, r6
 800bcfe:	f7ff ffc7 	bl	800bc90 <__sinit>
 800bd02:	3648      	adds	r6, #72	; 0x48
 800bd04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bd08:	3b01      	subs	r3, #1
 800bd0a:	d503      	bpl.n	800bd14 <__sfp+0x24>
 800bd0c:	6833      	ldr	r3, [r6, #0]
 800bd0e:	b133      	cbz	r3, 800bd1e <__sfp+0x2e>
 800bd10:	6836      	ldr	r6, [r6, #0]
 800bd12:	e7f7      	b.n	800bd04 <__sfp+0x14>
 800bd14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bd18:	b16d      	cbz	r5, 800bd36 <__sfp+0x46>
 800bd1a:	3468      	adds	r4, #104	; 0x68
 800bd1c:	e7f4      	b.n	800bd08 <__sfp+0x18>
 800bd1e:	2104      	movs	r1, #4
 800bd20:	4638      	mov	r0, r7
 800bd22:	f7ff ff9f 	bl	800bc64 <__sfmoreglue>
 800bd26:	6030      	str	r0, [r6, #0]
 800bd28:	2800      	cmp	r0, #0
 800bd2a:	d1f1      	bne.n	800bd10 <__sfp+0x20>
 800bd2c:	230c      	movs	r3, #12
 800bd2e:	603b      	str	r3, [r7, #0]
 800bd30:	4604      	mov	r4, r0
 800bd32:	4620      	mov	r0, r4
 800bd34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd36:	4b0b      	ldr	r3, [pc, #44]	; (800bd64 <__sfp+0x74>)
 800bd38:	6665      	str	r5, [r4, #100]	; 0x64
 800bd3a:	e9c4 5500 	strd	r5, r5, [r4]
 800bd3e:	60a5      	str	r5, [r4, #8]
 800bd40:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800bd44:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800bd48:	2208      	movs	r2, #8
 800bd4a:	4629      	mov	r1, r5
 800bd4c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bd50:	f7ff fd7a 	bl	800b848 <memset>
 800bd54:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bd58:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bd5c:	e7e9      	b.n	800bd32 <__sfp+0x42>
 800bd5e:	bf00      	nop
 800bd60:	0800c1ac 	.word	0x0800c1ac
 800bd64:	ffff0001 	.word	0xffff0001

0800bd68 <_fwalk_reent>:
 800bd68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd6c:	4680      	mov	r8, r0
 800bd6e:	4689      	mov	r9, r1
 800bd70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bd74:	2600      	movs	r6, #0
 800bd76:	b914      	cbnz	r4, 800bd7e <_fwalk_reent+0x16>
 800bd78:	4630      	mov	r0, r6
 800bd7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd7e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800bd82:	3f01      	subs	r7, #1
 800bd84:	d501      	bpl.n	800bd8a <_fwalk_reent+0x22>
 800bd86:	6824      	ldr	r4, [r4, #0]
 800bd88:	e7f5      	b.n	800bd76 <_fwalk_reent+0xe>
 800bd8a:	89ab      	ldrh	r3, [r5, #12]
 800bd8c:	2b01      	cmp	r3, #1
 800bd8e:	d907      	bls.n	800bda0 <_fwalk_reent+0x38>
 800bd90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd94:	3301      	adds	r3, #1
 800bd96:	d003      	beq.n	800bda0 <_fwalk_reent+0x38>
 800bd98:	4629      	mov	r1, r5
 800bd9a:	4640      	mov	r0, r8
 800bd9c:	47c8      	blx	r9
 800bd9e:	4306      	orrs	r6, r0
 800bda0:	3568      	adds	r5, #104	; 0x68
 800bda2:	e7ee      	b.n	800bd82 <_fwalk_reent+0x1a>

0800bda4 <__swhatbuf_r>:
 800bda4:	b570      	push	{r4, r5, r6, lr}
 800bda6:	460e      	mov	r6, r1
 800bda8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdac:	2900      	cmp	r1, #0
 800bdae:	b096      	sub	sp, #88	; 0x58
 800bdb0:	4614      	mov	r4, r2
 800bdb2:	461d      	mov	r5, r3
 800bdb4:	da07      	bge.n	800bdc6 <__swhatbuf_r+0x22>
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	602b      	str	r3, [r5, #0]
 800bdba:	89b3      	ldrh	r3, [r6, #12]
 800bdbc:	061a      	lsls	r2, r3, #24
 800bdbe:	d410      	bmi.n	800bde2 <__swhatbuf_r+0x3e>
 800bdc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bdc4:	e00e      	b.n	800bde4 <__swhatbuf_r+0x40>
 800bdc6:	466a      	mov	r2, sp
 800bdc8:	f000 f96e 	bl	800c0a8 <_fstat_r>
 800bdcc:	2800      	cmp	r0, #0
 800bdce:	dbf2      	blt.n	800bdb6 <__swhatbuf_r+0x12>
 800bdd0:	9a01      	ldr	r2, [sp, #4]
 800bdd2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bdd6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bdda:	425a      	negs	r2, r3
 800bddc:	415a      	adcs	r2, r3
 800bdde:	602a      	str	r2, [r5, #0]
 800bde0:	e7ee      	b.n	800bdc0 <__swhatbuf_r+0x1c>
 800bde2:	2340      	movs	r3, #64	; 0x40
 800bde4:	2000      	movs	r0, #0
 800bde6:	6023      	str	r3, [r4, #0]
 800bde8:	b016      	add	sp, #88	; 0x58
 800bdea:	bd70      	pop	{r4, r5, r6, pc}

0800bdec <__smakebuf_r>:
 800bdec:	898b      	ldrh	r3, [r1, #12]
 800bdee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bdf0:	079d      	lsls	r5, r3, #30
 800bdf2:	4606      	mov	r6, r0
 800bdf4:	460c      	mov	r4, r1
 800bdf6:	d507      	bpl.n	800be08 <__smakebuf_r+0x1c>
 800bdf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bdfc:	6023      	str	r3, [r4, #0]
 800bdfe:	6123      	str	r3, [r4, #16]
 800be00:	2301      	movs	r3, #1
 800be02:	6163      	str	r3, [r4, #20]
 800be04:	b002      	add	sp, #8
 800be06:	bd70      	pop	{r4, r5, r6, pc}
 800be08:	ab01      	add	r3, sp, #4
 800be0a:	466a      	mov	r2, sp
 800be0c:	f7ff ffca 	bl	800bda4 <__swhatbuf_r>
 800be10:	9900      	ldr	r1, [sp, #0]
 800be12:	4605      	mov	r5, r0
 800be14:	4630      	mov	r0, r6
 800be16:	f000 f877 	bl	800bf08 <_malloc_r>
 800be1a:	b948      	cbnz	r0, 800be30 <__smakebuf_r+0x44>
 800be1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be20:	059a      	lsls	r2, r3, #22
 800be22:	d4ef      	bmi.n	800be04 <__smakebuf_r+0x18>
 800be24:	f023 0303 	bic.w	r3, r3, #3
 800be28:	f043 0302 	orr.w	r3, r3, #2
 800be2c:	81a3      	strh	r3, [r4, #12]
 800be2e:	e7e3      	b.n	800bdf8 <__smakebuf_r+0xc>
 800be30:	4b0d      	ldr	r3, [pc, #52]	; (800be68 <__smakebuf_r+0x7c>)
 800be32:	62b3      	str	r3, [r6, #40]	; 0x28
 800be34:	89a3      	ldrh	r3, [r4, #12]
 800be36:	6020      	str	r0, [r4, #0]
 800be38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be3c:	81a3      	strh	r3, [r4, #12]
 800be3e:	9b00      	ldr	r3, [sp, #0]
 800be40:	6163      	str	r3, [r4, #20]
 800be42:	9b01      	ldr	r3, [sp, #4]
 800be44:	6120      	str	r0, [r4, #16]
 800be46:	b15b      	cbz	r3, 800be60 <__smakebuf_r+0x74>
 800be48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be4c:	4630      	mov	r0, r6
 800be4e:	f000 f93d 	bl	800c0cc <_isatty_r>
 800be52:	b128      	cbz	r0, 800be60 <__smakebuf_r+0x74>
 800be54:	89a3      	ldrh	r3, [r4, #12]
 800be56:	f023 0303 	bic.w	r3, r3, #3
 800be5a:	f043 0301 	orr.w	r3, r3, #1
 800be5e:	81a3      	strh	r3, [r4, #12]
 800be60:	89a3      	ldrh	r3, [r4, #12]
 800be62:	431d      	orrs	r5, r3
 800be64:	81a5      	strh	r5, [r4, #12]
 800be66:	e7cd      	b.n	800be04 <__smakebuf_r+0x18>
 800be68:	0800bc59 	.word	0x0800bc59

0800be6c <_free_r>:
 800be6c:	b538      	push	{r3, r4, r5, lr}
 800be6e:	4605      	mov	r5, r0
 800be70:	2900      	cmp	r1, #0
 800be72:	d045      	beq.n	800bf00 <_free_r+0x94>
 800be74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be78:	1f0c      	subs	r4, r1, #4
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	bfb8      	it	lt
 800be7e:	18e4      	addlt	r4, r4, r3
 800be80:	f000 f946 	bl	800c110 <__malloc_lock>
 800be84:	4a1f      	ldr	r2, [pc, #124]	; (800bf04 <_free_r+0x98>)
 800be86:	6813      	ldr	r3, [r2, #0]
 800be88:	4610      	mov	r0, r2
 800be8a:	b933      	cbnz	r3, 800be9a <_free_r+0x2e>
 800be8c:	6063      	str	r3, [r4, #4]
 800be8e:	6014      	str	r4, [r2, #0]
 800be90:	4628      	mov	r0, r5
 800be92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be96:	f000 b93c 	b.w	800c112 <__malloc_unlock>
 800be9a:	42a3      	cmp	r3, r4
 800be9c:	d90c      	bls.n	800beb8 <_free_r+0x4c>
 800be9e:	6821      	ldr	r1, [r4, #0]
 800bea0:	1862      	adds	r2, r4, r1
 800bea2:	4293      	cmp	r3, r2
 800bea4:	bf04      	itt	eq
 800bea6:	681a      	ldreq	r2, [r3, #0]
 800bea8:	685b      	ldreq	r3, [r3, #4]
 800beaa:	6063      	str	r3, [r4, #4]
 800beac:	bf04      	itt	eq
 800beae:	1852      	addeq	r2, r2, r1
 800beb0:	6022      	streq	r2, [r4, #0]
 800beb2:	6004      	str	r4, [r0, #0]
 800beb4:	e7ec      	b.n	800be90 <_free_r+0x24>
 800beb6:	4613      	mov	r3, r2
 800beb8:	685a      	ldr	r2, [r3, #4]
 800beba:	b10a      	cbz	r2, 800bec0 <_free_r+0x54>
 800bebc:	42a2      	cmp	r2, r4
 800bebe:	d9fa      	bls.n	800beb6 <_free_r+0x4a>
 800bec0:	6819      	ldr	r1, [r3, #0]
 800bec2:	1858      	adds	r0, r3, r1
 800bec4:	42a0      	cmp	r0, r4
 800bec6:	d10b      	bne.n	800bee0 <_free_r+0x74>
 800bec8:	6820      	ldr	r0, [r4, #0]
 800beca:	4401      	add	r1, r0
 800becc:	1858      	adds	r0, r3, r1
 800bece:	4282      	cmp	r2, r0
 800bed0:	6019      	str	r1, [r3, #0]
 800bed2:	d1dd      	bne.n	800be90 <_free_r+0x24>
 800bed4:	6810      	ldr	r0, [r2, #0]
 800bed6:	6852      	ldr	r2, [r2, #4]
 800bed8:	605a      	str	r2, [r3, #4]
 800beda:	4401      	add	r1, r0
 800bedc:	6019      	str	r1, [r3, #0]
 800bede:	e7d7      	b.n	800be90 <_free_r+0x24>
 800bee0:	d902      	bls.n	800bee8 <_free_r+0x7c>
 800bee2:	230c      	movs	r3, #12
 800bee4:	602b      	str	r3, [r5, #0]
 800bee6:	e7d3      	b.n	800be90 <_free_r+0x24>
 800bee8:	6820      	ldr	r0, [r4, #0]
 800beea:	1821      	adds	r1, r4, r0
 800beec:	428a      	cmp	r2, r1
 800beee:	bf04      	itt	eq
 800bef0:	6811      	ldreq	r1, [r2, #0]
 800bef2:	6852      	ldreq	r2, [r2, #4]
 800bef4:	6062      	str	r2, [r4, #4]
 800bef6:	bf04      	itt	eq
 800bef8:	1809      	addeq	r1, r1, r0
 800befa:	6021      	streq	r1, [r4, #0]
 800befc:	605c      	str	r4, [r3, #4]
 800befe:	e7c7      	b.n	800be90 <_free_r+0x24>
 800bf00:	bd38      	pop	{r3, r4, r5, pc}
 800bf02:	bf00      	nop
 800bf04:	200002fc 	.word	0x200002fc

0800bf08 <_malloc_r>:
 800bf08:	b570      	push	{r4, r5, r6, lr}
 800bf0a:	1ccd      	adds	r5, r1, #3
 800bf0c:	f025 0503 	bic.w	r5, r5, #3
 800bf10:	3508      	adds	r5, #8
 800bf12:	2d0c      	cmp	r5, #12
 800bf14:	bf38      	it	cc
 800bf16:	250c      	movcc	r5, #12
 800bf18:	2d00      	cmp	r5, #0
 800bf1a:	4606      	mov	r6, r0
 800bf1c:	db01      	blt.n	800bf22 <_malloc_r+0x1a>
 800bf1e:	42a9      	cmp	r1, r5
 800bf20:	d903      	bls.n	800bf2a <_malloc_r+0x22>
 800bf22:	230c      	movs	r3, #12
 800bf24:	6033      	str	r3, [r6, #0]
 800bf26:	2000      	movs	r0, #0
 800bf28:	bd70      	pop	{r4, r5, r6, pc}
 800bf2a:	f000 f8f1 	bl	800c110 <__malloc_lock>
 800bf2e:	4a21      	ldr	r2, [pc, #132]	; (800bfb4 <_malloc_r+0xac>)
 800bf30:	6814      	ldr	r4, [r2, #0]
 800bf32:	4621      	mov	r1, r4
 800bf34:	b991      	cbnz	r1, 800bf5c <_malloc_r+0x54>
 800bf36:	4c20      	ldr	r4, [pc, #128]	; (800bfb8 <_malloc_r+0xb0>)
 800bf38:	6823      	ldr	r3, [r4, #0]
 800bf3a:	b91b      	cbnz	r3, 800bf44 <_malloc_r+0x3c>
 800bf3c:	4630      	mov	r0, r6
 800bf3e:	f000 f83d 	bl	800bfbc <_sbrk_r>
 800bf42:	6020      	str	r0, [r4, #0]
 800bf44:	4629      	mov	r1, r5
 800bf46:	4630      	mov	r0, r6
 800bf48:	f000 f838 	bl	800bfbc <_sbrk_r>
 800bf4c:	1c43      	adds	r3, r0, #1
 800bf4e:	d124      	bne.n	800bf9a <_malloc_r+0x92>
 800bf50:	230c      	movs	r3, #12
 800bf52:	6033      	str	r3, [r6, #0]
 800bf54:	4630      	mov	r0, r6
 800bf56:	f000 f8dc 	bl	800c112 <__malloc_unlock>
 800bf5a:	e7e4      	b.n	800bf26 <_malloc_r+0x1e>
 800bf5c:	680b      	ldr	r3, [r1, #0]
 800bf5e:	1b5b      	subs	r3, r3, r5
 800bf60:	d418      	bmi.n	800bf94 <_malloc_r+0x8c>
 800bf62:	2b0b      	cmp	r3, #11
 800bf64:	d90f      	bls.n	800bf86 <_malloc_r+0x7e>
 800bf66:	600b      	str	r3, [r1, #0]
 800bf68:	50cd      	str	r5, [r1, r3]
 800bf6a:	18cc      	adds	r4, r1, r3
 800bf6c:	4630      	mov	r0, r6
 800bf6e:	f000 f8d0 	bl	800c112 <__malloc_unlock>
 800bf72:	f104 000b 	add.w	r0, r4, #11
 800bf76:	1d23      	adds	r3, r4, #4
 800bf78:	f020 0007 	bic.w	r0, r0, #7
 800bf7c:	1ac3      	subs	r3, r0, r3
 800bf7e:	d0d3      	beq.n	800bf28 <_malloc_r+0x20>
 800bf80:	425a      	negs	r2, r3
 800bf82:	50e2      	str	r2, [r4, r3]
 800bf84:	e7d0      	b.n	800bf28 <_malloc_r+0x20>
 800bf86:	428c      	cmp	r4, r1
 800bf88:	684b      	ldr	r3, [r1, #4]
 800bf8a:	bf16      	itet	ne
 800bf8c:	6063      	strne	r3, [r4, #4]
 800bf8e:	6013      	streq	r3, [r2, #0]
 800bf90:	460c      	movne	r4, r1
 800bf92:	e7eb      	b.n	800bf6c <_malloc_r+0x64>
 800bf94:	460c      	mov	r4, r1
 800bf96:	6849      	ldr	r1, [r1, #4]
 800bf98:	e7cc      	b.n	800bf34 <_malloc_r+0x2c>
 800bf9a:	1cc4      	adds	r4, r0, #3
 800bf9c:	f024 0403 	bic.w	r4, r4, #3
 800bfa0:	42a0      	cmp	r0, r4
 800bfa2:	d005      	beq.n	800bfb0 <_malloc_r+0xa8>
 800bfa4:	1a21      	subs	r1, r4, r0
 800bfa6:	4630      	mov	r0, r6
 800bfa8:	f000 f808 	bl	800bfbc <_sbrk_r>
 800bfac:	3001      	adds	r0, #1
 800bfae:	d0cf      	beq.n	800bf50 <_malloc_r+0x48>
 800bfb0:	6025      	str	r5, [r4, #0]
 800bfb2:	e7db      	b.n	800bf6c <_malloc_r+0x64>
 800bfb4:	200002fc 	.word	0x200002fc
 800bfb8:	20000300 	.word	0x20000300

0800bfbc <_sbrk_r>:
 800bfbc:	b538      	push	{r3, r4, r5, lr}
 800bfbe:	4c06      	ldr	r4, [pc, #24]	; (800bfd8 <_sbrk_r+0x1c>)
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	4605      	mov	r5, r0
 800bfc4:	4608      	mov	r0, r1
 800bfc6:	6023      	str	r3, [r4, #0]
 800bfc8:	f7f8 fb78 	bl	80046bc <_sbrk>
 800bfcc:	1c43      	adds	r3, r0, #1
 800bfce:	d102      	bne.n	800bfd6 <_sbrk_r+0x1a>
 800bfd0:	6823      	ldr	r3, [r4, #0]
 800bfd2:	b103      	cbz	r3, 800bfd6 <_sbrk_r+0x1a>
 800bfd4:	602b      	str	r3, [r5, #0]
 800bfd6:	bd38      	pop	{r3, r4, r5, pc}
 800bfd8:	20000c00 	.word	0x20000c00

0800bfdc <__sread>:
 800bfdc:	b510      	push	{r4, lr}
 800bfde:	460c      	mov	r4, r1
 800bfe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfe4:	f000 f896 	bl	800c114 <_read_r>
 800bfe8:	2800      	cmp	r0, #0
 800bfea:	bfab      	itete	ge
 800bfec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bfee:	89a3      	ldrhlt	r3, [r4, #12]
 800bff0:	181b      	addge	r3, r3, r0
 800bff2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bff6:	bfac      	ite	ge
 800bff8:	6563      	strge	r3, [r4, #84]	; 0x54
 800bffa:	81a3      	strhlt	r3, [r4, #12]
 800bffc:	bd10      	pop	{r4, pc}

0800bffe <__swrite>:
 800bffe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c002:	461f      	mov	r7, r3
 800c004:	898b      	ldrh	r3, [r1, #12]
 800c006:	05db      	lsls	r3, r3, #23
 800c008:	4605      	mov	r5, r0
 800c00a:	460c      	mov	r4, r1
 800c00c:	4616      	mov	r6, r2
 800c00e:	d505      	bpl.n	800c01c <__swrite+0x1e>
 800c010:	2302      	movs	r3, #2
 800c012:	2200      	movs	r2, #0
 800c014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c018:	f000 f868 	bl	800c0ec <_lseek_r>
 800c01c:	89a3      	ldrh	r3, [r4, #12]
 800c01e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c022:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c026:	81a3      	strh	r3, [r4, #12]
 800c028:	4632      	mov	r2, r6
 800c02a:	463b      	mov	r3, r7
 800c02c:	4628      	mov	r0, r5
 800c02e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c032:	f000 b817 	b.w	800c064 <_write_r>

0800c036 <__sseek>:
 800c036:	b510      	push	{r4, lr}
 800c038:	460c      	mov	r4, r1
 800c03a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c03e:	f000 f855 	bl	800c0ec <_lseek_r>
 800c042:	1c43      	adds	r3, r0, #1
 800c044:	89a3      	ldrh	r3, [r4, #12]
 800c046:	bf15      	itete	ne
 800c048:	6560      	strne	r0, [r4, #84]	; 0x54
 800c04a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c04e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c052:	81a3      	strheq	r3, [r4, #12]
 800c054:	bf18      	it	ne
 800c056:	81a3      	strhne	r3, [r4, #12]
 800c058:	bd10      	pop	{r4, pc}

0800c05a <__sclose>:
 800c05a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c05e:	f000 b813 	b.w	800c088 <_close_r>
	...

0800c064 <_write_r>:
 800c064:	b538      	push	{r3, r4, r5, lr}
 800c066:	4c07      	ldr	r4, [pc, #28]	; (800c084 <_write_r+0x20>)
 800c068:	4605      	mov	r5, r0
 800c06a:	4608      	mov	r0, r1
 800c06c:	4611      	mov	r1, r2
 800c06e:	2200      	movs	r2, #0
 800c070:	6022      	str	r2, [r4, #0]
 800c072:	461a      	mov	r2, r3
 800c074:	f7f8 fad1 	bl	800461a <_write>
 800c078:	1c43      	adds	r3, r0, #1
 800c07a:	d102      	bne.n	800c082 <_write_r+0x1e>
 800c07c:	6823      	ldr	r3, [r4, #0]
 800c07e:	b103      	cbz	r3, 800c082 <_write_r+0x1e>
 800c080:	602b      	str	r3, [r5, #0]
 800c082:	bd38      	pop	{r3, r4, r5, pc}
 800c084:	20000c00 	.word	0x20000c00

0800c088 <_close_r>:
 800c088:	b538      	push	{r3, r4, r5, lr}
 800c08a:	4c06      	ldr	r4, [pc, #24]	; (800c0a4 <_close_r+0x1c>)
 800c08c:	2300      	movs	r3, #0
 800c08e:	4605      	mov	r5, r0
 800c090:	4608      	mov	r0, r1
 800c092:	6023      	str	r3, [r4, #0]
 800c094:	f7f8 fadd 	bl	8004652 <_close>
 800c098:	1c43      	adds	r3, r0, #1
 800c09a:	d102      	bne.n	800c0a2 <_close_r+0x1a>
 800c09c:	6823      	ldr	r3, [r4, #0]
 800c09e:	b103      	cbz	r3, 800c0a2 <_close_r+0x1a>
 800c0a0:	602b      	str	r3, [r5, #0]
 800c0a2:	bd38      	pop	{r3, r4, r5, pc}
 800c0a4:	20000c00 	.word	0x20000c00

0800c0a8 <_fstat_r>:
 800c0a8:	b538      	push	{r3, r4, r5, lr}
 800c0aa:	4c07      	ldr	r4, [pc, #28]	; (800c0c8 <_fstat_r+0x20>)
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	4605      	mov	r5, r0
 800c0b0:	4608      	mov	r0, r1
 800c0b2:	4611      	mov	r1, r2
 800c0b4:	6023      	str	r3, [r4, #0]
 800c0b6:	f7f8 fad8 	bl	800466a <_fstat>
 800c0ba:	1c43      	adds	r3, r0, #1
 800c0bc:	d102      	bne.n	800c0c4 <_fstat_r+0x1c>
 800c0be:	6823      	ldr	r3, [r4, #0]
 800c0c0:	b103      	cbz	r3, 800c0c4 <_fstat_r+0x1c>
 800c0c2:	602b      	str	r3, [r5, #0]
 800c0c4:	bd38      	pop	{r3, r4, r5, pc}
 800c0c6:	bf00      	nop
 800c0c8:	20000c00 	.word	0x20000c00

0800c0cc <_isatty_r>:
 800c0cc:	b538      	push	{r3, r4, r5, lr}
 800c0ce:	4c06      	ldr	r4, [pc, #24]	; (800c0e8 <_isatty_r+0x1c>)
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	4605      	mov	r5, r0
 800c0d4:	4608      	mov	r0, r1
 800c0d6:	6023      	str	r3, [r4, #0]
 800c0d8:	f7f8 fad7 	bl	800468a <_isatty>
 800c0dc:	1c43      	adds	r3, r0, #1
 800c0de:	d102      	bne.n	800c0e6 <_isatty_r+0x1a>
 800c0e0:	6823      	ldr	r3, [r4, #0]
 800c0e2:	b103      	cbz	r3, 800c0e6 <_isatty_r+0x1a>
 800c0e4:	602b      	str	r3, [r5, #0]
 800c0e6:	bd38      	pop	{r3, r4, r5, pc}
 800c0e8:	20000c00 	.word	0x20000c00

0800c0ec <_lseek_r>:
 800c0ec:	b538      	push	{r3, r4, r5, lr}
 800c0ee:	4c07      	ldr	r4, [pc, #28]	; (800c10c <_lseek_r+0x20>)
 800c0f0:	4605      	mov	r5, r0
 800c0f2:	4608      	mov	r0, r1
 800c0f4:	4611      	mov	r1, r2
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	6022      	str	r2, [r4, #0]
 800c0fa:	461a      	mov	r2, r3
 800c0fc:	f7f8 fad0 	bl	80046a0 <_lseek>
 800c100:	1c43      	adds	r3, r0, #1
 800c102:	d102      	bne.n	800c10a <_lseek_r+0x1e>
 800c104:	6823      	ldr	r3, [r4, #0]
 800c106:	b103      	cbz	r3, 800c10a <_lseek_r+0x1e>
 800c108:	602b      	str	r3, [r5, #0]
 800c10a:	bd38      	pop	{r3, r4, r5, pc}
 800c10c:	20000c00 	.word	0x20000c00

0800c110 <__malloc_lock>:
 800c110:	4770      	bx	lr

0800c112 <__malloc_unlock>:
 800c112:	4770      	bx	lr

0800c114 <_read_r>:
 800c114:	b538      	push	{r3, r4, r5, lr}
 800c116:	4c07      	ldr	r4, [pc, #28]	; (800c134 <_read_r+0x20>)
 800c118:	4605      	mov	r5, r0
 800c11a:	4608      	mov	r0, r1
 800c11c:	4611      	mov	r1, r2
 800c11e:	2200      	movs	r2, #0
 800c120:	6022      	str	r2, [r4, #0]
 800c122:	461a      	mov	r2, r3
 800c124:	f7f8 fa5c 	bl	80045e0 <_read>
 800c128:	1c43      	adds	r3, r0, #1
 800c12a:	d102      	bne.n	800c132 <_read_r+0x1e>
 800c12c:	6823      	ldr	r3, [r4, #0]
 800c12e:	b103      	cbz	r3, 800c132 <_read_r+0x1e>
 800c130:	602b      	str	r3, [r5, #0]
 800c132:	bd38      	pop	{r3, r4, r5, pc}
 800c134:	20000c00 	.word	0x20000c00

0800c138 <_init>:
 800c138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c13a:	bf00      	nop
 800c13c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c13e:	bc08      	pop	{r3}
 800c140:	469e      	mov	lr, r3
 800c142:	4770      	bx	lr

0800c144 <_fini>:
 800c144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c146:	bf00      	nop
 800c148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c14a:	bc08      	pop	{r3}
 800c14c:	469e      	mov	lr, r3
 800c14e:	4770      	bx	lr
