##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1       | Frequency: 45.38 MHz  | Target: 12.00 MHz  | 
Clock: Clock_2       | Frequency: 92.92 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        83333.3          61296       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        83333.3          72571       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  
C1(0)_PAD  17003         Clock_1:R         
C2(0)_PAD  16047         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
motora(0)_PAD  24856         Clock_2:R         
motorb(0)_PAD  23988         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 45.38 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17808
-------------------------------------   ----- 
End-of-path arrival time (ps)           17808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61296  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      3216   6716  61296  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10066  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2612  12678  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17808  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17808  61296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 92.92 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72571  RISE       1
\pwm:PWMUDB:status_2\/main_1          macrocell9      2302   4592  72571  RISE       1
\pwm:PWMUDB:status_2\/q               macrocell9      3350   7942  72571  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10262  72571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17808
-------------------------------------   ----- 
End-of-path arrival time (ps)           17808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61296  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      3216   6716  61296  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10066  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2612  12678  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17808  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17808  61296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72571  RISE       1
\pwm:PWMUDB:status_2\/main_1          macrocell9      2302   4592  72571  RISE       1
\pwm:PWMUDB:status_2\/q               macrocell9      3350   7942  72571  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10262  72571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17808
-------------------------------------   ----- 
End-of-path arrival time (ps)           17808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61296  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      3216   6716  61296  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10066  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2612  12678  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17808  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17808  61296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61296  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      3216   6716  61296  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10066  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2612  12678  64596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12677
-------------------------------------   ----- 
End-of-path arrival time (ps)           12677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61296  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      3216   6716  61296  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10066  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2611  12677  64596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1251\/main_7
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 66829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12994
-------------------------------------   ----- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q       macrocell27   1250   1250  66829  RISE       1
\enc:Net_1251_split\/main_4  macrocell21   6169   7419  66829  RISE       1
\enc:Net_1251_split\/q       macrocell21   3350  10769  66829  RISE       1
\enc:Net_1251\/main_7        macrocell16   2225  12994  66829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10431
-------------------------------------   ----- 
End-of-path arrival time (ps)           10431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell23         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                                    macrocell23     1250   1250  63542  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2589   3839  63542  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7189  63542  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3242  10431  66842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10422
-------------------------------------   ----- 
End-of-path arrival time (ps)           10422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell23         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                                    macrocell23     1250   1250  63542  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2589   3839  63542  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7189  63542  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3233  10422  66852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15155
-------------------------------------   ----- 
End-of-path arrival time (ps)           15155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61296  RISE       1
\enc:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4679   8179  67678  RISE       1
\enc:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  11529  67678  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    3626  15155  67678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1203\/main_5
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 68592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q     macrocell29   1250   1250  68575  RISE       1
\enc:Net_1203_split\/main_6  macrocell1    4326   5576  68592  RISE       1
\enc:Net_1203_split\/q       macrocell1    3350   8926  68592  RISE       1
\enc:Net_1203\/main_5        macrocell23   2305  11232  68592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell23         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70408p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12425
-------------------------------------   ----- 
End-of-path arrival time (ps)           12425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61987  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61987  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61987  RISE       1
\enc:Cnt16:CounterUDB:status_2\/main_0            macrocell4      3372   6762  70408  RISE       1
\enc:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  10112  70408  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2314  12425  70408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12212
-------------------------------------   ----- 
End-of-path arrival time (ps)           12212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70622  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70622  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70622  RISE       1
\enc:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2302   5932  70622  RISE       1
\enc:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9282  70622  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2930  12212  70622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Net_1275\/main_0
Capture Clock  : \enc:Net_1275\/clock_0
Path slack     : 71115p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61296  RISE       1
\enc:Net_1275\/main_0                             macrocell19     5208   8708  71115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1275\/clock_0                                     macrocell19         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71644p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8179
-------------------------------------   ---- 
End-of-path arrival time (ps)           8179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61296  RISE       1
\enc:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell18     4679   8179  71644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:underflow_reg_i\/clock_0             macrocell18         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                                    macrocell16     1250   1250  68684  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4071   5321  71952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                                    macrocell16     1250   1250  68684  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4039   5289  71984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1251\/main_4
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 72414p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell27   1250   1250  66829  RISE       1
\enc:Net_1251\/main_4   macrocell16   6159   7409  72414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72571  RISE       1
\pwm:PWMUDB:status_2\/main_1          macrocell9      2302   4592  72571  RISE       1
\pwm:PWMUDB:status_2\/q               macrocell9      3350   7942  72571  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10262  72571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwm:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72698p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  72571  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2286   4576  72698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Net_1275\/main_1
Capture Clock  : \enc:Net_1275\/clock_0
Path slack     : 72747p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61987  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61987  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61987  RISE       1
\enc:Net_1275\/main_1                             macrocell19     3687   7077  72747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1275\/clock_0                                     macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72749p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61987  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61987  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61987  RISE       1
\enc:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell17     3685   7075  72749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:overflow_reg_i\/clock_0              macrocell17         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:bQuadDec:Stsreg\/status_0
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 72815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                macrocell16    1250   1250  68684  RISE       1
\enc:Net_530\/main_1            macrocell7     3153   4403  72815  RISE       1
\enc:Net_530\/q                 macrocell7     3350   7753  72815  RISE       1
\enc:bQuadDec:Stsreg\/status_0  statusicell2   2265  10018  72815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:bQuadDec:Stsreg\/status_1
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 72826p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                macrocell16    1250   1250  68684  RISE       1
\enc:Net_611\/main_1            macrocell8     3153   4403  72826  RISE       1
\enc:Net_611\/q                 macrocell8     3350   7753  72826  RISE       1
\enc:bQuadDec:Stsreg\/status_1  statusicell2   2255  10007  72826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \enc:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73002p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70622  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70622  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70622  RISE       1
\enc:Cnt16:CounterUDB:prevCompare\/main_0          macrocell20     3191   6821  73002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:prevCompare\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1251\/main_1
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 73048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6775
-------------------------------------   ---- 
End-of-path arrival time (ps)           6775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q       macrocell26   1250   1250  64456  RISE       1
\enc:Net_1251\/main_1  macrocell16   5525   6775  73048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:runmode_enable\/q
Path End       : \pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwm:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73133p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:runmode_enable\/q        macrocell30     1250   1250  73033  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   2890   4140  73133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1251\/main_2
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 73482p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell24   1250   1250  68433  RISE       1
\enc:Net_1251\/main_2         macrocell16   5091   6341  73482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1251\/main_6
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 73616p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell29   1250   1250  68575  RISE       1
\enc:Net_1251\/main_6     macrocell16   4957   6207  73616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1251\/main_5
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 73659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell28   1250   1250  68075  RISE       1
\enc:Net_1251\/main_5     macrocell16   4914   6164  73659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1203\/main_4
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 73692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell29   1250   1250  68575  RISE       1
\enc:Net_1203\/main_4     macrocell23   4881   6131  73692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:Stsreg\/status_3
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 74006p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8828
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q          macrocell27    1250   1250  66829  RISE       1
\enc:bQuadDec:Stsreg\/status_3  statusicell2   7578   8828  74006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_182/main_1
Capture Clock  : Net_182/clock_0
Path slack     : 74697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  74697  RISE       1
Net_182/main_1                      macrocell35     2616   5126  74697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwm:PWMUDB:prevCompare1\/clock_0
Path slack     : 74707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  74697  RISE       1
\pwm:PWMUDB:prevCompare1\/main_0    macrocell31     2606   5116  74707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:prevCompare1\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwm:PWMUDB:status_0\/main_1
Capture Clock  : \pwm:PWMUDB:status_0\/clock_0
Path slack     : 74707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  74697  RISE       1
\pwm:PWMUDB:status_0\/main_1        macrocell33     2606   5116  74707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_0\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1203\/main_1
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 74708p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell25   1250   1250  69036  RISE       1
\enc:Net_1203\/main_1         macrocell23   3865   5115  74708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell23         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1260\/main_1
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell27   1250   1250  66829  RISE       1
\enc:Net_1260\/main_1   macrocell26   3861   5111  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:state_0\/main_3
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q         macrocell27   1250   1250  66829  RISE       1
\enc:bQuadDec:state_0\/main_3  macrocell29   3861   5111  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1260\/main_2
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell28   1250   1250  68075  RISE       1
\enc:Net_1260\/main_2     macrocell26   3860   5110  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:state_0\/main_4
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q       macrocell28   1250   1250  68075  RISE       1
\enc:bQuadDec:state_0\/main_4  macrocell29   3860   5110  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1251\/main_3
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 74723p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell25   1250   1250  69036  RISE       1
\enc:Net_1251\/main_3         macrocell16   3850   5100  74723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:error\/main_0
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 74724p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q             macrocell26   1250   1250  64456  RISE       1
\enc:bQuadDec:error\/main_0  macrocell27   3850   5100  74724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:state_1\/main_0
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 74724p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q               macrocell26   1250   1250  64456  RISE       1
\enc:bQuadDec:state_1\/main_0  macrocell28   3850   5100  74724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:error\/main_1
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 74726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell24   1250   1250  68433  RISE       1
\enc:bQuadDec:error\/main_1   macrocell27   3847   5097  74726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:state_1\/main_1
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 74726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q   macrocell24   1250   1250  68433  RISE       1
\enc:bQuadDec:state_1\/main_1  macrocell28   3847   5097  74726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74770p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61296  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61296  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4563   8063  74770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:error\/main_2
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 74867p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell25   1250   1250  69036  RISE       1
\enc:bQuadDec:error\/main_2   macrocell27   3706   4956  74867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:state_1\/main_2
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 74867p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q   macrocell25   1250   1250  69036  RISE       1
\enc:bQuadDec:state_1\/main_2  macrocell28   3706   4956  74867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1203\/main_0
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 74878p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell24   1250   1250  68433  RISE       1
\enc:Net_1203\/main_0         macrocell23   3695   4945  74878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:error\/main_5
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q     macrocell29   1250   1250  68575  RISE       1
\enc:bQuadDec:error\/main_5  macrocell27   3533   4783  75040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:state_1\/main_5
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q       macrocell29   1250   1250  68575  RISE       1
\enc:bQuadDec:state_1\/main_5  macrocell28   3533   4783  75040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_1\/q
Path End       : \enc:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_1\/q       macrocell11   1250   1250  75378  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/main_0  macrocell12   3195   4445  75378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Net_1251\/main_0
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 75415p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1251\/q       macrocell16   1250   1250  68684  RISE       1
\enc:Net_1251\/main_0  macrocell16   3158   4408  75415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell16         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1203\/main_3
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 75508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell28   1250   1250  68075  RISE       1
\enc:Net_1203\/main_3     macrocell23   3066   4316  75508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1203\/main_2
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 75511p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell27   1250   1250  66829  RISE       1
\enc:Net_1203\/main_2   macrocell23   3062   4312  75511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell23         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:error\/main_3
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q       macrocell27   1250   1250  66829  RISE       1
\enc:bQuadDec:error\/main_3  macrocell27   2934   4184  75639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:state_1\/main_3
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q         macrocell27   1250   1250  66829  RISE       1
\enc:bQuadDec:state_1\/main_3  macrocell28   2934   4184  75639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:error\/main_4
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q     macrocell28   1250   1250  68075  RISE       1
\enc:bQuadDec:error\/main_4  macrocell27   2934   4184  75640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:state_1\/main_4
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q       macrocell28   1250   1250  68075  RISE       1
\enc:bQuadDec:state_1\/main_4  macrocell28   2934   4184  75640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:runmode_enable\/q
Path End       : Net_172/main_0
Capture Clock  : Net_172/clock_0
Path slack     : 75691p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\pwm:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  73033  RISE       1
Net_172/main_0                 macrocell36   2883   4133  75691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_172/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:runmode_enable\/q
Path End       : Net_182/main_0
Capture Clock  : Net_182/clock_0
Path slack     : 75693p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\pwm:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  73033  RISE       1
Net_182/main_0                 macrocell35   2880   4130  75693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_2\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75705p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_2\/q  macrocell12   1250   1250  75705  RISE       1
\enc:bQuadDec:quad_A_filt\/main_2  macrocell24   2869   4119  75705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75769p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q       macrocell25   1250   1250  69036  RISE       1
\enc:bQuadDec:quad_B_filt\/main_3  macrocell25   2804   4054  75769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:state_0\/main_2
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75772p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q   macrocell25   1250   1250  69036  RISE       1
\enc:bQuadDec:state_0\/main_2  macrocell29   2802   4052  75772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_1\/q
Path End       : \enc:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_1\/q       macrocell14   1250   1250  75773  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/main_0  macrocell15   2801   4051  75773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75781p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q       macrocell24   1250   1250  68433  RISE       1
\enc:bQuadDec:quad_A_filt\/main_3  macrocell24   2792   4042  75781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_1\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75791p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_1\/q  macrocell14   1250   1250  75773  RISE       1
\enc:bQuadDec:quad_B_filt\/main_1  macrocell25   2783   4033  75791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:state_0\/main_1
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75791p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q   macrocell24   1250   1250  68433  RISE       1
\enc:bQuadDec:state_0\/main_1  macrocell29   2782   4032  75791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1260\/main_3
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 75939p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell29   1250   1250  68575  RISE       1
\enc:Net_1260\/main_3     macrocell26   2634   3884  75939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:state_0\/main_5
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75939p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q       macrocell29   1250   1250  68575  RISE       1
\enc:bQuadDec:state_0\/main_5  macrocell29   2634   3884  75939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                              macrocell23   1250   1250  63542  RISE       1
\enc:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell22   2589   3839  75984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:count_stored_i\/clock_0              macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:Stsreg\/status_2
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 76034p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1260\/q                macrocell26    1250   1250  64456  RISE       1
\enc:bQuadDec:Stsreg\/status_2  statusicell2   5549   6799  76034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_0\/q
Path End       : \enc:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76255p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_0\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_0\/q       macrocell10   1250   1250  76255  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/main_0  macrocell11   2319   3569  76255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_0\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76255p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_0\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_0\/q  macrocell10   1250   1250  76255  RISE       1
\enc:bQuadDec:quad_A_filt\/main_0  macrocell24   2319   3569  76255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_1\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_1\/q  macrocell11   1250   1250  75378  RISE       1
\enc:bQuadDec:quad_A_filt\/main_1  macrocell24   2311   3561  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_2\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_2\/q  macrocell15   1250   1250  76267  RISE       1
\enc:bQuadDec:quad_B_filt\/main_2  macrocell25   2306   3556  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1260\/main_0
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 76268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q       macrocell26   1250   1250  64456  RISE       1
\enc:Net_1260\/main_0  macrocell26   2306   3556  76268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:state_0\/main_0
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 76268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q               macrocell26   1250   1250  64456  RISE       1
\enc:bQuadDec:state_0\/main_0  macrocell29   2306   3556  76268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_0\/q
Path End       : \enc:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_0\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_0\/q       macrocell13   1250   1250  76271  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/main_0  macrocell14   2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_0\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_0\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_0\/q  macrocell13   1250   1250  76271  RISE       1
\enc:bQuadDec:quad_B_filt\/main_0  macrocell25   2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:prevCompare2\/q
Path End       : \pwm:PWMUDB:status_1\/main_0
Capture Clock  : \pwm:PWMUDB:status_1\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:prevCompare2\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\pwm:PWMUDB:prevCompare2\/q   macrocell32   1250   1250  76271  RISE       1
\pwm:PWMUDB:status_1\/main_0  macrocell34   2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_1\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  76273  RISE       1
\pwm:PWMUDB:runmode_enable\/main_0      macrocell30    2340   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:prevCompare1\/q
Path End       : \pwm:PWMUDB:status_0\/main_0
Capture Clock  : \pwm:PWMUDB:status_0\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:prevCompare1\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\pwm:PWMUDB:prevCompare1\/q   macrocell31   1250   1250  76279  RISE       1
\pwm:PWMUDB:status_0\/main_0  macrocell33   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_0\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77213p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell26         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1260\/q                             macrocell26    1250   1250  64456  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   4870   6120  77213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:status_0\/q
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_0\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:status_0\/q               macrocell33    1250   1250  79260  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  79260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:status_1\/q
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_1\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:status_1\/q               macrocell34    1250   1250  79262  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

