<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\impl\gwsynthesis\NBLogic.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\Logic.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jul  7 19:34:57 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1153</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>436</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>33</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>88.000</td>
<td>11.364
<td>0.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>n185_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n185_s2/F </td>
</tr>
<tr>
<td>cpuclkO_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cpuclkO_d_s/F </td>
</tr>
<tr>
<td>n178_7</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n178_s2/F </td>
</tr>
<tr>
<td>n215_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n215_s2/F </td>
</tr>
<tr>
<td>n776_7</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n776_s3/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK0_s5/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1_s2/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK2</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK2_s2/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3_s2/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK4_s3/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK5_s2/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK6_s2/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK7_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>11.364(MHz)</td>
<td>131.240(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>n185_6</td>
<td>50.000(MHz)</td>
<td>420.348(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cpuclkO_d</td>
<td>50.000(MHz)</td>
<td>359.706(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n178_7!</h4>
<h4>No timing paths to get frequency of n215_5!</h4>
<h4>No timing paths to get frequency of n776_7!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK0!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK1!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK2!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK3!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK4!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK5!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK6!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK7!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n185_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n185_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpuclkO_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpuclkO_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n178_7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n178_7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n215_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n215_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n776_7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n776_7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.286</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/tmp_s1/CE</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.286</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_31_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.286</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_30_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.937</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_1_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.937</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_2_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.937</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_3_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.937</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_4_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.937</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_5_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.846</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_6_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.846</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_7_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.846</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_8_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.846</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_9_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.846</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_10_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.846</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_11_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.560</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_12_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.165</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.560</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_13_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.165</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.560</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_14_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.165</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.560</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_15_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.165</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.560</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_16_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.165</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.560</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_17_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.165</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.556</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_18_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.161</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.556</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_19_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.161</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.556</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_20_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.161</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.556</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_21_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.161</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.556</td>
<td>cpu_divider_0_s0/Q</td>
<td>NewCpuCLK/count_22_s0/RESET</td>
<td>cpuclkO_d:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>4.000</td>
<td>0.322</td>
<td>5.161</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.655</td>
<td>CLK13/tmp_s1/D</td>
<td>CLK13/tmp_s1/D</td>
<td>n185_6:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.014</td>
<td>0.388</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.655</td>
<td>CLK20/tmp_s1/D</td>
<td>CLK20/tmp_s1/D</td>
<td>n178_7:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.014</td>
<td>0.388</td>
</tr>
<tr>
<td>3</td>
<td>0.312</td>
<td>CLRKBD_s1/Q</td>
<td>COPint_s0/CE</td>
<td>cpuclkO_d:[R]</td>
<td>n185_6:[R]</td>
<td>0.000</td>
<td>-0.214</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>KBcount_2_s0/Q</td>
<td>KBcount_2_s0/D</td>
<td>n185_6:[R]</td>
<td>n185_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>CLK20/count_0_s0/Q</td>
<td>CLK20/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>NBEN_s7/Q</td>
<td>NBEN_s7/D</td>
<td>cpuclkO_d:[R]</td>
<td>cpuclkO_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>KBcount_1_s2/Q</td>
<td>KBcount_1_s2/D</td>
<td>n185_6:[R]</td>
<td>n185_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>NewCpuCLK/tmp_s1/Q</td>
<td>NewCpuCLK/tmp_s1/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>NewCpuCLK/count_0_s0/Q</td>
<td>NewCpuCLK/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>NewCpuCLK/count_2_s0/Q</td>
<td>NewCpuCLK/count_2_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>NewCpuCLK/count_6_s0/Q</td>
<td>NewCpuCLK/count_6_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>NewCpuCLK/count_8_s0/Q</td>
<td>NewCpuCLK/count_8_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>NewCpuCLK/count_12_s0/Q</td>
<td>NewCpuCLK/count_12_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>NewCpuCLK/count_14_s0/Q</td>
<td>NewCpuCLK/count_14_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>NewCpuCLK/count_18_s0/Q</td>
<td>NewCpuCLK/count_18_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>NewCpuCLK/count_20_s0/Q</td>
<td>NewCpuCLK/count_20_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>NewCpuCLK/count_24_s0/Q</td>
<td>NewCpuCLK/count_24_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>NewCpuCLK/count_26_s0/Q</td>
<td>NewCpuCLK/count_26_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>NewCpuCLK/count_30_s0/Q</td>
<td>NewCpuCLK/count_30_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>CLK13/count_2_s0/Q</td>
<td>CLK13/count_2_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>CLK13/count_6_s0/Q</td>
<td>CLK13/count_6_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>CLK13/count_8_s0/Q</td>
<td>CLK13/count_8_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>CLK13/count_12_s0/Q</td>
<td>CLK13/count_12_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>CLK13/count_14_s0/Q</td>
<td>CLK13/count_14_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.550</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s0/PRESET</td>
<td>n215_5:[F]</td>
<td>n178_7:[R]</td>
<td>10.000</td>
<td>0.903</td>
<td>3.474</td>
</tr>
<tr>
<td>2</td>
<td>17.951</td>
<td>CLRCOP_s1/Q</td>
<td>KBint_s0/PRESET</td>
<td>cpuclkO_d:[R]</td>
<td>n185_6:[R]</td>
<td>20.000</td>
<td>-0.344</td>
<td>2.319</td>
</tr>
<tr>
<td>3</td>
<td>19.469</td>
<td>CLRCOP_s1/Q</td>
<td>COPint_s0/PRESET</td>
<td>cpuclkO_d:[R]</td>
<td>n185_6:[R]</td>
<td>20.000</td>
<td>-0.344</td>
<td>0.801</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.313</td>
<td>CLRCOP_s1/Q</td>
<td>COPint_s0/PRESET</td>
<td>cpuclkO_d:[R]</td>
<td>n185_6:[R]</td>
<td>0.000</td>
<td>-0.214</td>
<td>0.572</td>
</tr>
<tr>
<td>2</td>
<td>1.123</td>
<td>CLRKBD_s1/Q</td>
<td>KBint_s0/PRESET</td>
<td>cpuclkO_d:[R]</td>
<td>n185_6:[R]</td>
<td>0.000</td>
<td>-0.214</td>
<td>1.382</td>
</tr>
<tr>
<td>3</td>
<td>12.777</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s0/PRESET</td>
<td>n215_5:[F]</td>
<td>n178_7:[R]</td>
<td>-10.000</td>
<td>0.600</td>
<td>2.222</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.394</td>
<td>8.644</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>n178_7</td>
<td>FRMint_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.544</td>
<td>8.794</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK3</td>
<td>NBMMU/Bankreg3/Q_6_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.544</td>
<td>8.794</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK3</td>
<td>NBMMU/Bankreg3/Q_5_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.544</td>
<td>8.794</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK3</td>
<td>NBMMU/Bankreg3/Q_4_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.544</td>
<td>8.794</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK3</td>
<td>NBMMU/Bankreg3/Q_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.544</td>
<td>8.794</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK3</td>
<td>NBMMU/Bankreg3/Q_2_s1</td>
</tr>
<tr>
<td>7</td>
<td>7.544</td>
<td>8.794</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK3</td>
<td>NBMMU/Bankreg3/Q_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.544</td>
<td>8.794</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK3</td>
<td>NBMMU/Bankreg3/Q_7_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.544</td>
<td>8.794</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK3</td>
<td>NBMMU/Bankreg3/Q_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.623</td>
<td>8.873</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK6</td>
<td>NBMMU/Bankreg6/Q_6_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.655</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/tmp_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>NewCpuCLK/tmp_s1/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/tmp_s1</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>NewCpuCLK/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 49.478%; route: 2.518, 42.742%; tC2Q: 0.458, 7.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.655</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>NewCpuCLK/count_31_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_31_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>NewCpuCLK/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 49.478%; route: 2.518, 42.742%; tC2Q: 0.458, 7.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.655</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>NewCpuCLK/count_30_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_30_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>NewCpuCLK/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 49.478%; route: 2.518, 42.742%; tC2Q: 0.458, 7.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.306</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>NewCpuCLK/count_1_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_1_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>NewCpuCLK/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 52.596%; route: 2.169, 39.134%; tC2Q: 0.458, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.306</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>NewCpuCLK/count_2_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_2_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>NewCpuCLK/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 52.596%; route: 2.169, 39.134%; tC2Q: 0.458, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.306</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>NewCpuCLK/count_3_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_3_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>NewCpuCLK/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 52.596%; route: 2.169, 39.134%; tC2Q: 0.458, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.306</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>NewCpuCLK/count_4_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_4_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>NewCpuCLK/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 52.596%; route: 2.169, 39.134%; tC2Q: 0.458, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.306</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>NewCpuCLK/count_5_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_5_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>NewCpuCLK/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 52.596%; route: 2.169, 39.134%; tC2Q: 0.458, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.215</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>NewCpuCLK/count_6_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_6_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>NewCpuCLK/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 53.472%; route: 2.078, 38.120%; tC2Q: 0.458, 8.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.215</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>NewCpuCLK/count_7_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_7_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>NewCpuCLK/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 53.472%; route: 2.078, 38.120%; tC2Q: 0.458, 8.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.215</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>NewCpuCLK/count_8_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_8_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>NewCpuCLK/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 53.472%; route: 2.078, 38.120%; tC2Q: 0.458, 8.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.215</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>NewCpuCLK/count_9_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_9_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>NewCpuCLK/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 53.472%; route: 2.078, 38.120%; tC2Q: 0.458, 8.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.215</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>NewCpuCLK/count_10_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_10_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>NewCpuCLK/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 53.472%; route: 2.078, 38.120%; tC2Q: 0.458, 8.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>267.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>267.215</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>NewCpuCLK/count_11_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_11_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>NewCpuCLK/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 53.472%; route: 2.078, 38.120%; tC2Q: 0.458, 8.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.929</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>NewCpuCLK/count_12_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_12_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>NewCpuCLK/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.432%; route: 1.792, 34.695%; tC2Q: 0.458, 8.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.929</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>NewCpuCLK/count_13_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_13_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>NewCpuCLK/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.432%; route: 1.792, 34.695%; tC2Q: 0.458, 8.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.929</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>NewCpuCLK/count_14_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_14_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>NewCpuCLK/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.432%; route: 1.792, 34.695%; tC2Q: 0.458, 8.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.929</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>NewCpuCLK/count_15_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_15_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>NewCpuCLK/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.432%; route: 1.792, 34.695%; tC2Q: 0.458, 8.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.929</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>NewCpuCLK/count_16_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_16_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>NewCpuCLK/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.432%; route: 1.792, 34.695%; tC2Q: 0.458, 8.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.929</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>NewCpuCLK/count_17_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_17_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>NewCpuCLK/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.432%; route: 1.792, 34.695%; tC2Q: 0.458, 8.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.925</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>NewCpuCLK/count_18_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_18_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>NewCpuCLK/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.482%; route: 1.788, 34.637%; tC2Q: 0.458, 8.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.925</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>NewCpuCLK/count_19_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_19_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>NewCpuCLK/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.482%; route: 1.788, 34.637%; tC2Q: 0.458, 8.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.925</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>NewCpuCLK/count_20_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_20_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>NewCpuCLK/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.482%; route: 1.788, 34.637%; tC2Q: 0.458, 8.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.925</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>NewCpuCLK/count_21_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_21_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>NewCpuCLK/count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.482%; route: 1.788, 34.637%; tC2Q: 0.458, 8.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>265.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>261.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>cpu_divider_0_s0/CLK</td>
</tr>
<tr>
<td>262.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">cpu_divider_0_s0/Q</td>
</tr>
<tr>
<td>263.195</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>NewCpuCLK/n71_s9/I0</td>
</tr>
<tr>
<td>264.017</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s9/F</td>
</tr>
<tr>
<td>264.023</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>NewCpuCLK/n71_s4/I0</td>
</tr>
<tr>
<td>265.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s4/F</td>
</tr>
<tr>
<td>265.060</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>NewCpuCLK/n71_s0/I3</td>
</tr>
<tr>
<td>266.121</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n71_s0/F</td>
</tr>
<tr>
<td>266.925</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>264.000</td>
<td>264.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>264.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>265.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>NewCpuCLK/count_22_s0/CLK</td>
</tr>
<tr>
<td>265.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NewCpuCLK/count_22_s0</td>
</tr>
<tr>
<td>265.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>NewCpuCLK/count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 56.482%; route: 1.788, 34.637%; tC2Q: 0.458, 8.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>440.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>441.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n185_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>440.000</td>
<td>440.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>440.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n185_6</td>
</tr>
<tr>
<td>440.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td>n185_s2/F</td>
</tr>
<tr>
<td>440.388</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>440.000</td>
<td>440.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>440.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>440.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>441.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>441.044</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td>441.044</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.388, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>440.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>441.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n178_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>440.000</td>
<td>440.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>440.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n178_7</td>
</tr>
<tr>
<td>440.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R2C10[0][A]</td>
<td>n178_s2/F</td>
</tr>
<tr>
<td>440.388</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>440.000</td>
<td>440.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>440.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>440.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>441.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>441.044</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td>441.044</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.388, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRKBD_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n185_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>1.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>CLRKBD_s1/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">CLRKBD_s1/Q</td>
</tr>
<tr>
<td>1.852</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">COPint_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n185_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td>n185_s2/F</td>
</tr>
<tr>
<td>1.495</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>COPint_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s0</td>
</tr>
<tr>
<td>1.540</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>COPint_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.495, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBcount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n185_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n185_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n185_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td>n185_s2/F</td>
</tr>
<tr>
<td>1.495</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>KBcount_2_s0/CLK</td>
</tr>
<tr>
<td>1.828</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">KBcount_2_s0/Q</td>
</tr>
<tr>
<td>1.831</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>n188_s0/I2</td>
</tr>
<tr>
<td>2.203</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n188_s0/F</td>
</tr>
<tr>
<td>2.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">KBcount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n185_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td>n185_s2/F</td>
</tr>
<tr>
<td>1.495</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>KBcount_2_s0/CLK</td>
</tr>
<tr>
<td>1.495</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>KBcount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.495, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.495, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>CLK13/n38_s2/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n38_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>CLK13/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>CLK20/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_0_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>CLK20/n38_s2/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n38_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>CLK20/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>CLK20/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>NBEN_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>NBEN_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>1.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>NBEN_s7/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">NBEN_s7/Q</td>
</tr>
<tr>
<td>1.617</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>n218_s4/I0</td>
</tr>
<tr>
<td>1.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">n218_s4/F</td>
</tr>
<tr>
<td>1.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">NBEN_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>1.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>NBEN_s7/CLK</td>
</tr>
<tr>
<td>1.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>NBEN_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBcount_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n185_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n185_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n185_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td>n185_s2/F</td>
</tr>
<tr>
<td>1.495</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>KBcount_1_s2/CLK</td>
</tr>
<tr>
<td>1.828</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">KBcount_1_s2/Q</td>
</tr>
<tr>
<td>1.832</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>n189_s2/I0</td>
</tr>
<tr>
<td>2.204</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n189_s2/F</td>
</tr>
<tr>
<td>2.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">KBcount_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n185_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td>n185_s2/F</td>
</tr>
<tr>
<td>1.495</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>KBcount_1_s2/CLK</td>
</tr>
<tr>
<td>1.495</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>KBcount_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.495, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.495, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/tmp_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>NewCpuCLK/tmp_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/tmp_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>NewCpuCLK/n73_s2/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n73_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>NewCpuCLK/tmp_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>NewCpuCLK/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>NewCpuCLK/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_0_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>NewCpuCLK/n38_s2/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n38_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>NewCpuCLK/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>NewCpuCLK/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>NewCpuCLK/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_2_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>NewCpuCLK/n36_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n36_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>NewCpuCLK/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>NewCpuCLK/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>NewCpuCLK/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_6_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>NewCpuCLK/n32_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n32_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>NewCpuCLK/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>NewCpuCLK/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>NewCpuCLK/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_8_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>NewCpuCLK/n30_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n30_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>NewCpuCLK/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>NewCpuCLK/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>NewCpuCLK/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_12_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td>NewCpuCLK/n26_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n26_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>NewCpuCLK/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>NewCpuCLK/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>NewCpuCLK/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_14_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td>NewCpuCLK/n24_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n24_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>NewCpuCLK/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>NewCpuCLK/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>NewCpuCLK/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_18_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td>NewCpuCLK/n20_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n20_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>NewCpuCLK/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>NewCpuCLK/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>NewCpuCLK/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_20_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C22[1][A]</td>
<td>NewCpuCLK/n18_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n18_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>NewCpuCLK/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>NewCpuCLK/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>NewCpuCLK/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_24_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td>NewCpuCLK/n14_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n14_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>NewCpuCLK/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>NewCpuCLK/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>NewCpuCLK/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_26_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C23[1][A]</td>
<td>NewCpuCLK/n12_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n12_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>NewCpuCLK/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>NewCpuCLK/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>NewCpuCLK/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NewCpuCLK/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>NewCpuCLK/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_30_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C24[0][A]</td>
<td>NewCpuCLK/n8_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">NewCpuCLK/n8_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">NewCpuCLK/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>NewCpuCLK/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>NewCpuCLK/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>CLK13/n36_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n36_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>CLK13/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>CLK13/n32_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n32_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>CLK13/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>CLK13/n30_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n30_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>CLK13/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C15[0][A]</td>
<td>CLK13/n26_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n26_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>CLK13/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td>CLK13/n24_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n24_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>CLK13/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n215_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n178_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n215_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td>n215_s2/F</td>
</tr>
<tr>
<td>13.426</td>
<td>3.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>13.884</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>14.304</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>n177_s0/I3</td>
</tr>
<tr>
<td>15.126</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">n177_s0/F</td>
</tr>
<tr>
<td>16.900</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">FRMint_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n178_7</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R2C10[0][A]</td>
<td>n178_s2/F</td>
</tr>
<tr>
<td>22.523</td>
<td>2.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>FRMint_s0/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s0</td>
</tr>
<tr>
<td>22.449</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>FRMint_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.903</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.426, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.662%; route: 2.194, 63.144%; tC2Q: 0.458, 13.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.523, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n185_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>2.648</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>n197_s1/I1</td>
</tr>
<tr>
<td>3.747</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">n197_s1/F</td>
</tr>
<tr>
<td>4.083</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">KBint_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n185_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td>n185_s2/F</td>
</tr>
<tr>
<td>22.107</td>
<td>2.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>KBint_s0/CLK</td>
</tr>
<tr>
<td>22.077</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s0</td>
</tr>
<tr>
<td>22.034</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>KBint_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 47.386%; route: 0.762, 32.851%; tC2Q: 0.458, 19.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.107, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n185_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>2.565</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">COPint_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n185_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td>n185_s2/F</td>
</tr>
<tr>
<td>22.107</td>
<td>2.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>COPint_s0/CLK</td>
</tr>
<tr>
<td>22.077</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s0</td>
</tr>
<tr>
<td>22.034</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>COPint_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.764, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.343, 42.811%; tC2Q: 0.458, 57.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.107, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n185_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>1.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">COPint_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n185_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td>n185_s2/F</td>
</tr>
<tr>
<td>1.495</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>COPint_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s0</td>
</tr>
<tr>
<td>1.540</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>COPint_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.495, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRKBD_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclkO_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n185_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclkO_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R13C25[0][B]</td>
<td>cpuclkO_d_s/F</td>
</tr>
<tr>
<td>1.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>CLRKBD_s1/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">CLRKBD_s1/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>n197_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">n197_s1/F</td>
</tr>
<tr>
<td>2.663</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">KBint_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n185_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td>n185_s2/F</td>
</tr>
<tr>
<td>1.495</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>KBint_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s0</td>
</tr>
<tr>
<td>1.540</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>KBint_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 40.241%; route: 0.492, 35.634%; tC2Q: 0.333, 24.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.495, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n215_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n178_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n215_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td>n215_s2/F</td>
</tr>
<tr>
<td>12.378</td>
<td>2.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>12.711</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>12.946</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>n177_s0/I3</td>
</tr>
<tr>
<td>13.502</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">n177_s0/F</td>
</tr>
<tr>
<td>14.600</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">FRMint_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n178_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R2C10[0][A]</td>
<td>n178_s2/F</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>FRMint_s0/CLK</td>
</tr>
<tr>
<td>1.808</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s0</td>
</tr>
<tr>
<td>1.823</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>FRMint_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.600</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.378, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 25.021%; route: 1.333, 59.978%; tC2Q: 0.333, 15.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n178_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>FRMint_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n178_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>n178_s2/F</td>
</tr>
<tr>
<td>13.134</td>
<td>3.134</td>
<td>tNET</td>
<td>FF</td>
<td>FRMint_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n178_7</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>n178_s2/F</td>
</tr>
<tr>
<td>21.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>FRMint_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg3/Q_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>12.964</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg3/Q_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg3/Q_6_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg3/Q_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>12.964</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg3/Q_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg3/Q_5_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg3/Q_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>12.964</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg3/Q_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg3/Q_4_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg3/Q_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>12.964</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg3/Q_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg3/Q_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg3/Q_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>12.964</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg3/Q_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg3/Q_2_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg3/Q_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>12.964</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg3/Q_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg3/Q_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg3/Q_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>12.964</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg3/Q_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg3/Q_7_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg3/Q_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>12.964</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg3/Q_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK3_s2/F</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg3/Q_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.623</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.873</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg6/Q_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK6_s2/F</td>
</tr>
<tr>
<td>12.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg6/Q_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK6_s2/F</td>
</tr>
<tr>
<td>21.249</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg6/Q_6_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>100</td>
<td>cpu_clk</td>
<td>80.380</td>
<td>2.358</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>80.380</td>
<td>2.626</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>-2.286</td>
<td>1.800</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>80.717</td>
<td>2.289</td>
</tr>
<tr>
<td>23</td>
<td>cpuclkO_d</td>
<td>-2.286</td>
<td>2.345</td>
</tr>
<tr>
<td>16</td>
<td>n268_4</td>
<td>4.728</td>
<td>1.793</td>
</tr>
<tr>
<td>6</td>
<td>CLRCOP</td>
<td>17.951</td>
<td>0.430</td>
</tr>
<tr>
<td>6</td>
<td>n185_6</td>
<td>2.375</td>
<td>2.484</td>
</tr>
<tr>
<td>5</td>
<td>CLRKBD</td>
<td>18.201</td>
<td>0.432</td>
</tr>
<tr>
<td>5</td>
<td>n815_8</td>
<td>6.467</td>
<td>0.830</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C22</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C15</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C20</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C23</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C15</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C14</td>
<td>76.39%</td>
</tr>
<tr>
<td>R13C16</td>
<td>76.39%</td>
</tr>
<tr>
<td>R13C21</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C14</td>
<td>76.39%</td>
</tr>
<tr>
<td>R13C17</td>
<td>75.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
