
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.060803                       # Number of seconds simulated
sim_ticks                                 60803375760                       # Number of ticks simulated
final_tick                                60803375760                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 547030                       # Simulator instruction rate (inst/s)
host_op_rate                                  1137314                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1232968820                       # Simulator tick rate (ticks/s)
host_mem_usage                                2228360                       # Number of bytes of host memory used
host_seconds                                    49.31                       # Real time elapsed on the host
sim_insts                                    26976551                       # Number of instructions simulated
sim_ops                                      56086193                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.mem_ctr1.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.mem_ctr1.bytes_read::cpu.inst            34112                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::cpu.data          1083152                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::total             1117264                       # Number of bytes read from this memory
system.mem_ctr1.bytes_inst_read::cpu.inst        34112                       # Number of instructions bytes read from this memory
system.mem_ctr1.bytes_inst_read::total          34112                       # Number of instructions bytes read from this memory
system.mem_ctr1.num_reads::cpu.inst              4264                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::cpu.data            135394                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::total               139658                       # Number of read requests responded to by this memory
system.mem_ctr1.bw_read::cpu.inst              561021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::cpu.data            17814011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::total               18375032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::cpu.inst         561021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::total            561021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.inst             561021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.data           17814011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::total              18375032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.readReqs                       139658                       # Number of read requests accepted
system.mem_ctr1.writeReqs                           0                       # Number of write requests accepted
system.mem_ctr1.readBursts                     139658                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctr1.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctr1.bytesReadDRAM                 8938112                       # Total number of bytes read from DRAM
system.mem_ctr1.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctr1.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctr1.bytesReadSys                  1117264                       # Total read bytes from the system interface side
system.mem_ctr1.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctr1.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctr1.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctr1.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctr1.perBankRdBursts::0               7372                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::1               8118                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::2               8773                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::3               9454                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::4              10303                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::5               9455                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::6               9486                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::7               9547                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::8               9642                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::9               9308                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::10              8649                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::11              7499                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::12              7631                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::13              8147                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::14              8709                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::15              7565                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctr1.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctr1.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctr1.totGap                    60803304831                       # Total gap between requests
system.mem_ctr1.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::3                 139658                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::6                      0                       # Read request sizes (log2)
system.mem_ctr1.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctr1.rdQLenPdf::0                   139658                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctr1.bytesPerActivate::samples        10711                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::mean     834.396041                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::gmean    681.805530                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::stdev    344.519575                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::0-127           565      5.27%      5.27% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::128-255          483      4.51%      9.78% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::256-383         1138     10.62%     20.41% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::384-511          111      1.04%     21.45% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::512-639          135      1.26%     22.71% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::640-767           82      0.77%     23.47% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::768-895           98      0.91%     24.39% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::896-1023           33      0.31%     24.69% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::1024-1151         8066     75.31%    100.00% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::total         10711                       # Bytes accessed per row activation
system.mem_ctr1.totQLat                    1283302251                       # Total ticks spent queuing
system.mem_ctr1.totMemAccLat               3901889751                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctr1.totBusLat                   698290000                       # Total ticks spent in databus transfers
system.mem_ctr1.avgQLat                       9188.89                       # Average queueing delay per DRAM burst
system.mem_ctr1.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctr1.avgMemAccLat                 27938.89                       # Average memory access latency per DRAM burst
system.mem_ctr1.avgRdBW                        147.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctr1.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctr1.avgRdBWSys                      18.38                       # Average system read bandwidth in MiByte/s
system.mem_ctr1.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctr1.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctr1.busUtil                          1.15                       # Data bus utilization in percentage
system.mem_ctr1.busUtilRead                      1.15                       # Data bus utilization in percentage for reads
system.mem_ctr1.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctr1.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctr1.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctr1.readRowHits                    128943                       # Number of row buffer hits during reads
system.mem_ctr1.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctr1.readRowHitRate                  92.33                       # Row buffer hit rate for reads
system.mem_ctr1.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctr1.avgGap                      435372.87                       # Average gap between requests
system.mem_ctr1.pageHitRate                     92.33                       # Row buffer hit rate, read and write combined
system.mem_ctr1_0.actEnergy                  38156160                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_0.preEnergy                  20280480                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_0.readEnergy                517707120                       # Energy for read commands per rank (pJ)
system.mem_ctr1_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctr1_0.refreshEnergy          441926160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_0.actBackEnergy             910556190                       # Energy for active background per rank (pJ)
system.mem_ctr1_0.preBackEnergy              38156160                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_0.actPowerDownEnergy       1431255180                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_0.prePowerDownEnergy        100696800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_0.selfRefreshEnergy       13281226260                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_0.totalEnergy             16779960510                       # Total energy per rank (pJ)
system.mem_ctr1_0.averagePower             275.970870                       # Core power per rank (mW)
system.mem_ctr1_0.totalIdleTime           58707189908                       # Total Idle time Per DRAM Rank
system.mem_ctr1_0.memoryStateTime::IDLE      27175659                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::REF      187024000                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::SREF   55306228005                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::PRE_PDN    262222201                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT     1881928438                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT_PDN   3138797457                       # Time in different power states
system.mem_ctr1_1.actEnergy                  38348940                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_1.preEnergy                  20367765                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_1.readEnergy                479451000                       # Energy for read commands per rank (pJ)
system.mem_ctr1_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctr1_1.refreshEnergy          405662400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_1.actBackEnergy             838625610                       # Energy for active background per rank (pJ)
system.mem_ctr1_1.preBackEnergy              39169920                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_1.actPowerDownEnergy       1297500120                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_1.prePowerDownEnergy        102387360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_1.selfRefreshEnergy       13386687180                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_1.totalEnergy             16608221535                       # Total energy per rank (pJ)
system.mem_ctr1_1.averagePower             273.146373                       # Core power per rank (mW)
system.mem_ctr1_1.totalIdleTime           58862236754                       # Total Idle time Per DRAM Rank
system.mem_ctr1_1.memoryStateTime::IDLE      26182230                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::REF      171672000                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::SREF   55750202604                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::PRE_PDN    266638924                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT     1743246256                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT_PDN   2845433746                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    13001710                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5665998                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         28713                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    41849984                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     60803375760                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        182592720                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    26976551                       # Number of instructions committed
system.cpu.committedOps                      56086193                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              55759562                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        2695                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4630293                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     55759562                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           122077655                       # number of times the integer registers were read
system.cpu.num_int_register_writes           46846408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27661470                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            22180161                       # number of times the CC registers were written
system.cpu.num_mem_refs                      18667698                       # number of memory refs
system.cpu.num_load_insts                    13001704                       # Number of load instructions
system.cpu.num_store_insts                    5665994                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  182592720                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           4635070                       # Number of branches fetched
system.cpu.op_class::No_OpClass                326389      0.58%      0.58% # Class of executed instruction
system.cpu.op_class::IntAlu                  36561207     65.19%     65.77% # Class of executed instruction
system.cpu.op_class::IntMult                      207      0.00%     65.77% # Class of executed instruction
system.cpu.op_class::IntDiv                    530692      0.95%     66.72% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::MemRead                 13001704     23.18%     89.90% # Class of executed instruction
system.cpu.op_class::MemWrite                 5665994     10.10%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   56086193                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1512113                       # number of replacements
system.cpu.dcache.tags.tagsinuse         31983.046628                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17122827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1544881                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.083590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            154512                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 31983.046628                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.976045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          739                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         9685                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3        22329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38880297                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38880297                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     12866552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12866552                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4256275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4256275                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      17122827                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17122827                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     17122827                       # number of overall hits
system.cpu.dcache.overall_hits::total        17122827                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       135158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        135158                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1409723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1409723                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1544881                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1544881                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1544881                       # number of overall misses
system.cpu.dcache.overall_misses::total       1544881                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1758356550                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1758356550                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  19480717782                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19480717782                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  21239074332                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21239074332                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  21239074332                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21239074332                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     13001710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13001710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5665998                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5665998                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     18667708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18667708                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     18667708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18667708                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010395                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.248804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.248804                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.082757                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082757                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.082757                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082757                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13009.637239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13009.637239                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13818.826665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13818.826665                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13748.032588                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13748.032588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13748.032588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13748.032588                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1509519                       # number of writebacks
system.cpu.dcache.writebacks::total           1509519                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       135158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       135158                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1409723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1409723                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1544881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1544881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1544881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1544881                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1668341322                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1668341322                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18541842264                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18541842264                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  20210183586                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20210183586                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  20210183586                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20210183586                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.248804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.248804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.082757                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.082757                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.082757                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.082757                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12343.637239                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12343.637239                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13152.826665                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13152.826665                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13082.032588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13082.032588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13082.032588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13082.032588                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               468                       # number of replacements
system.cpu.icache.tags.tagsinuse          3000.035747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41845719                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4265                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9811.422978                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             76590                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  3000.035747                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.366215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.366215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3797                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2758                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.463501                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          83704233                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         83704233                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41845719                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41845719                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41845719                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41845719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41845719                       # number of overall hits
system.cpu.icache.overall_hits::total        41845719                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4265                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4265                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4265                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4265                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4265                       # number of overall misses
system.cpu.icache.overall_misses::total          4265                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    291255786                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    291255786                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    291255786                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    291255786                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    291255786                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    291255786                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     41849984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     41849984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     41849984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     41849984                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68289.750528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68289.750528                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68289.750528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68289.750528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68289.750528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68289.750528                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4265                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4265                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4265                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4265                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4265                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    288415296                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    288415296                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    288415296                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    288415296                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    288415296                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    288415296                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67623.750528                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67623.750528                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67623.750528                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67623.750528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67623.750528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67623.750528                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        3061727                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1512581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              139423                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1509519                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3062                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            1409723                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           1409723                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         139423                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8998                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4601875                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 4610873                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     24435200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 24469320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1549146                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1549146    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1549146                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           1522224918                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2840490                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          1028890746                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse            122351.785873                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2922069                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               139658                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                20.923033                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                69597                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst  3206.219095                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 119145.566778                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.006115                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.227252                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.233368                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024       139658                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1211                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         6090                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4       132217                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.266376                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             24633474                       # Number of tag accesses
system.l2cache.tags.data_accesses            24633474                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks      1509519                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1509519                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data       1283997                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1283997                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data       125490                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       125491                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data          1409487                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1409488                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst               1                       # number of overall hits
system.l2cache.overall_hits::cpu.data         1409487                       # number of overall hits
system.l2cache.overall_hits::total            1409488                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data       125726                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         125726                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         4264                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         9668                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        13932                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           4264                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data         135394                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            139658                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          4264                       # number of overall misses
system.l2cache.overall_misses::cpu.data        135394                       # number of overall misses
system.l2cache.overall_misses::total           139658                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   8154537966                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   8154537966                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    284147568                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    655766910                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    939914478                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    284147568                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   8810304876                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   9094452444                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    284147568                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   8810304876                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   9094452444                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks      1509519                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1509519                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data      1409723                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1409723                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         4265                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data       135158                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       139423                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         4265                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data      1544881                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1549146                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         4265                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data      1544881                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1549146                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.089185                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.089185                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.999766                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.071531                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.099926                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.999766                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.087640                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.090152                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.999766                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.087640                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.090152                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 64859.599176                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64859.599176                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 66638.735460                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 67828.600538                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67464.432817                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 66638.735460                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 65071.604916                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65119.452119                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 66638.735460                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 65071.604916                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65119.452119                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data       125726                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       125726                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         4264                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         9668                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        13932                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         4264                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data       135394                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       139658                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         4264                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data       135394                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       139658                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   7317202806                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   7317202806                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    255749328                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    591378030                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    847127358                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    255749328                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   7908580836                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   8164330164                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    255749328                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   7908580836                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   8164330164                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.089185                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.089185                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.999766                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.071531                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.099926                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.999766                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.087640                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.090152                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.999766                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.087640                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.090152                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58199.599176                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58199.599176                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 59978.735460                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 61168.600538                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60804.432817                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59978.735460                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 58411.604916                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58459.452119                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59978.735460                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 58411.604916                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58459.452119                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        139658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  60803375760                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13932                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125726                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125726                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13932                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctr1.port       279316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       279316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 279316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctr1.port      1117264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1117264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1117264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            139658                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  139658    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              139658                       # Request fanout histogram
system.membus.reqLayer2.occupancy            46506114                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          120603107                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
