INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab3_2/lab3_2.sim/sim_1/synth/func/clk_sml_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab3_2/lab3_2.srcs/sim_1/new/lab3_2_sml.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sml
ERROR: [VRFC 10-2109] no definition for port X [C:/VerilogLab/lab3_2/lab3_2.srcs/sim_1/new/lab3_2_sml.v:24]
ERROR: [VRFC 10-1040] module clk_sml ignored due to previous errors [C:/VerilogLab/lab3_2/lab3_2.srcs/sim_1/new/lab3_2_sml.v:23]
