module module_0 (
    input id_1,
    output id_2,
    output id_3,
    input [id_2 : id_2] id_4,
    inout id_5,
    output logic [id_3 : id_5] id_6,
    input [id_1 : 1] id_7,
    output id_8,
    inout id_9,
    input id_10
);
  assign id_5 = id_4;
  id_11 id_12 (
      .id_5 (id_8),
      .id_10(id_3),
      .id_4 (id_6)
  );
  id_13 id_14 (
      .id_5(id_1),
      .id_2(id_6)
  );
endmodule
