
*** Running vivado
    with args -log top_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_demo.tcl



****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_demo.tcl -notrace
Command: synth_design -top top_demo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20264
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2348.961 ; gain = 409.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/SV/clk_div.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/SV/clk_div.sv:1]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/SV/fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (0#1) [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/SV/fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_demo' (0#1) [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:23]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg' did not result in combinational logic [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/SV/fsm.sv:24]
WARNING: [Synth 8-6014] Unused sequential element CURRENT_COUNT_reg was removed.  [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:64]
WARNING: [Synth 8-7129] Port led[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module top_demo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2437.898 ; gain = 498.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2455.816 ; gain = 516.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2455.816 ; gain = 516.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2455.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sseg_an[3]'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_an[2]'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_an[1]'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_an[0]'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_an[3]'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_an[2]'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_an[1]'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_an[0]'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_ca'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_cb'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_cc'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_cd'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_ce'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_cf'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_cg'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_dp'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_dp'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_cg'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_cf'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_ce'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_cd'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_cc'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_cb'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg_ca'. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2538.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/SV/fsm.sv:24]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/SV/fsm.sv:24]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                       0000000001 |                             0000
                     SH1 |                       0000000010 |                             0111
                     SH2 |                       0000000100 |                             1000
                     SH3 |                       0000001000 |                             1001
                     SL1 |                       0000010000 |                             0001
                     SL2 |                       0000100000 |                             0010
                     SL3 |                       0001000000 |                             0011
                     SR1 |                       0010000000 |                             0100
                     SR2 |                       0100000000 |                             0101
                     SR3 |                       1000000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/SV/fsm.sv:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	  10 Input    6 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module top_demo is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (fsm/FSM_onehot_nextstate_reg[9]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (fsm/FSM_onehot_nextstate_reg[8]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (fsm/FSM_onehot_nextstate_reg[7]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (fsm/FSM_onehot_nextstate_reg[6]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (fsm/FSM_onehot_nextstate_reg[5]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (fsm/FSM_onehot_nextstate_reg[4]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (fsm/FSM_onehot_nextstate_reg[3]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (fsm/FSM_onehot_nextstate_reg[2]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (fsm/FSM_onehot_nextstate_reg[1]) is unused and will be removed from module top_demo.
WARNING: [Synth 8-3332] Sequential element (fsm/FSM_onehot_nextstate_reg[0]) is unused and will be removed from module top_demo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |     2|
|7     |LUT6   |     3|
|8     |FDCE   |     9|
|9     |FDPE   |     1|
|10    |FDRE   |    27|
|11    |IBUF   |     4|
|12    |OBUF   |     6|
|13    |OBUFT  |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.215 ; gain = 598.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2538.215 ; gain = 516.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.215 ; gain = 598.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2538.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2b941994
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 64 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2538.215 ; gain = 1033.047
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/gabcorn/Desktop/DLD-Lab-3-Group17/Vivado/Lab1/Lab1.runs/synth_1/top_demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_demo_utilization_synth.rpt -pb top_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 16:50:21 2023...
