### Hi there ğŸ‘‹ I'm Yariv!

ğŸ”§ I'm an Electrical & Electronics Engineering student  
ğŸ”¬ Interested in chip design, embedded systems, and digital signal processing  
ğŸ’» Experience with C/C++, Python, VHDL, and MATLAB  
ğŸš€ Worked at Intel and HP in lab operations, hardware support and R&D integration. 

---

### ğŸ”§ My Projects
- âš¡ [RLC Circuit Simulator](https://github.com/yourusername/rlc-sim)
- ğŸ§  [DSP Final Project â€“ Convolution Filters](https://github.com/yarivschoss/DSP_Final_Proj)
- ğŸ¥ [Hospital-Management System (C++ OOP Final)](https://github.com/yarivschoss/Final_Project)
- ğŸ’» [VHDL 7-Segment Display](https://github.com/yourusername/vhdl-7seg)

---

### ğŸ“« Contact Me
- ğŸ“§ Email: yarivshossberger@gmail.com  
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/yariv-shossberger-2334911b0)  
