{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633961859819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633961859821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 16:17:39 2021 " "Processing started: Mon Oct 11 16:17:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633961859821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633961859821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633961859821 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633961860067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top_Level_MCU.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Top_Level_MCU.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-tset_tse_tes_s " "Found design unit 1: test-tset_tse_tes_s" {  } { { "test_rf.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_rf.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860637 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test_rf.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_rf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_datapath-test " "Found design unit 1: test_datapath-test" {  } { { "test_datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_datapath.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860638 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_datapath " "Found entity 1: test_datapath" {  } { { "test_datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_ALU-test " "Found design unit 1: test_ALU-test" {  } { { "test_ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860640 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_ALU " "Found entity 1: test_ALU" {  } { { "test_ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/test_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-rf " "Found design unit 1: Register_File-rf" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Micro_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Micro_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro_code-ROM " "Found design unit 1: micro_code-ROM" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Micro_code.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860642 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro_code " "Found entity 1: micro_code" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Micro_code.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MCU_FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MCU_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCU_FSM-mcu " "Found design unit 1: MCU_FSM-mcu" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860644 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCU_FSM " "Found entity 1: MCU_FSM" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro_assembly " "Found design unit 1: micro_assembly" {  } { { "Instruction.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Instruction.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-dp " "Found design unit 1: Datapath-dp" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860646 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Clock_Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-count " "Found design unit 1: Clock_Divider-count" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Clock_Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860647 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Clock_Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860648 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860650 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computer-structural " "Found design unit 1: Computer-structural" {  } { { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860651 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computer " "Found entity 1: Computer" {  } { { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GPIO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GPIO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO-behave " "Found design unit 1: GPIO-behave" {  } { { "GPIO.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/GPIO.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860652 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "GPIO.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/GPIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961860652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961860652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computer " "Elaborating entity \"Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633961860748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCU_FSM MCU_FSM:mcu " "Elaborating entity \"MCU_FSM\" for hierarchy \"MCU_FSM:mcu\"" {  } { { "Computer.vhd" "mcu" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath MCU_FSM:mcu\|Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"MCU_FSM:mcu\|Datapath:dp\"" {  } { { "MCU_FSM.vhd" "dp" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File MCU_FSM:mcu\|Datapath:dp\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\"" {  } { { "Datapath.vhd" "rf" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista " "Elaborating entity \"ALU\" for hierarchy \"MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista\"" {  } { { "Datapath.vhd" "the_best_alu_in_kista" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860840 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sub_overflow ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): inferring latch(es) for signal or variable \"sub_overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1633961860843 "|Computer|MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_overflow ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): inferring latch(es) for signal or variable \"add_overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1633961860843 "|Computer|MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_overflow ALU.vhd(61) " "Inferred latch for \"add_overflow\" at ALU.vhd(61)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633961860844 "|Computer|MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub_overflow ALU.vhd(61) " "Inferred latch for \"sub_overflow\" at ALU.vhd(61)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633961860844 "|Computer|MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_code MCU_FSM:mcu\|micro_code:ucode " "Elaborating entity \"micro_code\" for hierarchy \"MCU_FSM:mcu\|micro_code:ucode\"" {  } { { "MCU_FSM.vhd" "ucode" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memory " "Elaborating entity \"ram\" for hierarchy \"ram:memory\"" {  } { { "Computer.vhd" "memory" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "/home/morgan/git/IL2203/Lab4/ram.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:memory\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ram.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961860968 ""}  } { { "ram.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ram.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633961860968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7di1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7di1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7di1 " "Found entity 1: altsyncram_7di1" {  } { { "db/altsyncram_7di1.tdf" "" { Text "/home/morgan/git/IL2203/Lab4/db/altsyncram_7di1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633961861033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633961861033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7di1 ram:memory\|altsyncram:altsyncram_component\|altsyncram_7di1:auto_generated " "Elaborating entity \"altsyncram_7di1\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_7di1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/morgan/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961861034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:gpio_per " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:gpio_per\"" {  } { { "Computer.vhd" "gpio_per" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633961861039 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[0\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[0\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[1\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[1\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[2\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[2\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[3\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[3\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[4\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[4\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[5\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[5\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[6\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[6\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[7\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[7\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[8\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[8\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[9\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[9\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[10\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[10\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[11\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[11\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[12\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[12\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[13\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[13\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[14\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[14\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[15\] " "Converted tri-state buffer \"MCU_FSM:mcu\|Datapath:dp\|OUTPUT\[15\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633961861313 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1633961861313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista\|sub_overflow " "Latch MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista\|sub_overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MCU_FSM:mcu\|uPC\[0\] " "Ports D and ENA on the latch are fed by the same signal MCU_FSM:mcu\|uPC\[0\]" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1633961862004 ""}  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1633961862004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista\|add_overflow " "Latch MCU_FSM:mcu\|Datapath:dp\|ALU:the_best_alu_in_kista\|add_overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MCU_FSM:mcu\|uPC\[0\] " "Ports D and ENA on the latch are fed by the same signal MCU_FSM:mcu\|uPC\[0\]" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1633961862004 ""}  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/ALU.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1633961862004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1633961862604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633961864281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633961864281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "670 " "Implemented 670 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633961864464 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633961864464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "636 " "Implemented 636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633961864464 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1633961864464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633961864464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633961864484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 16:17:44 2021 " "Processing ended: Mon Oct 11 16:17:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633961864484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633961864484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633961864484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633961864484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633961866450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633961866451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 16:17:46 2021 " "Processing started: Mon Oct 11 16:17:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633961866451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633961866451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633961866452 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633961866472 ""}
{ "Info" "0" "" "Project  = Lab4" {  } {  } 0 0 "Project  = Lab4" 0 0 "Fitter" 0 0 1633961866473 ""}
{ "Info" "0" "" "Revision = Lab4" {  } {  } 0 0 "Revision = Lab4" 0 0 "Fitter" 0 0 1633961866473 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1633961866550 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab4 EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design Lab4" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1633961866649 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1633961866686 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1633961866687 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633961866921 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633961866934 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633961867084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633961867084 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633961867084 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 1061 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633961867095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 1063 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633961867095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 1065 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633961867095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 1067 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633961867095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 1069 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633961867096 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633961867095 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633961867099 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1633961867101 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[0\] " "Pin PIO\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[0] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[1\] " "Pin PIO\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[1] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[2\] " "Pin PIO\[2\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[2] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[3\] " "Pin PIO\[3\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[3] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[4\] " "Pin PIO\[4\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[4] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[5\] " "Pin PIO\[5\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[5] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[6\] " "Pin PIO\[6\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[6] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[7\] " "Pin PIO\[7\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[7] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[8\] " "Pin PIO\[8\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[8] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[9\] " "Pin PIO\[9\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[9] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[10\] " "Pin PIO\[10\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[10] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[11\] " "Pin PIO\[11\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[11] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[12\] " "Pin PIO\[12\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[12] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[13\] " "Pin PIO\[13\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[13] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[14\] " "Pin PIO\[14\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[14] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PIO\[15\] " "Pin PIO\[15\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PIO[15] } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 9 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 8 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RESET } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 8 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633961867369 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1633961867369 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1633961867633 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633961867635 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633961867636 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633961867642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1633961867643 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633961867643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node CLK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|uPC\[1\] " "Destination node MCU_FSM:mcu\|uPC\[1\]" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|uPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|uPC\[0\] " "Destination node MCU_FSM:mcu\|uPC\[0\]" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|uPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|instruction_reg\[14\] " "Destination node MCU_FSM:mcu\|instruction_reg\[14\]" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|instruction_reg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|instruction_reg\[15\] " "Destination node MCU_FSM:mcu\|instruction_reg\[15\]" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|instruction_reg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|instruction_reg\[13\] " "Destination node MCU_FSM:mcu\|instruction_reg\[13\]" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|instruction_reg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|instruction_reg\[12\] " "Destination node MCU_FSM:mcu\|instruction_reg\[12\]" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|instruction_reg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|O_reg " "Destination node MCU_FSM:mcu\|O_reg" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 91 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|O_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|Z_reg " "Destination node MCU_FSM:mcu\|Z_reg" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 89 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|Z_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1633961867682 ""}  } { { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 8 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 1055 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633961867682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node RESET~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|instruction_reg\[15\]~0 " "Destination node MCU_FSM:mcu\|instruction_reg\[15\]~0" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/MCU_FSM.vhd" 129 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|instruction_reg[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr~1 " "Destination node MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr~1" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 30 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[5\]\[8\]~4 " "Destination node MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[5\]\[8\]~4" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][8]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[6\]\[7\]~7 " "Destination node MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[6\]\[7\]~7" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][7]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[4\]\[11\]~8 " "Destination node MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[4\]\[11\]~8" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][11]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 794 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[7\]\[3\]~9 " "Destination node MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[7\]\[3\]~9" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][3]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 795 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[2\]\[12\]~11 " "Destination node MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[2\]\[12\]~11" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][12]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[1\]\[12\]~13 " "Destination node MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[1\]\[12\]~13" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][12]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[0\]\[14\]~14 " "Destination node MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[0\]\[14\]~14" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][14]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 800 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[3\]\[15\]~15 " "Destination node MCU_FSM:mcu\|Datapath:dp\|Register_File:rf\|register_arr\[3\]\[15\]~15" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][15]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633961867682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1633961867682 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1633961867682 ""}  } { { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 8 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 1056 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633961867682 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633961868036 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633961868037 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633961868037 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633961868039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633961868040 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633961868042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633961868075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1633961868077 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633961868077 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1633961868080 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1633961868080 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1633961868080 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633961868081 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633961868081 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633961868081 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633961868081 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633961868081 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633961868081 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633961868081 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633961868081 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633961868081 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633961868081 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1633961868081 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1633961868081 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633961868099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633961868913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633961869087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633961869104 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633961870049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633961870049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633961870456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y21 X21_Y31 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31" {  } { { "loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31"} 11 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1633961871578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633961871578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633961874816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1633961874818 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633961874818 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1633961874844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633961874913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633961875166 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633961875226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633961875450 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633961875861 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V J7 " "Pin CLK uses I/O standard 2.5 V at J7" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 8 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633961876111 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 2.5 V J6 " "Pin RESET uses I/O standard 2.5 V at J6" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RESET } } } { "Computer.vhd" "" { Text "/home/morgan/git/IL2203/Lab4/Computer.vhd" 8 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab4/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633961876111 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1633961876111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/morgan/git/IL2203/Lab4/output_files/Lab4.fit.smsg " "Generated suppressed messages file /home/morgan/git/IL2203/Lab4/output_files/Lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633961876205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633961876515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 16:17:56 2021 " "Processing ended: Mon Oct 11 16:17:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633961876515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633961876515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633961876515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633961876515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633961877966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633961877967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 16:17:57 2021 " "Processing started: Mon Oct 11 16:17:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633961877967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633961877967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633961877968 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1633961878614 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633961878633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633961878815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 16:17:58 2021 " "Processing ended: Mon Oct 11 16:17:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633961878815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633961878815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633961878815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633961878815 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633961878912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633961880146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 16:17:59 2021 " "Processing started: Mon Oct 11 16:17:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633961880147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633961880147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4 -c Lab4 " "Command: quartus_sta Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633961880147 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1633961880170 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633961880298 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1633961880349 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1633961880349 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1633961880562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1633961880641 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1633961880642 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880645 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MCU_FSM:mcu\|Neg_reg MCU_FSM:mcu\|Neg_reg " "create_clock -period 1.000 -name MCU_FSM:mcu\|Neg_reg MCU_FSM:mcu\|Neg_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880645 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880645 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1633961880715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880715 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1633961880716 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1633961880721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633961880788 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633961880788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.590 " "Worst-case setup slack is -8.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.590     -1378.269 CLK  " "   -8.590     -1378.269 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.517       -16.698 MCU_FSM:mcu\|Neg_reg  " "   -8.517       -16.698 MCU_FSM:mcu\|Neg_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633961880789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.586 " "Worst-case hold slack is -0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586        -0.607 MCU_FSM:mcu\|Neg_reg  " "   -0.586        -0.607 MCU_FSM:mcu\|Neg_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317         0.000 CLK  " "    0.317         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633961880796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633961880797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633961880797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -206.522 CLK  " "   -3.000      -206.522 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279        -1.209 MCU_FSM:mcu\|Neg_reg  " "   -0.279        -1.209 MCU_FSM:mcu\|Neg_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961880798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633961880798 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633961880914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1633961880953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1633961881241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881296 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633961881316 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633961881316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.607 " "Worst-case setup slack is -7.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.607     -1220.065 CLK  " "   -7.607     -1220.065 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.572       -14.779 MCU_FSM:mcu\|Neg_reg  " "   -7.572       -14.779 MCU_FSM:mcu\|Neg_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633961881320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.563 " "Worst-case hold slack is -0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563        -0.564 MCU_FSM:mcu\|Neg_reg  " "   -0.563        -0.564 MCU_FSM:mcu\|Neg_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315         0.000 CLK  " "    0.315         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633961881334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633961881336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633961881338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -206.522 CLK  " "   -3.000      -206.522 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199        -0.753 MCU_FSM:mcu\|Neg_reg  " "   -0.199        -0.753 MCU_FSM:mcu\|Neg_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633961881340 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633961881478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633961881665 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633961881665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.731 " "Worst-case setup slack is -4.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.731        -9.030 MCU_FSM:mcu\|Neg_reg  " "   -4.731        -9.030 MCU_FSM:mcu\|Neg_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.526      -705.295 CLK  " "   -4.526      -705.295 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633961881668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.293 " "Worst-case hold slack is -0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293        -0.314 MCU_FSM:mcu\|Neg_reg  " "   -0.293        -0.314 MCU_FSM:mcu\|Neg_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 CLK  " "    0.164         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633961881677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633961881680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633961881683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -212.568 CLK  " "   -3.000      -212.568 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089         0.000 MCU_FSM:mcu\|Neg_reg  " "    0.089         0.000 MCU_FSM:mcu\|Neg_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633961881687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633961881687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633961882205 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633961882206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633961882264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 16:18:02 2021 " "Processing ended: Mon Oct 11 16:18:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633961882264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633961882264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633961882264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633961882264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633961884144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633961884145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 16:18:04 2021 " "Processing started: Mon Oct 11 16:18:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633961884145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633961884145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633961884146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_6_1200mv_85c_slow.vho /home/morgan/git/IL2203/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_6_1200mv_85c_slow.vho in folder \"/home/morgan/git/IL2203/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633961884561 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_6_1200mv_0c_slow.vho /home/morgan/git/IL2203/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_6_1200mv_0c_slow.vho in folder \"/home/morgan/git/IL2203/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633961884641 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_min_1200mv_0c_fast.vho /home/morgan/git/IL2203/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_min_1200mv_0c_fast.vho in folder \"/home/morgan/git/IL2203/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633961884722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4.vho /home/morgan/git/IL2203/Lab4/simulation/modelsim/ simulation " "Generated file Lab4.vho in folder \"/home/morgan/git/IL2203/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633961884802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_6_1200mv_85c_vhd_slow.sdo /home/morgan/git/IL2203/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_6_1200mv_85c_vhd_slow.sdo in folder \"/home/morgan/git/IL2203/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633961884864 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_6_1200mv_0c_vhd_slow.sdo /home/morgan/git/IL2203/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_6_1200mv_0c_vhd_slow.sdo in folder \"/home/morgan/git/IL2203/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633961884923 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_min_1200mv_0c_vhd_fast.sdo /home/morgan/git/IL2203/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_min_1200mv_0c_vhd_fast.sdo in folder \"/home/morgan/git/IL2203/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633961884980 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_vhd.sdo /home/morgan/git/IL2203/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_vhd.sdo in folder \"/home/morgan/git/IL2203/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633961885038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633961885087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 16:18:05 2021 " "Processing ended: Mon Oct 11 16:18:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633961885087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633961885087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633961885087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633961885087 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633961885211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633961892738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633961892739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 16:18:12 2021 " "Processing started: Mon Oct 11 16:18:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633961892739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633961892739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Lab4 -c Lab4 --netlist_type=sgate " "Command: quartus_rpp Lab4 -c Lab4 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633961892740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633961892869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 16:18:12 2021 " "Processing ended: Mon Oct 11 16:18:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633961892869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633961892869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633961892869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633961892869 ""}
