Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 27 16:56:14 2021
| Host         : DESKTOP-9OV1HLT running 64-bit major release  (build 9200)
| Command      : report_drc -file __Z11start_pointv_int_drc_opted.rpt -pb __Z11start_pointv_int_drc_opted.pb -rpx __Z11start_pointv_int_drc_opted.rpx
| Design       : __Z11start_pointv_int
| Device       : xcvc1802-viva1596-1LHP-i-L
| Speed File   : -1LHP
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint___Z11start_pointv_int
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 12
+---------+------------------+------------------------------+------------+
| Rule    | Severity         | Description                  | Violations |
+---------+------------------+------------------------------+------------+
| NSTD-2  | Critical Warning | UNDEFINED I/O Standard issue | 1          |
| UCIO-1  | Critical Warning | Unconstrained Logical Port   | 1          |
| DPIP-3  | Warning          | Input pipelining             | 8          |
| DPOP-6  | Warning          | MREG Output pipelining       | 1          |
| IOCNT-1 | Warning          | Number of IOs                | 1          |
+---------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
NSTD-2#1 Critical Warning
UNDEFINED I/O Standard issue  
441 out of 441 logical ports use I/O standard (IOSTANDARD) value 'UNDEFINED' or 'DIFF_UNDEFINED', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. NOTE: This DRC is READONLY and cannot be waived. Problem ports: M_DataRdy[31:0], M_Rdata_ram[31:0], Min_Wdata_ram[31:0],
Min_addr_ram[31:0], Min_data_ram_size[5:0], Mout_Wdata_ram[31:0],
Mout_addr_ram[31:0], Mout_data_ram_size[5:0], S_Wdata_ram[31:0],
S_addr_ram[31:0], S_data_ram_size[3], S_data_ram_size[4],
S_data_ram_size[5], Sin_DataRdy[31:0], Sin_Rdata_ram[31:0]
 (the first 15 of 28 listed).
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
441 out of 441 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: M_DataRdy[31:0], M_Rdata_ram[31:0], Min_Wdata_ram[31:0],
Min_addr_ram[31:0], Min_data_ram_size[5:0], Mout_Wdata_ram[31:0],
Mout_addr_ram[31:0], Mout_data_ram_size[5:0], S_Wdata_ram[31:0],
S_addr_ram[31:0], S_data_ram_size[3], S_data_ram_size[4],
S_data_ram_size[5], Sin_DataRdy[31:0], Sin_Rdata_ram[31:0]
 (the first 15 of 28 listed).
Related violations: <none>

DPIP-3#1 Warning
Input pipelining  
DSP Datapath_i/_Z10filter_mulPSt7PromiseIiE_i0/_Z10filter_mulPSt7PromiseIiE_int_i0/Datapath_i/fu__Z10filter_mulPSt7PromiseIiE_419575_421801/out1 input Datapath_i/_Z10filter_mulPSt7PromiseIiE_i0/_Z10filter_mulPSt7PromiseIiE_int_i0/Datapath_i/fu__Z10filter_mulPSt7PromiseIiE_419575_421801/out1/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-3#2 Warning
Input pipelining  
DSP Datapath_i/_Z10filter_mulPSt7PromiseIiE_i0/_Z10filter_mulPSt7PromiseIiE_int_i0/Datapath_i/fu__Z10filter_mulPSt7PromiseIiE_419575_421801/out1 input Datapath_i/_Z10filter_mulPSt7PromiseIiE_i0/_Z10filter_mulPSt7PromiseIiE_int_i0/Datapath_i/fu__Z10filter_mulPSt7PromiseIiE_419575_421801/out1/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-3#3 Warning
Input pipelining  
DSP Datapath_i/_Z11filter_mul1PSt7PromiseIiEi_i0/_Z11filter_mul1PSt7PromiseIiEi_int_i0/Datapath_i/reg_7/reg_out1_reg input Datapath_i/_Z11filter_mul1PSt7PromiseIiEi_i0/_Z11filter_mul1PSt7PromiseIiEi_int_i0/Datapath_i/reg_7/reg_out1_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-3#4 Warning
Input pipelining  
DSP Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/fu__Z11filter_mul2PSt7PromiseIiEii_419682_421217/out1 input Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/fu__Z11filter_mul2PSt7PromiseIiEii_419682_421217/out1/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-3#5 Warning
Input pipelining  
DSP Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/fu__Z11filter_mul2PSt7PromiseIiEii_419682_421217/out1 input Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/fu__Z11filter_mul2PSt7PromiseIiEii_419682_421217/out1/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-3#6 Warning
Input pipelining  
DSP Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/reg_2/reg_out1_reg input Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/reg_2/reg_out1_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-3#7 Warning
Input pipelining  
DSP Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/reg_9/reg_out1_reg input Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/reg_9/reg_out1_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-3#8 Warning
Input pipelining  
DSP Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/reg_9/reg_out1_reg input Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/reg_9/reg_out1_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-6#1 Warning
MREG Output pipelining  
DSP Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/reg_2/reg_out1_reg multiplier stage Datapath_i/_Z11filter_mul2PSt7PromiseIiEii_i0/_Z11filter_mul2PSt7PromiseIiEii_int_i0/Datapath_i/reg_2/reg_out1_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

IOCNT-1#1 Warning
Number of IOs  
The design contains 441 unplaced I/O ports while the target device, xcvc1802-viva1596-1LHP-i-L, has 435 remaining available user I/O pins. This DRC assumes that all ports which do not drive MGT pins should be placed on user I/O pins. To correct this issue:
1. Ensure you are targeting the correct device and package. Select a larger device or different package if necessary.
2. Check the top-level ports of the design to ensure the correct number of ports are specified.
3. Consider design changes to reduce the number of user I/O pins needed.

Related violations: <none>


