$date
	Sun Oct 23 08:27:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#157846
b1011 &
b1011 %
1$
b1011 !
1"
#157847
0"
#157850
b100010 &
b100010 %
#157854
b10001 &
b10001 %
#157858
b110100 &
b110100 %
#157862
b11010 &
b11010 %
#157866
b1101 &
b1101 %
#157870
b101000 &
b101000 %
#157874
b10100 &
b10100 %
#157878
b1010 &
b1010 %
#157882
b101 &
b101 %
#157886
b10000 &
b10000 %
#157890
b1000 &
b1000 %
#157894
b100 &
b100 %
#157898
b10 &
b10 %
#157902
b1 &
1#
b1 %
#157906
b0 &
b0 %
0#
0$
#1234036
b100 !
1"
#1234038
b100 &
b100 %
1$
#1234039
0"
#1234042
b10 &
b10 %
#1234046
b1 &
1#
b1 %
#1234050
b0 &
b0 %
0#
0$
#2233823
b1111 !
1"
#2233826
b1111 &
b1111 %
1$
#2233827
0"
#2233830
b101110 &
b101110 %
#2233834
b10111 &
b10111 %
#2233838
b1000110 &
b1000110 %
#2233842
b100011 &
b100011 %
#2233846
b1101010 &
b1101010 %
#2233850
b110101 &
b110101 %
#2233854
b10100000 &
b10100000 %
#2233858
b1010000 &
b1010000 %
#2233862
b101000 &
b101000 %
#2233866
b10100 &
b10100 %
#2233870
b1010 &
b1010 %
#2233874
b101 &
b101 %
#2233878
b10000 &
b10000 %
#2233882
b1000 &
b1000 %
#2233886
b100 &
b100 %
#2233890
b10 &
b10 %
#2233894
b1 &
1#
b1 %
#2233898
b0 &
b0 %
0#
0$
#4500012
