-- MAX+plus II Compiler Fit File      
-- Version 9.01 07/30/98              
-- Compiled: 07/15/99 10:32:56        

-- Copyright (C) 1988-1998 Altera Corporation
-- Any megafunction design, and related net list (encrypted or decrypted),
-- support information, device programming or simulation file, and any other
-- associated documentation or information provided by Altera or a partner
-- under Altera's Megafunction Partnership Program may be used only to
-- program PLD devices (but not masked PLD devices) from Altera.  Any other
-- use of such megafunction design, net list, support information, device
-- programming or simulation file, or any other related documentation or
-- information is prohibited for any other purpose, including, but not
-- limited to modification, reverse engineering, de-compiling, or use with
-- any other silicon devices, unless such use is explicitly licensed under
-- a separate agreement with Altera or a megafunction partner.  Title to
-- the intellectual property, including patents, copyrights, trademarks,
-- trade secrets, or maskworks, embodied in any such megafunction design,
-- net list, support information, device programming or simulation file, or
-- any other related documentation or information provided by Altera or a
-- megafunction partner, remains with Altera, the megafunction partner, or
-- their respective licensors.  No other licenses, including any licenses
-- needed under any third party's intellectual property, are provided herein.

CHIP "test_vector"
BEGIN

    DEVICE = "EPF6024AQC208-3";

    "bvi0"                         : INPUT_PIN  = 132    ;
    "bvi1"                         : INPUT_PIN  = 128    ;
    "bvi2"                         : INPUT_PIN  = 28     ;
    "bvi3"                         : INPUT_PIN  = 205    ;
    "clk"                          : INPUT_PIN  = 24     ;
    "bvo0"                         : OUTPUT_PIN = 206    ;
    "bvo1"                         : OUTPUT_PIN = 207    ;
    "bvo2"                         : OUTPUT_PIN = 208    ;
    "bvo3"                         : OUTPUT_PIN = 1      ;
    "bvo4"                         : OUTPUT_PIN = 202    ;
    ":6"                           : LOCATION   = LC2_A3 ;
    ":8"                           : LOCATION   = LC3_A1 ;
    ":10"                          : LOCATION   = LC2_A1 ;
    ":12"                          : LOCATION   = LC1_A1 ;
    ":14"                          : LOCATION   = LC4_A1 ;

END;

INTERNAL_INFO "test_vector"
BEGIN
	DEVICE = EPF6024AQC208-3;
    OD0P132 : LORAX = "1:FB0|2:FH0R0|3:IP18R0I3->LC2_A3|,3:IP18R0I0->LC3_A1,->LC2_A1,->LC1_A1,->LC4_A1|||";
    OD1P128 : LORAX = "1:FB1|2:FH1R0|3:IP19R0I3->LC2_A3|,3:IP19R0I0->LC3_A1,->LC2_A1,->LC1_A1|||";
    OD3P28  : LORAX = "1:FB3|2:FH3R0|3:IP21R0I2->LC2_A3|,3:IP21R0I1->LC3_A1,->LC2_A1|||";
    OH10R0P205 : LORAX = "1:HHL24R0|2:IP17R0I2->LC2_A3|,2:IP17R0I1->LC3_A1||";
    OD2P24  : LORAX = "1:FB2->LC2_A3,->LC3_A1,->LC2_A1,->LC1_A1,->LC4_A1|";
    LC2_A3  : LORAX = "1:LL1R0I3->OV0C2P202|";
    LC3_A1  : LORAX = "1:LL2R0I0->OH14R0P1|";
    LC2_A1  : LORAX = "1:LL1R0I0->OH13R0P208|";
    LC1_A1  : LORAX = "1:LL0R0I0->OH12R0P207|";
    LC4_A1  : LORAX = "1:LL3R0I0->OH11R0P206|";
	LC2_A3  : LORAX2 = "OD3P28, OD0P132, OH10R0P205, OD1P128";
	LC3_A1  : LORAX2 = "OD0P132, OD3P28, OD1P128, OH10R0P205";
	LC2_A1  : LORAX2 = "OD0P132, X, OD1P128, OD3P28";
	LC1_A1  : LORAX2 = "OD0P132, X, OD1P128, X";
	LC4_A1  : LORAX2 = "X, X, OD0P132, X";
END;
