// Seed: 3973607291
module module_0;
  wand id_1 = 1;
  wire id_2;
  wire id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin
    if (1)
      assert (id_3);
      else begin
        id_4 <= 1;
      end
  end
  module_0();
endmodule
