/*
 * Copyright (c) 2018-2022, NVIDIA CORPORATION. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#include "../osi/common/common.h"
#include <local_common.h>
#include <osi_core.h>
#include "eqos_core.h"
#include "eqos_mmc.h"
#include "core_local.h"
#include "vlan_filter.h"
#include "core_common.h"

#ifdef UPDATED_PAD_CAL
/*
 * Forward declarations of local functions.
 */
static nve32_t eqos_post_pad_calibrate(
		struct osi_core_priv_data *const osi_core);
static nve32_t eqos_pre_pad_calibrate(
		struct osi_core_priv_data *const osi_core);
#endif /* UPDATED_PAD_CAL */

/**
 * @brief eqos_core_safety_config - EQOS MAC core safety configuration
 */
static struct core_func_safety eqos_core_safety_config;

/**
 * @brief eqos_ptp_tsc_capture - read PTP and TSC registers
 *
 * Algorithm:
 * - write 1 to ETHER_QOS_WRAP_SYNC_TSC_PTP_CAPTURE_0
 * - wait till ETHER_QOS_WRAP_SYNC_TSC_PTP_CAPTURE_0 is 0x0
 * - read and return following registers
 *   ETHER_QOS_WRAP_TSC_CAPTURE_LOW_0
 *   ETHER_QOS_WRAP_TSC_CAPTURE_HIGH_0
 *   ETHER_QOS_WRAP_PTP_CAPTURE_LOW_0
 *   ETHER_QOS_WRAP_PTP_CAPTURE_HIGH_0
 *
 * @param[in] base: EQOS virtual base address.
 * @param[out]: osi_core_ptp_tsc_data register
 *
 * @note MAC needs to be out of reset and proper clock configured. TSC and PTP
 * registers should be configured.
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_ptp_tsc_capture(struct osi_core_priv_data *const osi_core,
				    struct osi_core_ptp_tsc_data *data)
{
	nveu32_t retry = 20U;
	nveu32_t count = 0U, val = 0U;
	nve32_t cond = COND_NOT_MET;
	nve32_t ret = -1;

	if (osi_core->mac_ver < OSI_EQOS_MAC_5_30) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "ptp_tsc: older IP\n", 0ULL);
		goto done;
	}
	osi_writela(osi_core, OSI_ENABLE, (nveu8_t *)osi_core->base +
		    EQOS_WRAP_SYNC_TSC_PTP_CAPTURE);

	/* Poll Until Poll Condition */
	while (cond == COND_NOT_MET) {
		if (count > retry) {
			/* Max retries reached */
			goto done;
		}

		count++;

		val = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				 EQOS_WRAP_SYNC_TSC_PTP_CAPTURE);
		if ((val & OSI_ENABLE) == OSI_NONE) {
			cond = COND_MET;
		} else {
			/* delay if SWR is set */
			osi_core->osd_ops.udelay(1U);
		}
	}

	data->tsc_low_bits =  osi_readla(osi_core, (nveu8_t *)osi_core->base +
					 EQOS_WRAP_TSC_CAPTURE_LOW);
	data->tsc_high_bits =  osi_readla(osi_core, (nveu8_t *)osi_core->base +
					  EQOS_WRAP_TSC_CAPTURE_HIGH);
	data->ptp_low_bits =  osi_readla(osi_core, (nveu8_t *)osi_core->base +
					 EQOS_WRAP_PTP_CAPTURE_LOW);
	data->ptp_high_bits =  osi_readla(osi_core, (nveu8_t *)osi_core->base +
					  EQOS_WRAP_PTP_CAPTURE_HIGH);
	ret = 0;
done:
	return ret;
}

/**
 * @brief eqos_core_safety_writel - Write to safety critical register.
 *
 * @note
 * Algorithm:
 *  - Acquire RW lock, so that eqos_validate_core_regs does not run while
 *    updating the safety critical register.
 *  - call osi_writela() to actually update the memory mapped register.
 *  - Store the same value in eqos_core_safety_config->reg_val[idx],
 *    so that this latest value will be compared when eqos_validate_core_regs
 *    is scheduled.
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] val: Value to be written.
 * @param[in] addr: memory mapped register address to be written to.
 * @param[in] idx: Index of register corresponding to enum func_safety_core_regs.
 *
 * @pre MAC has to be out of reset, and clocks supplied.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: Yes
 */
static inline void eqos_core_safety_writel(
				struct osi_core_priv_data *const osi_core,
				nveu32_t val, void *addr,
				nveu32_t idx)
{
	struct core_func_safety *config = &eqos_core_safety_config;

	osi_lock_irq_enabled(&config->core_safety_lock);
	osi_writela(osi_core, val, addr);
	config->reg_val[idx] = (val & config->reg_mask[idx]);
	osi_unlock_irq_enabled(&config->core_safety_lock);
}

/**
 * @brief Initialize the eqos_core_safety_config.
 *
 * @note
 * Algorithm:
 *  - Populate the list of safety critical registers and provide
 *    the address of the register
 *  - Register mask (to ignore reserved/self-critical bits in the reg).
 *    See eqos_validate_core_regs which can be invoked periodically to compare
 *    the last written value to this register vs the actual value read when
 *    eqos_validate_core_regs is scheduled.
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 */
static void eqos_core_safety_init(struct osi_core_priv_data *const osi_core)
{
	struct core_func_safety *config = &eqos_core_safety_config;
	nveu8_t *base = (nveu8_t *)osi_core->base;
	nveu32_t val;
	nveu32_t i, idx;

	/* Initialize all reg address to NULL, since we may not use
	 * some regs depending on the number of MTL queues enabled.
	 */
	for (i = EQOS_MAC_MCR_IDX; i < EQOS_MAX_CORE_SAFETY_REGS; i++) {
		config->reg_addr[i] = OSI_NULL;
	}

	/* Store reg addresses to run periodic read MAC registers.*/
	config->reg_addr[EQOS_MAC_MCR_IDX] = base + EQOS_MAC_MCR;
	config->reg_addr[EQOS_MAC_PFR_IDX] = base + EQOS_MAC_PFR;
	for (i = 0U; i < OSI_EQOS_MAX_HASH_REGS; i++) {
		config->reg_addr[EQOS_MAC_HTR0_IDX + i] =
						 base + EQOS_MAC_HTR_REG(i);
	}
	config->reg_addr[EQOS_MAC_Q0_TXFC_IDX] = base +
						 EQOS_MAC_QX_TX_FLW_CTRL(0U);
	config->reg_addr[EQOS_MAC_RQC0R_IDX] = base + EQOS_MAC_RQC0R;
	config->reg_addr[EQOS_MAC_RQC1R_IDX] = base + EQOS_MAC_RQC1R;
	config->reg_addr[EQOS_MAC_RQC2R_IDX] = base + EQOS_MAC_RQC2R;
	config->reg_addr[EQOS_MAC_IMR_IDX] = base + EQOS_MAC_IMR;
	config->reg_addr[EQOS_MAC_MA0HR_IDX] = base + EQOS_MAC_MA0HR;
	config->reg_addr[EQOS_MAC_MA0LR_IDX] = base + EQOS_MAC_MA0LR;
	config->reg_addr[EQOS_MAC_TCR_IDX] = base + EQOS_MAC_TCR;
	config->reg_addr[EQOS_MAC_SSIR_IDX] = base + EQOS_MAC_SSIR;
	config->reg_addr[EQOS_MAC_TAR_IDX] = base + EQOS_MAC_TAR;
	config->reg_addr[EQOS_PAD_AUTO_CAL_CFG_IDX] = base +
						      EQOS_PAD_AUTO_CAL_CFG;
	/* MTL registers */
	config->reg_addr[EQOS_MTL_RXQ_DMA_MAP0_IDX] = base +
						      EQOS_MTL_RXQ_DMA_MAP0;
	for (i = 0U; i < osi_core->num_mtl_queues; i++) {
		idx = osi_core->mtl_queues[i];
		if (idx >= OSI_EQOS_MAX_NUM_CHANS) {
			continue;
		}

		config->reg_addr[EQOS_MTL_CH0_TX_OP_MODE_IDX + idx] = base +
						EQOS_MTL_CHX_TX_OP_MODE(idx);
		config->reg_addr[EQOS_MTL_TXQ0_QW_IDX + idx] = base +
						EQOS_MTL_TXQ_QW(idx);
		config->reg_addr[EQOS_MTL_CH0_RX_OP_MODE_IDX + idx] = base +
						EQOS_MTL_CHX_RX_OP_MODE(idx);
	}
	/* DMA registers */
	config->reg_addr[EQOS_DMA_SBUS_IDX] = base + EQOS_DMA_SBUS;

	/* Update the register mask to ignore reserved bits/self-clearing bits.
	 * MAC registers */
	config->reg_mask[EQOS_MAC_MCR_IDX] = EQOS_MAC_MCR_MASK;
	config->reg_mask[EQOS_MAC_PFR_IDX] = EQOS_MAC_PFR_MASK;
	for (i = 0U; i < OSI_EQOS_MAX_HASH_REGS; i++) {
		config->reg_mask[EQOS_MAC_HTR0_IDX + i] = EQOS_MAC_HTR_MASK;
	}
	config->reg_mask[EQOS_MAC_Q0_TXFC_IDX] = EQOS_MAC_QX_TXFC_MASK;
	config->reg_mask[EQOS_MAC_RQC0R_IDX] = EQOS_MAC_RQC0R_MASK;
	config->reg_mask[EQOS_MAC_RQC1R_IDX] = EQOS_MAC_RQC1R_MASK;
	config->reg_mask[EQOS_MAC_RQC2R_IDX] = EQOS_MAC_RQC2R_MASK;
	config->reg_mask[EQOS_MAC_IMR_IDX] = EQOS_MAC_IMR_MASK;
	config->reg_mask[EQOS_MAC_MA0HR_IDX] = EQOS_MAC_MA0HR_MASK;
	config->reg_mask[EQOS_MAC_MA0LR_IDX] = EQOS_MAC_MA0LR_MASK;
	config->reg_mask[EQOS_MAC_TCR_IDX] = EQOS_MAC_TCR_MASK;
	config->reg_mask[EQOS_MAC_SSIR_IDX] = EQOS_MAC_SSIR_MASK;
	config->reg_mask[EQOS_MAC_TAR_IDX] = EQOS_MAC_TAR_MASK;
	config->reg_mask[EQOS_PAD_AUTO_CAL_CFG_IDX] =
						EQOS_PAD_AUTO_CAL_CFG_MASK;
	/* MTL registers */
	config->reg_mask[EQOS_MTL_RXQ_DMA_MAP0_IDX] = EQOS_RXQ_DMA_MAP0_MASK;
	for (i = 0U; i < osi_core->num_mtl_queues; i++) {
		idx = osi_core->mtl_queues[i];
		if (idx >= OSI_EQOS_MAX_NUM_CHANS) {
			continue;
		}

		config->reg_mask[EQOS_MTL_CH0_TX_OP_MODE_IDX + idx] =
						EQOS_MTL_TXQ_OP_MODE_MASK;
		config->reg_mask[EQOS_MTL_TXQ0_QW_IDX + idx] =
						EQOS_MTL_TXQ_QW_MASK;
		config->reg_mask[EQOS_MTL_CH0_RX_OP_MODE_IDX + idx] =
						EQOS_MTL_RXQ_OP_MODE_MASK;
	}
	/* DMA registers */
	config->reg_mask[EQOS_DMA_SBUS_IDX] = EQOS_DMA_SBUS_MASK;

	/* Initialize current power-on-reset values of these registers */
	for (i = EQOS_MAC_MCR_IDX; i < EQOS_MAX_CORE_SAFETY_REGS; i++) {
		if (config->reg_addr[i] == OSI_NULL) {
			continue;
		}

		val = osi_readla(osi_core,
				 (nveu8_t *)config->reg_addr[i]);
		config->reg_val[i] = val & config->reg_mask[i];
	}

	osi_lock_init(&config->core_safety_lock);
}

/**
 * @brief Initialize the OSI core private data backup config array
 *
 * @note
 * Algorithm:
 *  - Populate the list of core registers to be saved during suspend.
 *    Fill the address of each register in structure.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 *
 * @param[in] osi_core: OSI core private data structure.
 */
static void eqos_core_backup_init(struct osi_core_priv_data *const osi_core)
{
	struct core_backup *config = &osi_core->backup_config;
	nveu8_t *base = (nveu8_t *)osi_core->base;
	nveu32_t i;

	/* MAC registers backup */
	config->reg_addr[EQOS_MAC_MCR_BAK_IDX] = base + EQOS_MAC_MCR;
	config->reg_addr[EQOS_MAC_EXTR_BAK_IDX] = base + EQOS_MAC_EXTR;
	config->reg_addr[EQOS_MAC_PFR_BAK_IDX] = base + EQOS_MAC_PFR;
	config->reg_addr[EQOS_MAC_VLAN_TAG_BAK_IDX] = base +
						EQOS_MAC_VLAN_TAG;
	config->reg_addr[EQOS_MAC_VLANTIR_BAK_IDX] = base + EQOS_MAC_VLANTIR;
	config->reg_addr[EQOS_MAC_RX_FLW_CTRL_BAK_IDX] = base +
						EQOS_MAC_RX_FLW_CTRL;
	config->reg_addr[EQOS_MAC_RQC0R_BAK_IDX] = base + EQOS_MAC_RQC0R;
	config->reg_addr[EQOS_MAC_RQC1R_BAK_IDX] = base + EQOS_MAC_RQC1R;
	config->reg_addr[EQOS_MAC_RQC2R_BAK_IDX] = base + EQOS_MAC_RQC2R;
	config->reg_addr[EQOS_MAC_ISR_BAK_IDX] = base + EQOS_MAC_ISR;
	config->reg_addr[EQOS_MAC_IMR_BAK_IDX] = base + EQOS_MAC_IMR;
	config->reg_addr[EQOS_MAC_PMTCSR_BAK_IDX] = base + EQOS_MAC_PMTCSR;
	config->reg_addr[EQOS_MAC_LPI_CSR_BAK_IDX] = base + EQOS_MAC_LPI_CSR;
	config->reg_addr[EQOS_MAC_LPI_TIMER_CTRL_BAK_IDX] = base +
						EQOS_MAC_LPI_TIMER_CTRL;
	config->reg_addr[EQOS_MAC_LPI_EN_TIMER_BAK_IDX] = base +
						EQOS_MAC_LPI_EN_TIMER;
	config->reg_addr[EQOS_MAC_ANS_BAK_IDX] = base + EQOS_MAC_ANS;
	config->reg_addr[EQOS_MAC_PCS_BAK_IDX] = base + EQOS_MAC_PCS;
	if (osi_core->mac_ver == OSI_EQOS_MAC_5_00) {
		config->reg_addr[EQOS_5_00_MAC_ARPPA_BAK_IDX] = base +
							EQOS_5_00_MAC_ARPPA;
	}
	config->reg_addr[EQOS_MMC_CNTRL_BAK_IDX] = base + EQOS_MMC_CNTRL;
	if (osi_core->mac_ver == OSI_EQOS_MAC_4_10) {
		config->reg_addr[EQOS_4_10_MAC_ARPPA_BAK_IDX] = base +
							EQOS_4_10_MAC_ARPPA;
	}
	config->reg_addr[EQOS_MAC_TCR_BAK_IDX] = base + EQOS_MAC_TCR;
	config->reg_addr[EQOS_MAC_SSIR_BAK_IDX] = base + EQOS_MAC_SSIR;
	config->reg_addr[EQOS_MAC_STSR_BAK_IDX] = base + EQOS_MAC_STSR;
	config->reg_addr[EQOS_MAC_STNSR_BAK_IDX] = base + EQOS_MAC_STNSR;
	config->reg_addr[EQOS_MAC_STSUR_BAK_IDX] = base + EQOS_MAC_STSUR;
	config->reg_addr[EQOS_MAC_STNSUR_BAK_IDX] = base + EQOS_MAC_STNSUR;
	config->reg_addr[EQOS_MAC_TAR_BAK_IDX] = base + EQOS_MAC_TAR;
	config->reg_addr[EQOS_DMA_BMR_BAK_IDX] = base + EQOS_DMA_BMR;
	config->reg_addr[EQOS_DMA_SBUS_BAK_IDX] = base + EQOS_DMA_SBUS;
	config->reg_addr[EQOS_DMA_ISR_BAK_IDX] = base + EQOS_DMA_ISR;
	config->reg_addr[EQOS_MTL_OP_MODE_BAK_IDX] = base + EQOS_MTL_OP_MODE;
	config->reg_addr[EQOS_MTL_RXQ_DMA_MAP0_BAK_IDX] = base +
						EQOS_MTL_RXQ_DMA_MAP0;

	for (i = 0; i < EQOS_MAX_HTR_REGS; i++) {
		config->reg_addr[EQOS_MAC_HTR_REG_BAK_IDX(i)] = base +
						EQOS_MAC_HTR_REG(i);
	}
	for (i = 0; i < OSI_EQOS_MAX_NUM_QUEUES; i++) {
		config->reg_addr[EQOS_MAC_QX_TX_FLW_CTRL_BAK_IDX(i)] = base +
						EQOS_MAC_QX_TX_FLW_CTRL(i);
	}
	for (i = 0; i < EQOS_MAX_MAC_ADDRESS_FILTER; i++) {
		config->reg_addr[EQOS_MAC_ADDRH_BAK_IDX(i)] = base +
						EQOS_MAC_ADDRH(i);
		config->reg_addr[EQOS_MAC_ADDRL_BAK_IDX(i)] = base +
						EQOS_MAC_ADDRL(i);
	}
	for (i = 0; i < EQOS_MAX_L3_L4_FILTER; i++) {
		config->reg_addr[EQOS_MAC_L3L4_CTR_BAK_IDX(i)] = base +
						EQOS_MAC_L3L4_CTR(i);
		config->reg_addr[EQOS_MAC_L4_ADR_BAK_IDX(i)] = base +
						EQOS_MAC_L4_ADR(i);
		config->reg_addr[EQOS_MAC_L3_AD0R_BAK_IDX(i)] = base +
						EQOS_MAC_L3_AD0R(i);
		config->reg_addr[EQOS_MAC_L3_AD1R_BAK_IDX(i)] = base +
						EQOS_MAC_L3_AD1R(i);
		config->reg_addr[EQOS_MAC_L3_AD2R_BAK_IDX(i)] = base +
						EQOS_MAC_L3_AD2R(i);
		config->reg_addr[EQOS_MAC_L3_AD3R_BAK_IDX(i)] = base +
						EQOS_MAC_L3_AD3R(i);
	}
	for (i = 0; i < OSI_EQOS_MAX_NUM_QUEUES; i++) {
		config->reg_addr[EQOS_MTL_CHX_TX_OP_MODE_BAK_IDX(i)] = base +
						EQOS_MTL_CHX_TX_OP_MODE(i);
		config->reg_addr[EQOS_MTL_TXQ_ETS_CR_BAK_IDX(i)] = base +
						EQOS_MTL_TXQ_ETS_CR(i);
		config->reg_addr[EQOS_MTL_TXQ_QW_BAK_IDX(i)] = base +
						EQOS_MTL_TXQ_QW(i);
		config->reg_addr[EQOS_MTL_TXQ_ETS_SSCR_BAK_IDX(i)] = base +
						EQOS_MTL_TXQ_ETS_SSCR(i);
		config->reg_addr[EQOS_MTL_TXQ_ETS_HCR_BAK_IDX(i)] = base +
						EQOS_MTL_TXQ_ETS_HCR(i);
		config->reg_addr[EQOS_MTL_TXQ_ETS_LCR_BAK_IDX(i)] = base +
						EQOS_MTL_TXQ_ETS_LCR(i);
		config->reg_addr[EQOS_MTL_CHX_RX_OP_MODE_BAK_IDX(i)] = base +
						EQOS_MTL_CHX_RX_OP_MODE(i);
	}

	/* Wrapper register backup */
	config->reg_addr[EQOS_CLOCK_CTRL_0_BAK_IDX] = base +
						EQOS_CLOCK_CTRL_0;
	config->reg_addr[EQOS_AXI_ASID_CTRL_BAK_IDX] = base +
						EQOS_AXI_ASID_CTRL;
	config->reg_addr[EQOS_PAD_CRTL_BAK_IDX] = base + EQOS_PAD_CRTL;
	config->reg_addr[EQOS_PAD_AUTO_CAL_CFG_BAK_IDX] = base +
						EQOS_PAD_AUTO_CAL_CFG;
}

/**
 * @brief eqos_config_flow_control - Configure MAC flow control settings
 *
 * @note
 * Algorithm:
 *  - Validate flw_ctrl for validity and return -1 if fails.
 *  - Configure Tx and(or) Rx flow control registers based on flw_ctrl.
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] flw_ctrl: flw_ctrl settings.
 *  -  If OSI_FLOW_CTRL_TX set, enable TX flow control, else disable.
 *  -  If OSI_FLOW_CTRL_RX set, enable RX flow control, else disable.
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_flow_control(
				    struct osi_core_priv_data *const osi_core,
				    const nveu32_t flw_ctrl)
{
	nveu32_t val;
	void *addr = osi_core->base;

	/* return on invalid argument */
	if (flw_ctrl > (OSI_FLOW_CTRL_RX | OSI_FLOW_CTRL_TX)) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "flw_ctr: invalid input\n", 0ULL);
		return -1;
	}

	/* Configure MAC Tx Flow control */
	/* Read MAC Tx Flow control Register of Q0 */
	val = osi_readla(osi_core,
			 (nveu8_t *)addr + EQOS_MAC_QX_TX_FLW_CTRL(0U));

	/* flw_ctrl BIT0: 1 is for tx flow ctrl enable
	 * flw_ctrl BIT0: 0 is for tx flow ctrl disable
	 */
	if ((flw_ctrl & OSI_FLOW_CTRL_TX) == OSI_FLOW_CTRL_TX) {
		/* Enable Tx Flow Control */
		val |= EQOS_MAC_QX_TX_FLW_CTRL_TFE;
		/* Mask and set Pause Time */
		val &= ~EQOS_MAC_PAUSE_TIME_MASK;
		val |= EQOS_MAC_PAUSE_TIME & EQOS_MAC_PAUSE_TIME_MASK;
	} else {
		/* Disable Tx Flow Control */
		val &= ~EQOS_MAC_QX_TX_FLW_CTRL_TFE;
	}

	/* Write to MAC Tx Flow control Register of Q0 */
	eqos_core_safety_writel(osi_core, val, (nveu8_t *)addr +
				EQOS_MAC_QX_TX_FLW_CTRL(0U),
				EQOS_MAC_Q0_TXFC_IDX);

	/* Configure MAC Rx Flow control*/
	/* Read MAC Rx Flow control Register */
	val = osi_readla(osi_core,
			 (nveu8_t *)addr + EQOS_MAC_RX_FLW_CTRL);

	/* flw_ctrl BIT1: 1 is for rx flow ctrl enable
	 * flw_ctrl BIT1: 0 is for rx flow ctrl disable
	 */
	if ((flw_ctrl & OSI_FLOW_CTRL_RX) == OSI_FLOW_CTRL_RX) {
		/* Enable Rx Flow Control */
		val |= EQOS_MAC_RX_FLW_CTRL_RFE;
	} else {
		/* Disable Rx Flow Control */
		val &= ~EQOS_MAC_RX_FLW_CTRL_RFE;
	}

	/* Write to MAC Rx Flow control Register */
	osi_writela(osi_core, val,
		    (nveu8_t *)addr + EQOS_MAC_RX_FLW_CTRL);

	return 0;
}

/**
 * @brief eqos_config_fw_err_pkts - Configure forwarding of error packets
 *
 * @note
 * Algorithm:
 *  - Validate fw_err and return -1 if fails.
 *  - Enable or disable forward error packet confiration based on fw_err.
 *  - Refer to EQOS column of <<RM_20, (sequence diagram)>> for API details.
 *  - TraceID: ETHERNET_NVETHERNETRM_020
 *
 * @param[in] osi_core: OSI core private data structure. Used param base.
 * @param[in] qinx: Queue index. Max value OSI_EQOS_MAX_NUM_CHANS-1.
 * @param[in] fw_err: Enable(OSI_ENABLE) or Disable(OSI_DISABLE) the forwarding of error packets
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_fw_err_pkts(
				   struct osi_core_priv_data *const osi_core,
				   const nveu32_t qinx,
				   const nveu32_t fw_err)
{
	void *addr = osi_core->base;
	nveu32_t val;

	/* Check for valid fw_err and qinx values */
	if (((fw_err != OSI_ENABLE) && (fw_err != OSI_DISABLE)) ||
	    (qinx >= OSI_EQOS_MAX_NUM_CHANS)) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "config_fw_err: invalid input\n", 0ULL);
		return -1;
	}

	/* Read MTL RXQ Operation_Mode Register */
	val = osi_readla(osi_core,
			 (nveu8_t *)addr + EQOS_MTL_CHX_RX_OP_MODE(qinx));

	/* fw_err, 1 is for enable and 0 is for disable */
	if (fw_err == OSI_ENABLE) {
		/* When fw_err bit is set, all packets except the runt error
		 * packets are forwarded to the application or DMA.
		 */
		val |= EQOS_MTL_RXQ_OP_MODE_FEP;
	} else if (fw_err == OSI_DISABLE) {
		/* When this bit is reset, the Rx queue drops packets with error
		 * status (CRC error, GMII_ER, watchdog timeout, or overflow)
		 */
		val &= ~EQOS_MTL_RXQ_OP_MODE_FEP;
	} else {
		/* Nothing here */
	}

	/* Write to FEP bit of MTL RXQ operation Mode Register to enable or
	 * disable the forwarding of error packets to DMA or application.
	 */
	eqos_core_safety_writel(osi_core, val, (nveu8_t *)addr +
				EQOS_MTL_CHX_RX_OP_MODE(qinx),
				EQOS_MTL_CH0_RX_OP_MODE_IDX + qinx);

	return 0;
}

/**
 * @brief eqos_poll_for_swr - Poll for software reset (SWR bit in DMA Mode)
 *
 * @note
 * Algorithm:
 *  - Waits for SWR reset to be cleared in DMA Mode register for max polling count of 1000.
 *   - Sleeps for 1 milli sec for each iteration.
 *  - Refer to EQOS column of <<RM_04, (sequence diagram)>> for API details.
 *  - TraceID: ETHERNET_NVETHERNETRM_004
 *
 * @param[in] osi_core: OSI core private data structure.Used param base, osd_ops.usleep_range.
 *
 * @pre MAC needs to be out of reset and proper clock configured.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 *
 * @retval 0 on success if reset is success
 * @retval -1 on if reset didnot happen in timeout.
 */
static nve32_t eqos_poll_for_swr(struct osi_core_priv_data *const osi_core)
{
	void *addr = osi_core->base;
	nveu32_t retry = RETRY_COUNT;
	nveu32_t count;
	nveu32_t dma_bmr = 0;
	nve32_t cond = COND_NOT_MET;
	nveu32_t pre_si = osi_core->pre_si;

	if (pre_si == OSI_ENABLE) {
		osi_writela(osi_core, OSI_ENABLE,
			    (nveu8_t *)addr + EQOS_DMA_BMR);
	}
	/* add delay of 10 usec */
	osi_core->osd_ops.usleep_range(9, 11);

	/* Poll Until Poll Condition */
	count = 0;
	while (cond == COND_NOT_MET) {
		if (count > retry) {
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_HW_FAIL,
				     "poll_for_swr: timeout\n", 0ULL);
			return -1;
		}

		count++;


		dma_bmr = osi_readla(osi_core,
				     (nveu8_t *)addr + EQOS_DMA_BMR);
		if ((dma_bmr & EQOS_DMA_BMR_SWR) != EQOS_DMA_BMR_SWR) {
			cond = COND_MET;
		} else {
			osi_core->osd_ops.msleep(1U);
		}
	}

	return 0;
}

/**
 * @brief eqos_set_speed - Set operating speed
 *
 * @note
 * Algorithm:
 *  - Based on the speed (10/100/1000Mbps) MAC will be configured
 *    accordingly.
 *  - If invalid value for speed, configure for 1000Mbps.
 *  - Refer to EQOS column of <<RM_12, (sequence diagram)>> for API details.
 *  - TraceID: ETHERNET_NVETHERNETRM_012
 *
 * @param[in] base:	EQOS virtual base address.
 * @param[in] speed: Operating speed. Valid values are OSI_SPEED_*
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 */
static int eqos_set_speed(struct osi_core_priv_data *const osi_core,
			   const nve32_t speed)
{
	nveu32_t  mcr_val;
	void *base = osi_core->base;

	mcr_val = osi_readla(osi_core, (nveu8_t *)base + EQOS_MAC_MCR);
	switch (speed) {
	default:
		mcr_val &= ~EQOS_MCR_PS;
		mcr_val &= ~EQOS_MCR_FES;
		break;
	case OSI_SPEED_1000:
		mcr_val &= ~EQOS_MCR_PS;
		mcr_val &= ~EQOS_MCR_FES;
		break;
	case OSI_SPEED_100:
		mcr_val |= EQOS_MCR_PS;
		mcr_val |= EQOS_MCR_FES;
		break;
	case OSI_SPEED_10:
		mcr_val |= EQOS_MCR_PS;
		mcr_val &= ~EQOS_MCR_FES;
		break;
	}

	eqos_core_safety_writel(osi_core, mcr_val,
				(unsigned char *)osi_core->base + EQOS_MAC_MCR,
				EQOS_MAC_MCR_IDX);
	return 0;
}

/**
 * @brief eqos_set_mode - Set operating mode
 *
 * @note
 * Algorithm:
 *  - Based on the mode (HALF/FULL Duplex) MAC will be configured
 *    accordingly.
 *  - If invalid value for mode, return -1.
 *  - Refer to EQOS column of <<RM_11, (sequence diagram)>> for API details.
 *  - TraceID: ETHERNET_NVETHERNETRM_011
 *
 * @param[in] osi_core: OSI core private data structure. used param is base.
 * @param[in] mode:	Operating mode. (OSI_FULL_DUPLEX/OSI_HALF_DUPLEX)
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_set_mode(struct osi_core_priv_data *const osi_core,
			     const nve32_t mode)
{
	void *base = osi_core->base;
	nveu32_t mcr_val;

	mcr_val = osi_readla(osi_core, (nveu8_t *)base + EQOS_MAC_MCR);
	if (mode == OSI_FULL_DUPLEX) {
		mcr_val |= EQOS_MCR_DM;
		/* DO (disable receive own) bit is not applicable, don't care */
		mcr_val &= ~EQOS_MCR_DO;
	} else if (mode == OSI_HALF_DUPLEX) {
		mcr_val &= ~EQOS_MCR_DM;
		/* Set DO (disable receive own) bit */
		mcr_val |= EQOS_MCR_DO;
	} else {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "set_mode: invalid mode\n", 0ULL);
		return -1;
		/* Nothing here */
	}
	eqos_core_safety_writel(osi_core, mcr_val,
				(nveu8_t *)base + EQOS_MAC_MCR,
				EQOS_MAC_MCR_IDX);
	return 0;
}

/**
 * @brief eqos_calculate_per_queue_fifo - Calculate per queue FIFO size
 *
 * @note
 * Algorithm:
 *  - Identify Total Tx/Rx HW FIFO size in KB based on fifo_size
 *  - Divide the same for each queue.
 *  - Correct the size to its nearest value of 256B to 32K with next correction value
 *    which is a 2power(2^x).
 *    - Correct for 9K and Max of 36K also.
 *    - i.e if share is >256 and < 512, set it to 256.
 *  - SWUD_ID: ETHERNET_NVETHERNETRM_006_1
 *
 * @param[in] mac_ver: MAC version value.
 * @param[in] fifo_size: Total Tx/RX HW FIFO size.
 * @param[in] queue_count: Total number of Queues configured.
 *
 * @pre MAC has to be out of reset.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 *
 * @retval Queue size that need to be programmed.
 */
static nveu32_t eqos_calculate_per_queue_fifo(nveu32_t mac_ver,
					      nveu32_t fifo_size,
					      nveu32_t queue_count)
{
	nveu32_t q_fifo_size = 0;  /* calculated fifo size per queue */
	nveu32_t p_fifo = EQOS_256; /* per queue fifo size program value */

	if (queue_count == 0U) {
		return 0U;
	}

	/* calculate Tx/Rx fifo share per queue */
	switch (fifo_size) {
	case 0:
		q_fifo_size = FIFO_SIZE_B(128U);
		break;
	case 1:
		q_fifo_size = FIFO_SIZE_B(256U);
		break;
	case 2:
		q_fifo_size = FIFO_SIZE_B(512U);
		break;
	case 3:
		q_fifo_size = FIFO_SIZE_KB(1U);
		break;
	case 4:
		q_fifo_size = FIFO_SIZE_KB(2U);
		break;
	case 5:
		q_fifo_size = FIFO_SIZE_KB(4U);
		break;
	case 6:
		q_fifo_size = FIFO_SIZE_KB(8U);
		break;
	case 7:
		q_fifo_size = FIFO_SIZE_KB(16U);
		break;
	case 8:
		q_fifo_size = FIFO_SIZE_KB(32U);
		break;
	case 9:
		if (mac_ver == OSI_EQOS_MAC_5_30) {
			q_fifo_size = FIFO_SIZE_KB(64U);
		} else {
			q_fifo_size = FIFO_SIZE_KB(36U);
		}
		break;
	case 10:
		q_fifo_size = FIFO_SIZE_KB(128U);
		break;
	case 11:
		q_fifo_size = FIFO_SIZE_KB(256U);
		break;
	default:
		q_fifo_size = FIFO_SIZE_KB(36U);
		break;
	}

	q_fifo_size = q_fifo_size / queue_count;

	if (q_fifo_size >= FIFO_SIZE_KB(36U)) {
		p_fifo = EQOS_36K;
	} else if (q_fifo_size >= FIFO_SIZE_KB(32U)) {
		p_fifo = EQOS_32K;
	} else if (q_fifo_size >= FIFO_SIZE_KB(16U)) {
		p_fifo = EQOS_16K;
	} else if (q_fifo_size == FIFO_SIZE_KB(9U)) {
		p_fifo = EQOS_9K;
	} else if (q_fifo_size >= FIFO_SIZE_KB(8U)) {
		p_fifo = EQOS_8K;
	} else if (q_fifo_size >= FIFO_SIZE_KB(4U)) {
		p_fifo = EQOS_4K;
	} else if (q_fifo_size >= FIFO_SIZE_KB(2U)) {
		p_fifo = EQOS_2K;
	} else if (q_fifo_size >= FIFO_SIZE_KB(1U)) {
		p_fifo = EQOS_1K;
	} else if (q_fifo_size >= FIFO_SIZE_B(512U)) {
		p_fifo = EQOS_512;
	} else if (q_fifo_size >= FIFO_SIZE_B(256U)) {
		p_fifo = EQOS_256;
	} else {
		/* Nothing here */
	}

	return p_fifo;
}

#ifdef UPDATED_PAD_CAL
/**
 * @brief eqos_pad_calibrate - performs PAD calibration
 *
 * @note
 * Algorithm:
 *  - Set field PAD_E_INPUT_OR_E_PWRD in reg ETHER_QOS_SDMEMCOMPPADCTRL_0
 *  - Delay for 1 usec.
 *  - Set AUTO_CAL_ENABLE and AUTO_CAL_START in reg
 *    ETHER_QOS_AUTO_CAL_CONFIG_0
 *  - Wait on AUTO_CAL_ACTIVE until it is 0 for a loop of 1000 with a sleep of 10 microsecond
 *    between itertions.
 *  - Re-program the value PAD_E_INPUT_OR_E_PWRD in
 *    ETHER_QOS_SDMEMCOMPPADCTRL_0 to save power
 *  - return 0 if wait for AUTO_CAL_ACTIVE is success else -1.
 *  - Refer to EQOS column of <<RM_13, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_013
 *
 * @param[in] osi_core: OSI core private data structure. Used param is base, osd_ops.usleep_range.
 *
 * @pre
 *  - MAC should out of reset and clocks enabled.
 *  - RGMII and MDIO interface needs to be IDLE before performing PAD
 *    calibration.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_pad_calibrate(struct osi_core_priv_data *const osi_core)
{
	void *ioaddr = osi_core->base;
	nveu32_t retry = RETRY_COUNT;
	nveu32_t count;
	nve32_t cond = COND_NOT_MET, ret = 0;
	nveu32_t value;

	__sync_val_compare_and_swap(&osi_core->padctrl.is_pad_cal_in_progress,
				    OSI_DISABLE, OSI_ENABLE);
	ret = eqos_pre_pad_calibrate(osi_core);
	if (ret < 0) {
		ret = -1;
		goto error;
	}
	/* 1. Set field PAD_E_INPUT_OR_E_PWRD in
	 * reg ETHER_QOS_SDMEMCOMPPADCTRL_0
	 */
	value = osi_readla(osi_core, (nveu8_t *)ioaddr + EQOS_PAD_CRTL);
	value |= EQOS_PAD_CRTL_E_INPUT_OR_E_PWRD;
	osi_writela(osi_core, value, (nveu8_t *)ioaddr + EQOS_PAD_CRTL);

	/* 2. delay for 1 to 3 usec */
	osi_core->osd_ops.usleep_range(1, 3);

	/* 3. Set AUTO_CAL_ENABLE and AUTO_CAL_START in
	 * reg ETHER_QOS_AUTO_CAL_CONFIG_0.
	 */
	value = osi_readla(osi_core,
			   (nveu8_t *)ioaddr + EQOS_PAD_AUTO_CAL_CFG);
	value |= EQOS_PAD_AUTO_CAL_CFG_START |
		 EQOS_PAD_AUTO_CAL_CFG_ENABLE;
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)ioaddr +
				EQOS_PAD_AUTO_CAL_CFG,
				EQOS_PAD_AUTO_CAL_CFG_IDX);

	/* 4. Wait on 10 to 12 us before start checking for calibration done.
	 *    This delay is consumed in delay inside while loop.
	 */

	/* 5. Wait on AUTO_CAL_ACTIVE until it is 0. 10ms is the timeout */
	count = 0;
	while (cond == COND_NOT_MET) {
		if (count > retry) {
			goto calibration_failed;
		}
		count++;
		osi_core->osd_ops.usleep_range(10, 12);
		value = osi_readla(osi_core, (nveu8_t *)ioaddr +
				   EQOS_PAD_AUTO_CAL_STAT);
		/* calibration done when CAL_STAT_ACTIVE is zero */
		if ((value & EQOS_PAD_AUTO_CAL_STAT_ACTIVE) == 0U) {
			cond = COND_MET;
		}
	}

calibration_failed:
	/* 6. Re-program the value PAD_E_INPUT_OR_E_PWRD in
	 * ETHER_QOS_SDMEMCOMPPADCTRL_0 to save power
	 */
	value = osi_readla(osi_core, (nveu8_t *)ioaddr + EQOS_PAD_CRTL);
	value &=  ~EQOS_PAD_CRTL_E_INPUT_OR_E_PWRD;
	osi_writela(osi_core, value, (nveu8_t *)ioaddr + EQOS_PAD_CRTL);
	ret = eqos_post_pad_calibrate(osi_core) < 0 ? -1 : ret;
error:
	__sync_val_compare_and_swap(&osi_core->padctrl.is_pad_cal_in_progress,
				    OSI_ENABLE, OSI_DISABLE);

	return ret;
}

#else
/**
 * @brief eqos_pad_calibrate - PAD calibration
 *
 * @note
 * Algorithm:
 *  - Set field PAD_E_INPUT_OR_E_PWRD in reg ETHER_QOS_SDMEMCOMPPADCTRL_0
 *  - Delay for 1 usec.
 *  - Set AUTO_CAL_ENABLE and AUTO_CAL_START in reg
 *    ETHER_QOS_AUTO_CAL_CONFIG_0
 *  - Wait on AUTO_CAL_ACTIVE until it is 0
 *  - Re-program the value PAD_E_INPUT_OR_E_PWRD in
 *    ETHER_QOS_SDMEMCOMPPADCTRL_0 to save power
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @note
 *  - MAC should out of reset and clocks enabled.
 *  - RGMII and MDIO interface needs to be IDLE before performing PAD
 *    calibration.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_pad_calibrate(struct osi_core_priv_data *const osi_core)
{
	void *ioaddr = osi_core->base;
	nveu32_t retry = RETRY_COUNT;
	nveu32_t count;
	nve32_t cond = COND_NOT_MET, ret = 0;
	nveu32_t value;

	/* 1. Set field PAD_E_INPUT_OR_E_PWRD in
	 * reg ETHER_QOS_SDMEMCOMPPADCTRL_0
	 */
	value = osi_readla(osi_core, (nveu8_t *)ioaddr + EQOS_PAD_CRTL);
	value |= EQOS_PAD_CRTL_E_INPUT_OR_E_PWRD;
	osi_writela(osi_core, value, (nveu8_t *)ioaddr + EQOS_PAD_CRTL);
	/* 2. delay for 1 usec */
	osi_core->osd_ops.usleep_range(1, 3);
	/* 3. Set AUTO_CAL_ENABLE and AUTO_CAL_START in
	 * reg ETHER_QOS_AUTO_CAL_CONFIG_0.
	 */
	value = osi_readla(osi_core,
			   (nveu8_t *)ioaddr + EQOS_PAD_AUTO_CAL_CFG);
	value |= EQOS_PAD_AUTO_CAL_CFG_START |
		 EQOS_PAD_AUTO_CAL_CFG_ENABLE;
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)ioaddr +
				EQOS_PAD_AUTO_CAL_CFG,
				EQOS_PAD_AUTO_CAL_CFG_IDX);
	/* 4. Wait on 1 to 3 us before start checking for calibration done.
	 *    This delay is consumed in delay inside while loop.
	 */
	/* 5. Wait on AUTO_CAL_ACTIVE until it is 0. 10ms is the timeout */
	count = 0;
	while (cond == COND_NOT_MET) {
		if (count > retry) {
			ret = -1;
			goto calibration_failed;
		}
		count++;
		osi_core->osd_ops.usleep_range(10, 12);
		value = osi_readla(osi_core, (nveu8_t *)ioaddr +
				   EQOS_PAD_AUTO_CAL_STAT);
		/* calibration done when CAL_STAT_ACTIVE is zero */
		if ((value & EQOS_PAD_AUTO_CAL_STAT_ACTIVE) == 0U) {
			cond = COND_MET;
		}
	}
calibration_failed:
	/* 6. Re-program the value PAD_E_INPUT_OR_E_PWRD in
	 * ETHER_QOS_SDMEMCOMPPADCTRL_0 to save power
	 */
	value = osi_readla(osi_core, (nveu8_t *)ioaddr + EQOS_PAD_CRTL);
	value &=  ~EQOS_PAD_CRTL_E_INPUT_OR_E_PWRD;
	osi_writela(osi_core, value, (nveu8_t *)ioaddr + EQOS_PAD_CRTL);
	return ret;
}
#endif /* UPDATED_PAD_CAL */

/**
 * @brief eqos_flush_mtl_tx_queue - Flush MTL Tx queue
 *
 * @note
 * Algorithm:
 *  - Validate qinx for maximum value of OSI_EQOS_MAX_NUM_QUEUES and return -1 if fails.
 *  - Configure EQOS_MTL_CHX_TX_OP_MODE to flush corresponding MTL queue.
 *  - Wait on EQOS_MTL_QTOMR_FTQ_LPOS bit set for a loop of 1000 with a sleep of
 *    1 milli second between itertions.
 *  - return 0 if EQOS_MTL_QTOMR_FTQ_LPOS is set else -1.
 *  - SWUD_ID: ETHERNET_NVETHERNETRM_006_2
 *
 * @param[in] osi_core: OSI core private data structure. Used param base, osd_ops.msleep.
 * @param[in] qinx: MTL queue index. Max value is OSI_EQOS_MAX_NUM_QUEUES-1.
 *
 * @note
 *  - MAC should out of reset and clocks enabled.
 *  - hw core initialized. see osi_hw_core_init().
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_flush_mtl_tx_queue(
				   struct osi_core_priv_data *const osi_core,
				   const nveu32_t qinx)
{
	void *addr = osi_core->base;
	nveu32_t retry = RETRY_COUNT;
	nveu32_t count;
	nveu32_t value;
	nve32_t cond = COND_NOT_MET;

	if (qinx >= OSI_EQOS_MAX_NUM_QUEUES) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "flush_mtl_tx_queue: invalid input\n", 0ULL);
		return -1;
	}

	/* Read Tx Q Operating Mode Register and flush TxQ */
	value = osi_readla(osi_core, (nveu8_t *)addr +
			   EQOS_MTL_CHX_TX_OP_MODE(qinx));
	value |= EQOS_MTL_QTOMR_FTQ;
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)addr +
				EQOS_MTL_CHX_TX_OP_MODE(qinx),
				EQOS_MTL_CH0_TX_OP_MODE_IDX + qinx);

	/* Poll Until FTQ bit resets for Successful Tx Q flush */
	count = 0;
	while (cond == COND_NOT_MET) {
		if (count > retry) {
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
				     "Poll FTQ bit timeout\n", 0ULL);
				return -1;
		}

		count++;
		osi_core->osd_ops.msleep(1);

		value = osi_readla(osi_core, (nveu8_t *)addr +
				   EQOS_MTL_CHX_TX_OP_MODE(qinx));

		if ((value & EQOS_MTL_QTOMR_FTQ_LPOS) == 0U) {
			cond = COND_MET;
		}
	}

	return 0;
}

/**
 * @brief update_ehfc_rfa_rfd - Update EHFC, RFD and RSA values
 *
 * @note
 * Algorithm:
 *  - Caculates and stores the RSD (Threshold for Deactivating
 *    Flow control) and RSA (Threshold for Activating Flow Control) values
 *    based on the Rx FIFO size and also enables HW flow control.
 *   - Maping detials for rx_fifo are:(minimum EQOS_4K)
 *    - EQOS_4K, configure FULL_MINUS_2_5K for RFD and FULL_MINUS_1_5K for RFA
 *    - EQOS_8K, configure FULL_MINUS_4_K for RFD and FULL_MINUS_6_K for RFA
 *    - EQOS_16K, configure FULL_MINUS_4_K for RFD and FULL_MINUS_10_K for RFA
 *    - EQOS_32K, configure FULL_MINUS_4_K for RFD and FULL_MINUS_16_K for RFA
 *    - EQOS_9K/Deafult, configure FULL_MINUS_3_K for RFD and FULL_MINUS_2_K for RFA
 *  - SWUD_ID: ETHERNET_NVETHERNETRM_006_3
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 *
 * @param[in] rx_fifo: Rx FIFO size.
 * @param[out] value: Stores RFD and RSA values
 */
void update_ehfc_rfa_rfd(nveu32_t rx_fifo, nveu32_t *value)
{
	if (rx_fifo >= EQOS_4K) {
		/* Enable HW Flow Control */
		*value |= EQOS_MTL_RXQ_OP_MODE_EHFC;

		switch (rx_fifo) {
		case EQOS_4K:
			/* Update RFD */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			*value |= (FULL_MINUS_2_5K <<
				   EQOS_MTL_RXQ_OP_MODE_RFD_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			/* Update RFA */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			*value |= (FULL_MINUS_1_5K <<
				   EQOS_MTL_RXQ_OP_MODE_RFA_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			break;
		case EQOS_8K:
			/* Update RFD */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			*value |= (FULL_MINUS_4_K <<
				   EQOS_MTL_RXQ_OP_MODE_RFD_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			/* Update RFA */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			*value |= (FULL_MINUS_6_K <<
				   EQOS_MTL_RXQ_OP_MODE_RFA_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			break;
		case EQOS_9K:
			/* Update RFD */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			*value |= (FULL_MINUS_3_K <<
				   EQOS_MTL_RXQ_OP_MODE_RFD_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			/* Update RFA */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			*value |= (FULL_MINUS_2_K <<
				   EQOS_MTL_RXQ_OP_MODE_RFA_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			break;
		case EQOS_16K:
			/* Update RFD */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			*value |= (FULL_MINUS_4_K <<
				   EQOS_MTL_RXQ_OP_MODE_RFD_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			/* Update RFA */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			*value |= (FULL_MINUS_10_K <<
				   EQOS_MTL_RXQ_OP_MODE_RFA_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			break;
		case EQOS_32K:
			/* Update RFD */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			*value |= (FULL_MINUS_4_K <<
				   EQOS_MTL_RXQ_OP_MODE_RFD_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			/* Update RFA */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			*value |= (FULL_MINUS_16_K <<
				   EQOS_MTL_RXQ_OP_MODE_RFA_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			break;
		default:
			/* Use 9K values */
			/* Update RFD */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			*value |= (FULL_MINUS_3_K <<
				   EQOS_MTL_RXQ_OP_MODE_RFD_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFD_MASK;
			/* Update RFA */
			*value &= ~EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			*value |= (FULL_MINUS_2_K <<
				   EQOS_MTL_RXQ_OP_MODE_RFA_SHIFT) &
				   EQOS_MTL_RXQ_OP_MODE_RFA_MASK;
			break;
		}
	}
}

/** \cond DO_NOT_DOCUMENT */
/**
 * @brief eqos_configure_mtl_queue - Configure MTL Queue
 *
 * @note
 * Algorithm:
 *  - This takes care of configuring the  below
 *    parameters for the MTL Queue
 *    - Mapping MTL Rx queue and DMA Rx channel
 *    - Flush TxQ
 *    - Enable Store and Forward mode for Tx, Rx
 *    - Configure Tx and Rx MTL Queue sizes
 *    - Configure TxQ weight
 *    - Enable Rx Queues
 *
 * @param[in] qinx:	Queue number that need to be configured.
 * @param[in] osi_core: OSI core private data.
 * @param[in] tx_fifo: MTL TX queue size for a MTL queue.
 * @param[in] rx_fifo: MTL RX queue size for a MTL queue.
 *
 * @pre MAC has to be out of reset.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_configure_mtl_queue(nveu32_t qinx,
				    struct osi_core_priv_data *const osi_core,
				    nveu32_t tx_fifo,
				    nveu32_t rx_fifo)
{
	nveu32_t value = 0;
	nve32_t ret = 0;

	ret = eqos_flush_mtl_tx_queue(osi_core, qinx);
	if (ret < 0) {
		return ret;
	}

	value = (tx_fifo << EQOS_MTL_TXQ_SIZE_SHIFT);
	/* Enable Store and Forward mode */
	value |= EQOS_MTL_TSF;
	/* Enable TxQ */
	value |= EQOS_MTL_TXQEN;
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MTL_CHX_TX_OP_MODE(qinx),
				EQOS_MTL_CH0_TX_OP_MODE_IDX + qinx);

	/* read RX Q0 Operating Mode Register */
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			   EQOS_MTL_CHX_RX_OP_MODE(qinx));
	value |= (rx_fifo << EQOS_MTL_RXQ_SIZE_SHIFT);
	/* Enable Store and Forward mode */
	value |= EQOS_MTL_RSF;
	/* Update EHFL, RFA and RFD
	 * EHFL: Enable HW Flow Control
	 * RFA: Threshold for Activating Flow Control
	 * RFD: Threshold for Deactivating Flow Control
	 */
	update_ehfc_rfa_rfd(rx_fifo, &value);
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MTL_CHX_RX_OP_MODE(qinx),
				EQOS_MTL_CH0_RX_OP_MODE_IDX + qinx);

	/* Transmit Queue weight */
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			   EQOS_MTL_TXQ_QW(qinx));
	value |= (EQOS_MTL_TXQ_QW_ISCQW + qinx);
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MTL_TXQ_QW(qinx),
				EQOS_MTL_TXQ0_QW_IDX + qinx);

	/* Enable Rx Queue Control */
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			  EQOS_MAC_RQC0R);
	value |= ((osi_core->rxq_ctrl[qinx] & EQOS_RXQ_EN_MASK) << (qinx * 2U));
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MAC_RQC0R, EQOS_MAC_RQC0R_IDX);

	return 0;
}
/** \endcond */

/**
 * @brief eqos_config_rxcsum_offload - Enable/Disable rx checksum offload in HW
 *
 * @note
 * Algorithm:
 *  - VAlidate enabled param and return -1 if invalid.
 *  - Read the MAC configuration register.
 *  - Enable/disable the IP checksum offload engine COE in MAC receiver based on enabled.
 *  - Update the MAC configuration register.
 *  - Refer to OSI column of <<RM_17, (sequence diagram)>> for sequence
 * of execution.
 *  - TraceID:ETHERNET_NVETHERNETRM_017
 *
 * @param[in] osi_core: OSI core private data structure. Used param is base.
 * @param[in] enabled: Flag to indicate feature is to be enabled(OSI_ENABLE)/disabled(OSI_DISABLE).
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_rxcsum_offload(
				      struct osi_core_priv_data *const osi_core,
				      const nveu32_t enabled)
{
	void *addr = osi_core->base;
	nveu32_t mac_mcr;

	if ((enabled != OSI_ENABLE) && (enabled != OSI_DISABLE)) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "rxsum_offload: invalid input\n", 0ULL);
		return -1;
	}

	mac_mcr = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_MCR);

	if (enabled == OSI_ENABLE) {
		mac_mcr |= EQOS_MCR_IPC;
	} else {
		mac_mcr &= ~EQOS_MCR_IPC;
	}

	eqos_core_safety_writel(osi_core, mac_mcr,
				(nveu8_t *)addr + EQOS_MAC_MCR,
				EQOS_MAC_MCR_IDX);

	return 0;
}

/**
 * @brief eqos_config_frp - Enable/Disale RX Flexible Receive Parser in HW
 *
 * Algorithm:
 *      1) Read the MTL OP Mode configuration register.
 *      2) Enable/Disable FRPE bit based on the input.
 *      3) Write the MTL OP Mode configuration register.
 *
 * @param[in] osi_core: OSI core private data.
 * @param[in] enabled: Flag to indicate feature is to be enabled/disabled.
 *
 * @note MAC should be init and started. see osi_start_mac()
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static int eqos_config_frp(struct osi_core_priv_data *const osi_core,
			   const unsigned int enabled)
{
	unsigned char *base = osi_core->base;
	unsigned int op_mode = 0U, val = 0U;
	int ret = 0;

	if (enabled != OSI_ENABLE && enabled != OSI_DISABLE) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			"Invalid enable input\n",
			enabled);
		return -1;
	}

	/* Disable RE */
	val = osi_readl(base + EQOS_MAC_MCR);
	val &= ~EQOS_MCR_RE;
	osi_writel(val, base + EQOS_MAC_MCR);

	op_mode = osi_readl(base + EQOS_MTL_OP_MODE);
	if (enabled == OSI_ENABLE) {
		/* Set FRPE bit of MTL_Operation_Mode register */
		op_mode |= EQOS_MTL_OP_MODE_FRPE;
	} else {
		/* Reset FRPE bit of MTL_Operation_Mode register */
		op_mode &= ~EQOS_MTL_OP_MODE_FRPE;
	}
	osi_writel(op_mode, base + EQOS_MTL_OP_MODE);

	/* Verify RXPI bit set in MTL_RXP_Control_Status */
	ret = osi_readl_poll_timeout((base + EQOS_MTL_RXP_CS),
				     (osi_core->osd_ops.udelay),
				     (val),
				     ((val & EQOS_MTL_RXP_CS_RXPI) ==
				      EQOS_MTL_RXP_CS_RXPI),
				     (EQOS_MTL_FRP_READ_UDELAY),
				     (EQOS_MTL_FRP_READ_RETRY));
	if (ret < 0) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_HW_FAIL,
			"Fail to enable FRP\n",
			val);
		goto frp_enable_re;
	}

	val = osi_readl(base + EQOS_MTL_RXP_INTR_CS);
	if (enabled == OSI_ENABLE) {
		/* Enable FRP Interrupt MTL_RXP_Interrupt_Control_Status */
		val |= (EQOS_MTL_RXP_INTR_CS_NVEOVIE |
			EQOS_MTL_RXP_INTR_CS_NPEOVIE |
			EQOS_MTL_RXP_INTR_CS_FOOVIE |
			EQOS_MTL_RXP_INTR_CS_PDRFIE);
	} else {
		/* Disable FRP Interrupt MTL_RXP_Interrupt_Control_Status */
		val &= ~(EQOS_MTL_RXP_INTR_CS_NVEOVIE |
			 EQOS_MTL_RXP_INTR_CS_NPEOVIE |
			 EQOS_MTL_RXP_INTR_CS_FOOVIE |
			 EQOS_MTL_RXP_INTR_CS_PDRFIE);
	}
	osi_writel(val, base + EQOS_MTL_RXP_INTR_CS);

frp_enable_re:
	/* Enable RE */
	val = osi_readla(osi_core, base + EQOS_MAC_MCR);
	val |= EQOS_MCR_RE;
	osi_writela(osi_core, val, base + EQOS_MAC_MCR);

	return ret;
}

/**
 * @brief eqos_update_frp_nve - Update FRP NVE into HW
 *
 * Algorithm:
 *
 * @param[in] osi_core: OSI core private data.
 * @param[in] enabled: Flag to indicate feature is to be enabled/disabled.
 *
 * @note MAC should be init and started. see osi_start_mac()
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static int eqos_update_frp_nve(struct osi_core_priv_data *const osi_core,
			       const unsigned int nve)
{
	unsigned int val;
	unsigned char *base = osi_core->base;

	/* Validate the NVE value */
	if (nve >= OSI_FRP_MAX_ENTRY) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			"Invalid NVE value\n",
			nve);
		return -1;
	}

	/* Update NVE and NPE in MTL_RXP_Control_Status register */
	val = osi_readla(osi_core, base + EQOS_MTL_RXP_CS);
	/* Clear old NVE and NPE */
	val &= ~(EQOS_MTL_RXP_CS_NVE | EQOS_MTL_RXP_CS_NPE);
	/* Add new NVE and NVE */
	val |= (nve & EQOS_MTL_RXP_CS_NVE);
	val |= ((nve << EQOS_MTL_RXP_CS_NPE_SHIFT) & EQOS_MTL_RXP_CS_NPE);
	osi_writela(osi_core, val, base + EQOS_MTL_RXP_CS);

	return 0;
}

/**
 * @brief eqos_frp_write - Write FRP entry into HW
 *
 * Algorithm: This function will write FRP entry registers into HW.
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] addr: FRP register address.
 * @param[in] data: FRP register data.
 *
 * @note MAC should be init and started. see osi_start_mac()
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static int eqos_frp_write(struct osi_core_priv_data *osi_core,
			  unsigned int addr,
			  unsigned int data)
{
	int ret = 0;
	unsigned char *base = osi_core->base;
	unsigned int val = 0U;

	/* Wait for ready */
	ret = osi_readl_poll_timeout((base + EQOS_MTL_RXP_IND_CS),
				     (osi_core->osd_ops.udelay),
				     (val),
				     ((val & EQOS_MTL_RXP_IND_CS_BUSY) ==
				      OSI_NONE),
				     (EQOS_MTL_FRP_READ_UDELAY),
				     (EQOS_MTL_FRP_READ_RETRY));
	if (ret < 0) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_HW_FAIL,
			"Fail to write\n",
			val);
		return -1;
	}

	/* Write data into MTL_RXP_Indirect_Acc_Data */
	osi_writel(data, base + EQOS_MTL_RXP_IND_DATA);

	/* Program MTL_RXP_Indirect_Acc_Control_Status */
	val = osi_readl(base + EQOS_MTL_RXP_IND_CS);
	/* Set WRRDN for write */
	val |= EQOS_MTL_RXP_IND_CS_WRRDN;
	/* Clear and add ADDR */
	val &= ~EQOS_MTL_RXP_IND_CS_ADDR;
	val |= (addr & EQOS_MTL_RXP_IND_CS_ADDR);
	/* Start write */
	val |= EQOS_MTL_RXP_IND_CS_BUSY;
	osi_writel(val, base + EQOS_MTL_RXP_IND_CS);

	/* Wait for complete */
	ret = osi_readl_poll_timeout((base + EQOS_MTL_RXP_IND_CS),
				     (osi_core->osd_ops.udelay),
				     (val),
				     ((val & EQOS_MTL_RXP_IND_CS_BUSY) ==
				      OSI_NONE),
				     (EQOS_MTL_FRP_READ_UDELAY),
				     (EQOS_MTL_FRP_READ_RETRY));
	if (ret < 0) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_HW_FAIL,
			"Fail to write\n",
			val);
		return -1;
	}

	return ret;
}

/**
 * @brief eqos_update_frp_entry - Update FRP Instruction Table entry in HW
 *
 * Algorithm:
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] pos: FRP Instruction Table entry location.
 * @param[in] data: FRP entry data structure.
 *
 * @note MAC should be init and started. see osi_start_mac()
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static int eqos_update_frp_entry(struct osi_core_priv_data *const osi_core,
				 const unsigned int pos,
				 struct osi_core_frp_data *const data)
{
	unsigned int val = 0U, tmp = 0U;
	int ret = -1;

	/* Validate pos value */
	if (pos >= OSI_FRP_MAX_ENTRY) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			"Invalid FRP table entry\n",
			pos);
		return -1;
	}

	/** Write Match Data into IE0 **/
	val = data->match_data;
	ret = eqos_frp_write(osi_core, EQOS_MTL_FRP_IE0(pos), val);
	if (ret < 0) {
		/* Match Data Write fail */
		return -1;
	}

	/** Write Match Enable into IE1 **/
	val = data->match_en;
	ret = eqos_frp_write(osi_core, EQOS_MTL_FRP_IE1(pos), val);
	if (ret < 0) {
		/* Match Enable Write fail */
		return -1;
	}

	/** Write AF, RF, IM, NIC, FO and OKI into IE2 **/
	val = 0;
	if (data->accept_frame == OSI_ENABLE) {
		/* Set AF Bit */
		val |= EQOS_MTL_FRP_IE2_AF;
	}
	if (data->reject_frame == OSI_ENABLE) {
		/* Set RF Bit */
		val |= EQOS_MTL_FRP_IE2_RF;
	}
	if (data->inverse_match == OSI_ENABLE) {
		/* Set IM Bit */
		val |= EQOS_MTL_FRP_IE2_IM;
	}
	if (data->next_ins_ctrl == OSI_ENABLE) {
		/* Set NIC Bit */
		val |= EQOS_MTL_FRP_IE2_NC;
	}
	tmp = data->frame_offset;
	val |= ((tmp << EQOS_MTL_FRP_IE2_FO_SHIFT) & EQOS_MTL_FRP_IE2_FO);
	tmp = data->ok_index;
	val |= ((tmp << EQOS_MTL_FRP_IE2_OKI_SHIFT) & EQOS_MTL_FRP_IE2_OKI);
	tmp = data->dma_chsel;
	val |= ((tmp << EQOS_MTL_FRP_IE2_DCH_SHIFT) & EQOS_MTL_FRP_IE2_DCH);
	ret = eqos_frp_write(osi_core, EQOS_MTL_FRP_IE2(pos), val);
	if (ret < 0) {
		/* FRP IE2 Write fail */
		return -1;
	}

	/** Write DCH into IE3 **/
	val = OSI_NONE;
	ret = eqos_frp_write(osi_core, EQOS_MTL_FRP_IE3(pos), val);
	if (ret < 0) {
		/* DCH Write fail */
		return -1;
	}

	return ret;
}

/** \cond DO_NOT_DOCUMENT */
/**
 * @brief eqos_configure_rxq_priority - Configure Priorities Selected in
 *    the Receive Queue
 *
 * @note
 * Algorithm:
 *  - This takes care of mapping user priority to Rx queue.
 *    User provided priority mask updated to register. Valid input can have
 *    all TC(0xFF) in one queue to None(0x00) in rx queue.
 *    The software must ensure that the content of this field is mutually
 *    exclusive to the PSRQ fields for other queues, that is, the same
 *    priority is not mapped to multiple Rx queues.
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @pre MAC has to be out of reset.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 */
static void eqos_configure_rxq_priority(
				struct osi_core_priv_data *const osi_core)
{
	nveu32_t val;
	nveu32_t temp;
	nveu32_t qinx, mtlq;
	nveu32_t pmask = 0x0U;
	nveu32_t mfix_var1, mfix_var2;

	/* make sure EQOS_MAC_RQC2R is reset before programming */
	osi_writela(osi_core, OSI_DISABLE, (nveu8_t *)osi_core->base +
		    EQOS_MAC_RQC2R);

	for (qinx = 0; qinx < osi_core->num_mtl_queues; qinx++) {
		mtlq = osi_core->mtl_queues[qinx];
		/* check for PSRQ field mutual exclusive for all queues */
		if ((osi_core->rxq_prio[mtlq] <= 0xFFU) &&
		    (osi_core->rxq_prio[mtlq] > 0x0U) &&
		    ((pmask & osi_core->rxq_prio[mtlq]) == 0U)) {
			pmask |= osi_core->rxq_prio[mtlq];
			temp = osi_core->rxq_prio[mtlq];
		} else {
			OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
				     "Invalid rxq Priority for Q\n",
				     (nveul64_t)mtlq);
			continue;

		}

		val = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				 EQOS_MAC_RQC2R);
		mfix_var1 = mtlq * (nveu32_t)EQOS_MAC_RQC2_PSRQ_SHIFT;
		mfix_var2 = (nveu32_t)EQOS_MAC_RQC2_PSRQ_MASK;
		mfix_var2 <<= mfix_var1;
		val &= ~mfix_var2;
		temp = temp << (mtlq * EQOS_MAC_RQC2_PSRQ_SHIFT);
		mfix_var1 = mtlq * (nveu32_t)EQOS_MAC_RQC2_PSRQ_SHIFT;
		mfix_var2 = (nveu32_t)EQOS_MAC_RQC2_PSRQ_MASK;
		mfix_var2 <<= mfix_var1;
		val |= (temp & mfix_var2);
		/* Priorities Selected in the Receive Queue 0 */
		eqos_core_safety_writel(osi_core, val,
					(nveu8_t *)osi_core->base +
					EQOS_MAC_RQC2R, EQOS_MAC_RQC2R_IDX);
	}
}

#ifdef HSI_SUPPORT
/**
 * @brief eqos_hsi_configure - Configure HSI features
 *
 * @note
 * Algorithm:
 *  - Enables LIC interrupt and configure HSI features
 *
 * @param[in, out] osi_core: OSI core private data structure.
 * @param[in] enable: OSI_ENABLE for enabling HSI feature, else disable
 *
 * @retval 0 on success
 * @retval -1 on failure
 */
static int eqos_hsi_configure(struct osi_core_priv_data *const osi_core,
			       const nveu32_t enable)
{
	nveu32_t value;

	if (enable == OSI_ENABLE) {
		osi_core->hsi.enabled = OSI_ENABLE;
		osi_core->hsi.reporter_id = hsi_err_code[osi_core->instance_id][REPORTER_IDX];

		/* T23X-EQOS_HSIv2-19: Enabling of Consistency Monitor for TX Frame Errors */
		value = osi_readla(osi_core,
				   (nveu8_t *)osi_core->base + EQOS_MAC_IMR);
		value |= EQOS_IMR_TXESIE;
		eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
					EQOS_MAC_IMR, EQOS_MAC_IMR_IDX);

		/*  T23X-EQOS_HSIv2-1: Enabling of Memory ECC */
		value = osi_readla(osi_core,
				   (nveu8_t *)osi_core->base + EQOS_MTL_ECC_CONTROL);
		value |= EQOS_MTL_ECC_MTXEE;
		value |= EQOS_MTL_ECC_MRXEE;
		value |= EQOS_MTL_ECC_MESTEE;
		value |= EQOS_MTL_ECC_MRXPEE;
		value |= EQOS_MTL_ECC_TSOEE;
		value |= EQOS_MTL_ECC_DSCEE;
		osi_writela(osi_core, value,
			    (nveu8_t *)osi_core->base + EQOS_MTL_ECC_CONTROL);

		/* T23X-EQOS_HSIv2-5: Enabling and Initialization of Transaction Timeout */
		value = (0x198U << EQOS_TMR_SHIFT) & EQOS_TMR_MASK;
		value |= (0x2U << EQOS_LTMRMD_SHIFT) & EQOS_LTMRMD_MASK;
		value |= (0x1U << EQOS_NTMRMD_SHIFT) & EQOS_NTMRMD_MASK;
		osi_writela(osi_core, value,
			    (nveu8_t *)osi_core->base + EQOS_MAC_FSM_ACT_TIMER);

		/* T23X-EQOS_HSIv2-3: Enabling and Initialization of Watchdog */
		/* T23X-EQOS_HSIv2-4: Enabling of Consistency Monitor for FSM States */
		// TODO: enable EQOS_TMOUTEN
		value = EQOS_PRTYEN;
		osi_writela(osi_core, value,
			    (nveu8_t *)osi_core->base + EQOS_MAC_FSM_CONTROL);

		/* T23X-EQOS_HSIv2-2: Enabling of Bus Parity */
		value = osi_readla(osi_core,
				   (nveu8_t *)osi_core->base + EQOS_MTL_DPP_CONTROL);
		value |= EQOS_EDPP;
		osi_writela(osi_core, value,
			    (nveu8_t *)osi_core->base + EQOS_MTL_DPP_CONTROL);

		/* Enable Interrupts */
		/*  T23X-EQOS_HSIv2-1: Enabling of Memory ECC */
		value = osi_readla(osi_core,
				   (nveu8_t *)osi_core->base + EQOS_MTL_ECC_INTERRUPT_ENABLE);
		value |= EQOS_MTL_TXCEIE;
		value |= EQOS_MTL_RXCEIE;
		value |= EQOS_MTL_ECEIE;
		value |= EQOS_MTL_RPCEIE;
		osi_writela(osi_core, value,
			    (nveu8_t *)osi_core->base + EQOS_MTL_ECC_INTERRUPT_ENABLE);

		value = osi_readla(osi_core,
				   (nveu8_t *)osi_core->base + EQOS_DMA_ECC_INTERRUPT_ENABLE);
		value |= EQOS_DMA_TCEIE;
		value |= EQOS_DMA_DCEIE;
		osi_writela(osi_core, value,
			    (nveu8_t *)osi_core->base + EQOS_DMA_ECC_INTERRUPT_ENABLE);

		value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				   EQOS_WRAP_COMMON_INTR_ENABLE);
		value |= EQOS_REGISTER_PARITY_ERR;
		value |= EQOS_CORE_CORRECTABLE_ERR;
		value |= EQOS_CORE_UNCORRECTABLE_ERR;
		osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
			    EQOS_WRAP_COMMON_INTR_ENABLE);
	} else {
		osi_core->hsi.enabled = OSI_DISABLE;

		/* T23X-EQOS_HSIv2-19: Disable of Consistency Monitor for TX Frame Errors */
		value = osi_readla(osi_core,
				   (nveu8_t *)osi_core->base + EQOS_MAC_IMR);
		value &= ~EQOS_IMR_TXESIE;
		eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
					EQOS_MAC_IMR, EQOS_MAC_IMR_IDX);

		/*  T23X-EQOS_HSIv2-1: Disable of Memory ECC */
		value = osi_readla(osi_core,
				   (nveu8_t *)osi_core->base + EQOS_MTL_ECC_CONTROL);
		value &= ~EQOS_MTL_ECC_MTXEE;
		value &= ~EQOS_MTL_ECC_MRXEE;
		value &= ~EQOS_MTL_ECC_MESTEE;
		value &= ~EQOS_MTL_ECC_MRXPEE;
		value &= ~EQOS_MTL_ECC_TSOEE;
		value &= ~EQOS_MTL_ECC_DSCEE;
		osi_writela(osi_core, value,
			    (nveu8_t *)osi_core->base + EQOS_MTL_ECC_CONTROL);

		/* T23X-EQOS_HSIv2-5: Denitialization of Transaction Timeout */
		osi_writela(osi_core, 0,
			    (nveu8_t *)osi_core->base + EQOS_MAC_FSM_ACT_TIMER);

		/* T23X-EQOS_HSIv2-4: Disable of Consistency Monitor for FSM States */
		osi_writela(osi_core, 0,
			    (nveu8_t *)osi_core->base + EQOS_MAC_FSM_CONTROL);

		/* T23X-EQOS_HSIv2-2: Disable of Bus Parity */
		value = osi_readla(osi_core,
				   (nveu8_t *)osi_core->base + EQOS_MTL_DPP_CONTROL);
		value &= ~EQOS_EDPP;
		osi_writela(osi_core, value,
			    (nveu8_t *)osi_core->base + EQOS_MTL_DPP_CONTROL);

		/* Disable Interrupts */
		osi_writela(osi_core, 0,
			    (nveu8_t *)osi_core->base + EQOS_MTL_ECC_INTERRUPT_ENABLE);

		osi_writela(osi_core, 0,
			    (nveu8_t *)osi_core->base + EQOS_DMA_ECC_INTERRUPT_ENABLE);

		value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				   EQOS_WRAP_COMMON_INTR_ENABLE);
		value &= ~EQOS_REGISTER_PARITY_ERR;
		value &= ~EQOS_CORE_CORRECTABLE_ERR;
		value &= ~EQOS_CORE_UNCORRECTABLE_ERR;
		osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
			    EQOS_WRAP_COMMON_INTR_ENABLE);
	}
	return 0;
}
#endif
/**
 * @brief eqos_configure_mac - Configure MAC
 *
 * @note
 * Algorithm:
 *  - This takes care of configuring the  below
 *  parameters for the MAC
 *    - Enable required MAC control fields in MCR
 *    - Enable JE/JD/WD/GPSLCE based on the MTU size
 *    - Enable Multicast and Broadcast Queue
 *    - Disable MMC interrupts and Configure the MMC counters
 *    - Enable required MAC interrupts
 *
 * @param[in, out] osi_core: OSI core private data structure.
 *
 * @pre MAC has to be out of reset.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 */
static void eqos_configure_mac(struct osi_core_priv_data *const osi_core)
{
	nveu32_t value;
	nveu32_t mac_ext;

	/* Read MAC Configuration Register */
	value = osi_readla(osi_core,
			   (nveu8_t *)osi_core->base + EQOS_MAC_MCR);
	/* Enable Automatic Pad or CRC Stripping */
	/* Enable CRC stripping for Type packets */
	/* Enable Full Duplex mode */
	/* Enable Rx checksum offload engine by default */
	value |= EQOS_MCR_ACS | EQOS_MCR_CST | EQOS_MCR_DM | EQOS_MCR_IPC;

	if ((osi_core->mtu > OSI_DFLT_MTU_SIZE) &&
	    (osi_core->mtu <= OSI_MTU_SIZE_9000)) {
		/* if MTU less than or equal to 9K use JE */
		value |= EQOS_MCR_JE;
		value |= EQOS_MCR_JD;
	} else if (osi_core->mtu > OSI_MTU_SIZE_9000) {
		/* if MTU greater 9K use GPSLCE */
		value |= EQOS_MCR_JD | EQOS_MCR_WD;
		value |= EQOS_MCR_GPSLCE;
		/* Read MAC Extension Register */
		mac_ext = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				     EQOS_MAC_EXTR);
		/* Configure GPSL */
		mac_ext &= ~EQOS_MAC_EXTR_GPSL_MSK;
		mac_ext |= OSI_MAX_MTU_SIZE & EQOS_MAC_EXTR_GPSL_MSK;
		/* Write MAC Extension Register */
		osi_writela(osi_core, mac_ext, (nveu8_t *)osi_core->base +
			    EQOS_MAC_EXTR);
	} else {
		/* do nothing for default mtu size */
	}

	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MAC_MCR, EQOS_MAC_MCR_IDX);

	/* Enable common interrupt at wrapper level */
	if (osi_core->mac_ver >= OSI_EQOS_MAC_5_30) {
		value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				   EQOS_WRAP_COMMON_INTR_ENABLE);
		value |= EQOS_MAC_SBD_INTR;
		osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
			    EQOS_WRAP_COMMON_INTR_ENABLE);
	}

	/* enable Packet Duplication Control */
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base + EQOS_MAC_EXTR);
	if (osi_core->mac_ver >= OSI_EQOS_MAC_5_00) {
		value |= EQOS_MAC_EXTR_PDC;
	}
	/* Write to MAC Extension Register */
	osi_writela(osi_core, value, (nveu8_t *)osi_core->base + EQOS_MAC_EXTR);

	/* Enable Multicast and Broadcast Queue, default is Q0 */
	value = osi_readla(osi_core,
			   (nveu8_t *)osi_core->base + EQOS_MAC_RQC1R);
	value |= EQOS_MAC_RQC1R_MCBCQEN;

	/* Routing Multicast and Broadcast depending on mac version */
	value &= ~(EQOS_MAC_RQC1R_MCBCQ);
	if (osi_core->mac_ver > OSI_EQOS_MAC_5_00) {
		value |= EQOS_MAC_RQC1R_MCBCQ7 << EQOS_MAC_RQC1R_MCBCQ_SHIFT;
	} else {
		value |= EQOS_MAC_RQC1R_MCBCQ3 << EQOS_MAC_RQC1R_MCBCQ_SHIFT;
	}
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MAC_RQC1R, EQOS_MAC_RQC1R_IDX);

	/* Disable all MMC interrupts */
	/* Disable all MMC Tx Interrupts */
	osi_writela(osi_core, EQOS_MMC_INTR_DISABLE, (nveu8_t *)osi_core->base +
		   EQOS_MMC_TX_INTR_MASK);
	/* Disable all MMC RX interrupts */
	osi_writela(osi_core, EQOS_MMC_INTR_DISABLE, (nveu8_t *)osi_core->base +
		    EQOS_MMC_RX_INTR_MASK);
	/* Disable MMC Rx interrupts for IPC */
	osi_writela(osi_core, EQOS_MMC_INTR_DISABLE, (nveu8_t *)osi_core->base +
		    EQOS_MMC_IPC_RX_INTR_MASK);

	/* Configure MMC counters */
	value = osi_readla(osi_core,
			   (nveu8_t *)osi_core->base + EQOS_MMC_CNTRL);
	value |= EQOS_MMC_CNTRL_CNTRST | EQOS_MMC_CNTRL_RSTONRD |
		 EQOS_MMC_CNTRL_CNTPRST | EQOS_MMC_CNTRL_CNTPRSTLVL;
	osi_writela(osi_core, value,
		    (nveu8_t *)osi_core->base + EQOS_MMC_CNTRL);

	/* Enable MAC interrupts */
	/* Read MAC IMR Register */
	value = osi_readla(osi_core,
			   (nveu8_t *)osi_core->base + EQOS_MAC_IMR);
	/* RGSMIIIE - RGMII/SMII interrupt Enable.
	 * LPIIE is not enabled. MMC LPI counters is maintained in HW */
	value |= EQOS_IMR_RGSMIIIE;
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MAC_IMR, EQOS_MAC_IMR_IDX);

	/* Enable VLAN configuration */
	value = osi_readla(osi_core,
			   (nveu8_t *)osi_core->base + EQOS_MAC_VLAN_TAG);
	/* Enable VLAN Tag stripping always
	 * Enable operation on the outer VLAN Tag, if present
	 * Disable double VLAN Tag processing on TX and RX
	 * Enable VLAN Tag in RX Status
	 * Disable VLAN Type Check
	 */
	if (osi_core->strip_vlan_tag == OSI_ENABLE) {
		value |= EQOS_MAC_VLANTR_EVLS_ALWAYS_STRIP;
	}
	value |= EQOS_MAC_VLANTR_EVLRXS | EQOS_MAC_VLANTR_DOVLTC;
	value &= ~EQOS_MAC_VLANTR_ERIVLT;
	osi_writela(osi_core, value,
		    (nveu8_t *)osi_core->base + EQOS_MAC_VLAN_TAG);

	value = osi_readla(osi_core,
			   (nveu8_t *)osi_core->base + EQOS_MAC_VLANTIR);
	/* Enable VLAN tagging through context descriptor */
	value |= EQOS_MAC_VLANTIR_VLTI;
	/* insert/replace C_VLAN in 13th & 14th bytes of transmitted frames */
	value &= ~EQOS_MAC_VLANTIRR_CSVL;
	osi_writela(osi_core, value,
		    (nveu8_t *)osi_core->base + EQOS_MAC_VLANTIR);

	/* Configure default flow control settings */
	if (osi_core->pause_frames != OSI_PAUSE_FRAMES_DISABLE) {
		osi_core->flow_ctrl = (OSI_FLOW_CTRL_TX | OSI_FLOW_CTRL_RX);
		if (eqos_config_flow_control(osi_core,
					     osi_core->flow_ctrl) != 0) {
			OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_HW_FAIL,
				     "Failed to set flow control configuration\n",
				     0ULL);
		}
	}
	/* USP (user Priority) to RxQ Mapping, only if DCS not enabled */
	if (osi_core->dcs_en != OSI_ENABLE) {
		eqos_configure_rxq_priority(osi_core);
	}
}
/**
 * @brief eqos_configure_dma - Configure DMA
 *
 * @note
 * Algorithm:
 *  - This takes care of configuring the  below
 *  parameters for the DMA
 *    - Programming different burst length for the DMA
 *    - Enable enhanced Address mode
 *    - Programming max read outstanding request limit
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @pre MAC has to be out of reset.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 */
static void eqos_configure_dma(struct osi_core_priv_data *const osi_core)
{
	nveu32_t value = 0;
	void *base = osi_core->base;

	/* AXI Burst Length 8*/
	value |= EQOS_DMA_SBUS_BLEN8;
	/* AXI Burst Length 16*/
	value |= EQOS_DMA_SBUS_BLEN16;
	/* Enhanced Address Mode Enable */
	value |= EQOS_DMA_SBUS_EAME;
	/* AXI Maximum Read Outstanding Request Limit = 31 */
	value |= EQOS_DMA_SBUS_RD_OSR_LMT;
	/* AXI Maximum Write Outstanding Request Limit = 31 */
	value |= EQOS_DMA_SBUS_WR_OSR_LMT;

	eqos_core_safety_writel(osi_core, value,
				(nveu8_t *)base + EQOS_DMA_SBUS,
				EQOS_DMA_SBUS_IDX);

	value = osi_readla(osi_core, (nveu8_t *)base + EQOS_DMA_BMR);
	value |= EQOS_DMA_BMR_DPSW;
	osi_writela(osi_core, value, (nveu8_t *)base + EQOS_DMA_BMR);
}
/** \endcond */

/**
 * @brief eqos_enable_mtl_interrupts - Enable MTL interrupts
 *
 * Algorithm: enable MTL interrupts for EST
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @note MAC should be init and started. see osi_start_mac()
 */
static inline void eqos_enable_mtl_interrupts(
				struct osi_core_priv_data *const osi_core)
{
	unsigned int  mtl_est_ir = OSI_DISABLE;
	void *addr = osi_core->base;

	mtl_est_ir = osi_readla(osi_core, (unsigned char *)
				addr + EQOS_MTL_EST_ITRE);
	/* enable only MTL interrupt realted to
	 * Constant Gate Control Error
	 * Head-Of-Line Blocking due to Scheduling
	 * Head-Of-Line Blocking due to Frame Size
	 * BTR Error
	 * Switch to S/W owned list Complete
	 */
	mtl_est_ir |= (EQOS_MTL_EST_ITRE_CGCE | EQOS_MTL_EST_ITRE_IEHS |
		       EQOS_MTL_EST_ITRE_IEHF | EQOS_MTL_EST_ITRE_IEBE |
		       EQOS_MTL_EST_ITRE_IECC);
	osi_writela(osi_core, mtl_est_ir,
		    (unsigned char *)addr + EQOS_MTL_EST_ITRE);
}

/**
 * @brief eqos_enable_fpe_interrupts - Enable MTL interrupts
 *
 * Algorithm: enable FPE interrupts
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @note MAC should be init and started. see osi_start_mac()
 */
static inline void eqos_enable_fpe_interrupts(
			struct osi_core_priv_data *const osi_core)
{
	unsigned int  value = OSI_DISABLE;
	void *addr = osi_core->base;

	/* Read MAC IER Register and enable Frame Preemption Interrupt
	 * Enable */
	value = osi_readla(osi_core, (unsigned char *)addr + EQOS_MAC_IMR);
	value |= EQOS_IMR_FPEIE;
	osi_writela(osi_core, value, (unsigned char *)addr + EQOS_MAC_IMR);
}

/**
 * @brief eqos_save_gcl_params - save GCL configs in local core structure
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @note MAC should be init and started. see osi_start_mac()
 */
static inline void eqos_save_gcl_params(struct osi_core_priv_data *osi_core)
{
	struct core_local *l_core = (struct core_local *)osi_core;
	unsigned int gcl_widhth[4] = {0, OSI_MAX_24BITS, OSI_MAX_28BITS,
				      OSI_MAX_32BITS};
	nveu32_t gcl_ti_mask[4] = {0, OSI_MASK_16BITS, OSI_MASK_20BITS,
				   OSI_MASK_24BITS};
	unsigned int gcl_depthth[6] = {0, OSI_GCL_SIZE_64, OSI_GCL_SIZE_128,
				       OSI_GCL_SIZE_256, OSI_GCL_SIZE_512,
				       OSI_GCL_SIZE_1024};

	if ((osi_core->hw_feature->gcl_width == 0) ||
	    (osi_core->hw_feature->gcl_width > 3)) {
			OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
				     "Wrong HW feature GCL width\n",
			   (unsigned long long)osi_core->hw_feature->gcl_width);
	} else {
		l_core->gcl_width_val =
				    gcl_widhth[osi_core->hw_feature->gcl_width];
		l_core->ti_mask = gcl_ti_mask[osi_core->hw_feature->gcl_width];
	}

	if ((osi_core->hw_feature->gcl_depth == 0) ||
	    (osi_core->hw_feature->gcl_depth > 5)) {
		/* Do Nothing */
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "Wrong HW feature GCL depth\n",
			   (unsigned long long)osi_core->hw_feature->gcl_depth);
	} else {
		l_core->gcl_dep = gcl_depthth[osi_core->hw_feature->gcl_depth];
	}
}

/**
 * @brief eqos_tsn_init - initialize TSN feature
 *
 * Algorithm:
 * 1) If hardware support EST,
 *   a) Set default EST configuration
 *   b) Set enable interrupts
 * 2) If hardware supports FPE
 *   a) Set default FPE configuration
 *   b) enable interrupts
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] est_sel: EST HW support present or not
 * @param[in] fpe_sel: FPE HW support present or not
 *
 * @note MAC should be init and started. see osi_start_mac()
 */
static void eqos_tsn_init(struct osi_core_priv_data *osi_core,
			  unsigned int est_sel, unsigned int fpe_sel)
{
	unsigned int val = 0x0;
	unsigned int temp = 0U;

	if (est_sel == OSI_ENABLE) {
		eqos_save_gcl_params(osi_core);
		val = osi_readla(osi_core, (unsigned char *)osi_core->base +
				EQOS_MTL_EST_CONTROL);

		/*
		 * PTOV PTP clock period * 6
		 * dual-port RAM based asynchronous FIFO controllers or
		 * Single-port RAM based synchronous FIFO controllers
		 * CTOV 96 x Tx clock period
		 * :
		 * :
		 * set other default value
		 */
		val &= ~EQOS_MTL_EST_CONTROL_PTOV;
		if (osi_core->pre_si == OSI_ENABLE) {
			/* 6*1/(78.6 MHz) in ns*/
			temp = (6U * 13U);
		} else {
			temp = EQOS_MTL_EST_PTOV_RECOMMEND;
		}
		temp = temp << EQOS_MTL_EST_CONTROL_PTOV_SHIFT;
		val |= temp;

		val &= ~EQOS_MTL_EST_CONTROL_CTOV;
		temp = EQOS_MTL_EST_CTOV_RECOMMEND;
		temp = temp << EQOS_MTL_EST_CONTROL_CTOV_SHIFT;
		val |= temp;

		/*Loop Count to report Scheduling Error*/
		val &= ~EQOS_MTL_EST_CONTROL_LCSE;
		val |= EQOS_MTL_EST_CONTROL_LCSE_VAL;

		val &= ~(EQOS_MTL_EST_CONTROL_DDBF |
			 EQOS_MTL_EST_CONTROL_DFBS);
		val |= EQOS_MTL_EST_CONTROL_DDBF;

		osi_writela(osi_core, val, (nveu8_t *)osi_core->base +
			    EQOS_MTL_EST_CONTROL);

		val = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				 EQOS_MTL_EST_OVERHEAD);
		val &= ~EQOS_MTL_EST_OVERHEAD_OVHD;
		/* As per hardware team recommendation */
		val |= EQOS_MTL_EST_OVERHEAD_RECOMMEND;
		osi_writela(osi_core, val, (nveu8_t *)osi_core->base +
			    EQOS_MTL_EST_OVERHEAD);

		eqos_enable_mtl_interrupts(osi_core);
	}

	if (fpe_sel == OSI_ENABLE) {
		val = osi_readla(osi_core, (unsigned char *)osi_core->base +
				EQOS_MAC_RQC1R);
		val &= ~EQOS_MAC_RQC1R_FPRQ;
		temp = osi_core->residual_queue;
		temp = temp << EQOS_MAC_RQC1R_FPRQ_SHIFT;
		temp = (temp & EQOS_MAC_RQC1R_FPRQ);
		val |= temp;
		osi_writela(osi_core, val, (unsigned char *)osi_core->base +
			   EQOS_MAC_RQC1R);

		eqos_enable_fpe_interrupts(osi_core);
	}

	/* CBS setting for TC should be by  user application/IOCTL as
	 * per requirement */
}

/**
 * @brief Map DMA channels to a specific VM IRQ.
 *
 * @param[in] osi_core: OSI private data structure.
 *
 * @note
 *	Dependencies: OSD layer needs to update number of VM channels and
 *		      DMA channel list in osi_vm_irq_data.
 *	Protection: None.
 *
 * @retval None.
 */
static void eqos_dma_chan_to_vmirq_map(struct osi_core_priv_data *osi_core)
{
	struct osi_vm_irq_data *irq_data;
	nveu32_t i, j;
	nveu32_t chan;

	if (osi_core->mac_ver < OSI_EQOS_MAC_5_30) {
		return;
	}

	for (i = 0; i < osi_core->num_vm_irqs; i++) {
		irq_data = &osi_core->irq_data[i];
		for (j = 0; j < irq_data->num_vm_chans; j++) {
			chan = irq_data->vm_chans[j];
			if (chan >= OSI_EQOS_MAX_NUM_CHANS) {
				continue;
			}
			osi_writel(OSI_BIT(irq_data->vm_num),
				   (nveu8_t *)osi_core->base +
				   EQOS_VIRT_INTR_APB_CHX_CNTRL(chan));
		}
		osi_writel(OSI_BIT(irq_data->vm_num),
			   (nveu8_t *)osi_core->base + VIRTUAL_APB_ERR_CTRL);
	}
}

/**
 * @brief eqos_core_init - EQOS MAC, MTL and common DMA Initialization
 *
 * @note
 * Algorithm:
 *  - This function will take care of initializing MAC, MTL and
 *    common DMA registers.
 *  - Refer to OSI column of <<RM_06, (sequence diagram)>> for sequence
 * of execution.
 *  - TraceID:ETHERNET_NVETHERNETRM_006
 *
 * @param[in] osi_core: OSI core private data structure. Used params are
 *  - base, dcs_en, num_mtl_queues, mtl_queues, mtu, stip_vlan_tag, pause_frames, l3l4_filter_bitmask
 * @param[in] tx_fifo_size: MTL TX FIFO size. Max 11.
 * @param[in] rx_fifo_size: MTL RX FIFO size. Max 11.
 *
 * @pre
 *  - MAC should be out of reset. See osi_poll_for_mac_reset_complete()
 *          for details.
 *  - osi_core->base needs to be filled based on ioremap.
 *  - osi_core->num_mtl_queues needs to be filled.
 *  - osi_core->mtl_queues[qinx] need to be filled.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_core_init(struct osi_core_priv_data *const osi_core,
			      const nveu32_t tx_fifo_size,
			      const nveu32_t rx_fifo_size)
{
	nve32_t ret = 0;
	nveu32_t qinx = 0;
	nveu32_t value = 0;
	nveu32_t value1 = 0;
	nveu32_t tx_fifo = 0;
	nveu32_t rx_fifo = 0;

	eqos_core_safety_init(osi_core);
	eqos_core_backup_init(osi_core);

#ifndef UPDATED_PAD_CAL
	/* PAD calibration */
	ret = eqos_pad_calibrate(osi_core);
	if (ret < 0) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_HW_FAIL,
			     "eqos pad calibration failed\n", 0ULL);
		return ret;
	}
#endif /* !UPDATED_PAD_CAL */

	/* reset mmc counters */
	osi_writela(osi_core, EQOS_MMC_CNTRL_CNTRST,
		    (nveu8_t *)osi_core->base + EQOS_MMC_CNTRL);

	if (osi_core->use_virtualization == OSI_DISABLE) {
		if (osi_core->hv_base != OSI_NULL) {
			osi_writela(osi_core, EQOS_5_30_ASID_CTRL_VAL,
				    (nveu8_t *)osi_core->hv_base +
				    EQOS_AXI_ASID_CTRL);

			osi_writela(osi_core, EQOS_5_30_ASID1_CTRL_VAL,
				    (nveu8_t *)osi_core->hv_base +
				    EQOS_AXI_ASID1_CTRL);
		}

		if (osi_core->mac_ver < OSI_EQOS_MAC_5_30) {
			/* AXI ASID CTRL for channel 0 to 3 */
			osi_writela(osi_core, EQOS_AXI_ASID_CTRL_VAL,
				    (nveu8_t *)osi_core->base +
				    EQOS_AXI_ASID_CTRL);

			/* AXI ASID1 CTRL for channel 4 to 7 */
			if (osi_core->mac_ver > OSI_EQOS_MAC_5_00) {
				osi_writela(osi_core, EQOS_AXI_ASID1_CTRL_VAL,
					    (nveu8_t *)osi_core->base +
					    EQOS_AXI_ASID1_CTRL);
			}
		}
	}

	/* Mapping MTL Rx queue and DMA Rx channel */
	if (osi_core->dcs_en == OSI_ENABLE) {
		value = EQOS_RXQ_TO_DMA_CHAN_MAP_DCS_EN;
		value1 = EQOS_RXQ_TO_DMA_CHAN_MAP1_DCS_EN;
	} else {
		value = EQOS_RXQ_TO_DMA_CHAN_MAP;
		value1 = EQOS_RXQ_TO_DMA_CHAN_MAP1;
	}

	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MTL_RXQ_DMA_MAP0,
				EQOS_MTL_RXQ_DMA_MAP0_IDX);

	if (osi_core->mac_ver >= OSI_EQOS_MAC_5_30) {
		eqos_core_safety_writel(osi_core, value1,
					(nveu8_t *)osi_core->base +
					EQOS_MTL_RXQ_DMA_MAP1,
					EQOS_MTL_RXQ_DMA_MAP1_IDX);
	}

	if (osi_unlikely(osi_core->num_mtl_queues > OSI_EQOS_MAX_NUM_QUEUES)) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "Number of queues is incorrect\n", 0ULL);
		return -1;
	}

	/* Calculate value of Transmit queue fifo size to be programmed */
	tx_fifo = eqos_calculate_per_queue_fifo(osi_core->mac_ver,
						tx_fifo_size,
						osi_core->num_mtl_queues);
	/* Calculate value of Receive queue fifo size to be programmed */
	rx_fifo = eqos_calculate_per_queue_fifo(osi_core->mac_ver,
						rx_fifo_size,
						osi_core->num_mtl_queues);

	/* Configure MTL Queues */
	for (qinx = 0; qinx < osi_core->num_mtl_queues; qinx++) {
		if (osi_unlikely(osi_core->mtl_queues[qinx] >=
				 OSI_EQOS_MAX_NUM_QUEUES)) {
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
				     "Incorrect queues number\n", 0ULL);
			return -1;
		}
		ret = eqos_configure_mtl_queue(osi_core->mtl_queues[qinx],
					       osi_core, tx_fifo, rx_fifo);
		if (ret < 0) {
			return ret;
		}
	}

	/* configure EQOS MAC HW */
	eqos_configure_mac(osi_core);

	/* configure EQOS DMA */
	eqos_configure_dma(osi_core);

	/* tsn initialization */
	if (osi_core->hw_feature != OSI_NULL) {
		eqos_tsn_init(osi_core, osi_core->hw_feature->est_sel,
			      osi_core->hw_feature->fpe_sel);
	}

	/* initialize L3L4 Filters variable */
	osi_core->l3l4_filter_bitmask = OSI_NONE;

	eqos_dma_chan_to_vmirq_map(osi_core);

	return ret;
}

/**
 * @brief eqos_handle_mac_fpe_intrs
 *
 * Algorithm: This function takes care of handling the
 *	MAC FPE interrupts.
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @note MAC interrupts need to be enabled
 */
static void eqos_handle_mac_fpe_intrs(struct osi_core_priv_data *osi_core)
{
	unsigned int val = 0;

	/* interrupt bit clear on read as CSR_SW is reset */
	val = osi_readla(osi_core,
			 (unsigned char *)osi_core->base + EQOS_MAC_FPE_CTS);

	if ((val & EQOS_MAC_FPE_CTS_RVER) == EQOS_MAC_FPE_CTS_RVER) {
		val &= ~EQOS_MAC_FPE_CTS_RVER;
		val |= EQOS_MAC_FPE_CTS_SRSP;
	}

	if ((val & EQOS_MAC_FPE_CTS_RRSP) == EQOS_MAC_FPE_CTS_RRSP) {
		/* received respose packet  Nothing to be done, it means other
		 * IP also support FPE
		 */
		val &= ~EQOS_MAC_FPE_CTS_RRSP;
		val &= ~EQOS_MAC_FPE_CTS_TVER;
		osi_core->fpe_ready = OSI_ENABLE;
		val |= EQOS_MAC_FPE_CTS_EFPE;
	}

	if ((val & EQOS_MAC_FPE_CTS_TRSP) == EQOS_MAC_FPE_CTS_TRSP) {
		/* TX response packet sucessful */
		osi_core->fpe_ready = OSI_ENABLE;
		/* Enable frame preemption */
		val &= ~EQOS_MAC_FPE_CTS_TRSP;
		val &= ~EQOS_MAC_FPE_CTS_TVER;
		val |= EQOS_MAC_FPE_CTS_EFPE;
	}

	if ((val & EQOS_MAC_FPE_CTS_TVER) == EQOS_MAC_FPE_CTS_TVER) {
		/*Transmit verif packet sucessful*/
		osi_core->fpe_ready = OSI_DISABLE;
		val &= ~EQOS_MAC_FPE_CTS_TVER;
		val &= ~EQOS_MAC_FPE_CTS_EFPE;
	}

	osi_writela(osi_core, val,
		    (unsigned char *)osi_core->base + EQOS_MAC_FPE_CTS);
}

/**
 * @brief eqos_handle_mac_intrs - Handle MAC interrupts
 *
 * @note
 * Algorithm:
 *  - This function takes care of handling the
 *    MAC interrupts to configure speed, mode for linkup use case.
 *   - Ignore handling for following cases:
 *    - If no MAC interrupt in dma_isr,
 *    - RGMII/SMII MAC interrupt
 *    - If link is down
 *  - Identify speed and mode changes from EQOS_MAC_PCS register and configure the same by calling
 *    eqos_set_speed(), eqos_set_mode()(proceed even on error for this call) API's.
 *  - SWUD_ID: ETHERNET_NVETHERNETRM_010_1
 *
 * @param[in] osi_core: OSI core private data structure. Used param base.
 * @param[in] dma_isr: DMA ISR register read value.
 *
 * @pre MAC interrupts need to be enabled
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 */
static void eqos_handle_mac_intrs(struct osi_core_priv_data *const osi_core,
				  nveu32_t dma_isr)
{
	nveu32_t mac_imr = 0;
	nveu32_t mac_pcs = 0;
	nveu32_t mac_isr = 0;
	nve32_t ret = 0;
#ifdef HSI_SUPPORT
	nveu64_t tx_frame_err = 0;
#endif
	mac_isr = osi_readla(osi_core,
			     (nveu8_t *)osi_core->base + EQOS_MAC_ISR);

#ifdef HSI_SUPPORT
	if (osi_core->mac_ver >= OSI_EQOS_MAC_5_30) {
		/* T23X-EQOS_HSIv2-19: Consistency Monitor for TX Frame */
		if ((dma_isr & EQOS_DMA_ISR_TXSTSIS) == EQOS_DMA_ISR_TXSTSIS) {
			osi_core->hsi.tx_frame_err_count =
				osi_update_stats_counter(osi_core->hsi.tx_frame_err_count,
							 1UL);
			tx_frame_err = osi_core->hsi.tx_frame_err_count /
				osi_core->hsi.err_count_threshold;
			if (osi_core->hsi.tx_frame_err_threshold < tx_frame_err) {
				osi_core->hsi.tx_frame_err_threshold = tx_frame_err;
				osi_core->hsi.report_count_err[TX_FRAME_ERR_IDX] = OSI_ENABLE;
			}
			osi_core->hsi.err_code[TX_FRAME_ERR_IDX] =
				OSI_TX_FRAME_ERR;
			osi_core->hsi.report_err = OSI_ENABLE;
		}
	}
#endif
	/* Handle MAC interrupts */
	if ((dma_isr & EQOS_DMA_ISR_MACIS) != EQOS_DMA_ISR_MACIS) {
		return;
	}

	/* handle only those MAC interrupts which are enabled */
	mac_imr = osi_readla(osi_core,
			     (nveu8_t *)osi_core->base + EQOS_MAC_IMR);
	mac_isr = (mac_isr & mac_imr);

	/* RGMII/SMII interrupt */
	if (((mac_isr & EQOS_MAC_ISR_RGSMIIS) != EQOS_MAC_ISR_RGSMIIS) &&
	    ((mac_isr & EQOS_MAC_IMR_FPEIS) != EQOS_MAC_IMR_FPEIS)) {
		return;
	}

	if (((mac_isr & EQOS_MAC_IMR_FPEIS) == EQOS_MAC_IMR_FPEIS) &&
	    ((mac_imr & EQOS_IMR_FPEIE) == EQOS_IMR_FPEIE)) {
		eqos_handle_mac_fpe_intrs(osi_core);
		mac_isr &= ~EQOS_MAC_IMR_FPEIS;
	}
	osi_writela(osi_core, mac_isr,
		    (nveu8_t *) osi_core->base + EQOS_MAC_ISR);

	mac_pcs = osi_readla(osi_core,
			     (nveu8_t *)osi_core->base + EQOS_MAC_PCS);
	/* check whether Link is UP or NOT - if not return. */
	if ((mac_pcs & EQOS_MAC_PCS_LNKSTS) != EQOS_MAC_PCS_LNKSTS) {
		return;
	}

	/* check for Link mode (full/half duplex) */
	if ((mac_pcs & EQOS_MAC_PCS_LNKMOD) == EQOS_MAC_PCS_LNKMOD) {
		ret = eqos_set_mode(osi_core, OSI_FULL_DUPLEX);
		if (osi_unlikely(ret < 0)) {
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_HW_FAIL,
				     "set mode in full duplex failed\n", 0ULL);
		}
	} else {
		ret = eqos_set_mode(osi_core, OSI_HALF_DUPLEX);
		if (osi_unlikely(ret < 0)) {
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_HW_FAIL,
				     "set mode in half duplex failed\n", 0ULL);
		}
	}

	/* set speed at MAC level */
	/* TODO: set_tx_clk needs to be done */
	/* Maybe through workqueue for QNX */
	if ((mac_pcs & EQOS_MAC_PCS_LNKSPEED) == EQOS_MAC_PCS_LNKSPEED_10) {
		eqos_set_speed(osi_core, OSI_SPEED_10);
	} else if ((mac_pcs & EQOS_MAC_PCS_LNKSPEED) ==
		   EQOS_MAC_PCS_LNKSPEED_100) {
		eqos_set_speed(osi_core, OSI_SPEED_100);
	} else if ((mac_pcs & EQOS_MAC_PCS_LNKSPEED) ==
		   EQOS_MAC_PCS_LNKSPEED_1000) {
		eqos_set_speed(osi_core, OSI_SPEED_1000);
	} else {
		/* Nothing here */
	}

	if (((mac_isr & EQOS_MAC_IMR_FPEIS) == EQOS_MAC_IMR_FPEIS) &&
	    ((mac_imr & EQOS_IMR_FPEIE) == EQOS_IMR_FPEIE)) {
		eqos_handle_mac_fpe_intrs(osi_core);
		mac_isr &= ~EQOS_MAC_IMR_FPEIS;
	}
	osi_writela(osi_core, mac_isr,
		    (unsigned char *)osi_core->base + EQOS_MAC_ISR);
}

/** \cond DO_NOT_DOCUMENT */
/**
 * @brief update_dma_sr_stats - stats for dma_status error
 *
 * @note
 * Algorithm:
 *  - increment error stats based on corresponding bit filed.
 *
 * @param[in, out] osi_core: OSI core private data structure.
 * @param[in] dma_sr: Dma status register read value
 * @param[in] qinx: Queue index
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 */
static inline void update_dma_sr_stats(
				struct osi_core_priv_data *const osi_core,
				nveu32_t dma_sr, nveu32_t qinx)
{
	nveu64_t val;

	if ((dma_sr & EQOS_DMA_CHX_STATUS_RBU) == EQOS_DMA_CHX_STATUS_RBU) {
		val = osi_core->xstats.rx_buf_unavail_irq_n[qinx];
		osi_core->xstats.rx_buf_unavail_irq_n[qinx] =
			osi_update_stats_counter(val, 1U);
	}
	if ((dma_sr & EQOS_DMA_CHX_STATUS_TPS) == EQOS_DMA_CHX_STATUS_TPS) {
		val = osi_core->xstats.tx_proc_stopped_irq_n[qinx];
		osi_core->xstats.tx_proc_stopped_irq_n[qinx] =
			osi_update_stats_counter(val, 1U);
	}
	if ((dma_sr & EQOS_DMA_CHX_STATUS_TBU) == EQOS_DMA_CHX_STATUS_TBU) {
		val = osi_core->xstats.tx_buf_unavail_irq_n[qinx];
		osi_core->xstats.tx_buf_unavail_irq_n[qinx] =
			osi_update_stats_counter(val, 1U);
	}
	if ((dma_sr & EQOS_DMA_CHX_STATUS_RPS) == EQOS_DMA_CHX_STATUS_RPS) {
		val = osi_core->xstats.rx_proc_stopped_irq_n[qinx];
		osi_core->xstats.rx_proc_stopped_irq_n[qinx] =
			osi_update_stats_counter(val, 1U);
	}
	if ((dma_sr & EQOS_DMA_CHX_STATUS_RWT) == EQOS_DMA_CHX_STATUS_RWT) {
		val = osi_core->xstats.rx_watchdog_irq_n;
		osi_core->xstats.rx_watchdog_irq_n =
			osi_update_stats_counter(val, 1U);
	}
	if ((dma_sr & EQOS_DMA_CHX_STATUS_FBE) == EQOS_DMA_CHX_STATUS_FBE) {
		val = osi_core->xstats.fatal_bus_error_irq_n;
		osi_core->xstats.fatal_bus_error_irq_n =
			osi_update_stats_counter(val, 1U);
	}
}
/** \endcond */

/**
 * @brief eqos_handle_mtl_intrs - Handle MTL interrupts
 *
 * Algorithm: Code to handle interrupt for MTL EST error and status.
 * There are possible 4 errors which can be part of common interrupt in case of
 * MTL_EST_SCH_ERR (sheduling error)- HLBS
 * MTL_EST_FRMS_ERR (Frame size error) - HLBF
 * MTL_EST_FRMC_ERR (frame check error) - HLBF
 * Constant Gate Control Error - when time interval in less
 * than or equal to cycle time, llr = 1
 * There is one status interrupt which says swich to SWOL complete.
 *
 * @param[in] osi_core: osi core priv data structure
 *
 * @note MAC should be init and started. see osi_start_mac()
 */
static void eqos_handle_mtl_intrs(struct osi_core_priv_data *osi_core)
{
	unsigned int val = 0U;
	unsigned int sch_err = 0U;
	unsigned int frm_err = 0U;
	unsigned int temp = 0U;
	unsigned int i = 0;
	unsigned long stat_val = 0U;
	unsigned int value = 0U;

	val = osi_readla(osi_core,
			 (unsigned char *)osi_core->base + EQOS_MTL_EST_STATUS);
	val &= (EQOS_MTL_EST_STATUS_CGCE | EQOS_MTL_EST_STATUS_HLBS |
		EQOS_MTL_EST_STATUS_HLBF | EQOS_MTL_EST_STATUS_BTRE |
		EQOS_MTL_EST_STATUS_SWLC);

	/* return if interrupt is not related to EST */
	if (val == OSI_DISABLE) {
		return;
	}

	/* increase counter write 1 back will clear */
	if ((val & EQOS_MTL_EST_STATUS_CGCE) == EQOS_MTL_EST_STATUS_CGCE) {
		osi_core->est_ready = OSI_DISABLE;
		stat_val = osi_core->tsn_stats.const_gate_ctr_err;
		osi_core->tsn_stats.const_gate_ctr_err =
				osi_update_stats_counter(stat_val, 1U);
	}

	if ((val & EQOS_MTL_EST_STATUS_HLBS) == EQOS_MTL_EST_STATUS_HLBS) {
		osi_core->est_ready = OSI_DISABLE;
		stat_val = osi_core->tsn_stats.head_of_line_blk_sch;
		osi_core->tsn_stats.head_of_line_blk_sch =
				osi_update_stats_counter(stat_val, 1U);
		/* Need to read MTL_EST_Sch_Error register and cleared */
		sch_err = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				    EQOS_MTL_EST_SCH_ERR);
		for (i = 0U; i < OSI_MAX_TC_NUM; i++) {
			temp = OSI_ENABLE;
			temp = temp << i;
			if ((sch_err & temp) == temp) {
				stat_val = osi_core->tsn_stats.hlbs_q[i];
				osi_core->tsn_stats.hlbs_q[i] =
					osi_update_stats_counter(stat_val, 1U);
			}
		}
		sch_err &= 0xFFU; /* only 8 TC allowed so clearing all */
		osi_writela(osi_core, sch_err,
			   (nveu8_t *)osi_core->base + EQOS_MTL_EST_SCH_ERR);
		/* Disable est as error happen */
		value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				   EQOS_MTL_EST_CONTROL);
		/* DBFS 0 means do not packet */
		if ((value & EQOS_MTL_EST_CONTROL_DFBS) == OSI_DISABLE) {
			value &= ~EQOS_MTL_EST_CONTROL_EEST;
			osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
				    EQOS_MTL_EST_CONTROL);
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
				     "Disabling EST due to HLBS, correct GCL\n",
				     OSI_NONE);
		}
	}

	if ((val & EQOS_MTL_EST_STATUS_HLBF) == EQOS_MTL_EST_STATUS_HLBF) {
		osi_core->est_ready = OSI_DISABLE;
		stat_val = osi_core->tsn_stats.head_of_line_blk_frm;
		osi_core->tsn_stats.head_of_line_blk_frm =
				osi_update_stats_counter(stat_val, 1U);
		/* Need to read MTL_EST_Frm_Size_Error register and cleared */
		frm_err = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				    EQOS_MTL_EST_FRMS_ERR);
		for (i = 0U; i < OSI_MAX_TC_NUM; i++) {
			temp = OSI_ENABLE;
			temp = temp << i;
			if ((frm_err & temp) == temp) {
				stat_val = osi_core->tsn_stats.hlbf_q[i];
				osi_core->tsn_stats.hlbf_q[i] =
					osi_update_stats_counter(stat_val, 1U);
			}
		}
		frm_err &= 0xFFU; /* 8 TC allowed so clearing all */
		osi_writela(osi_core, frm_err, (nveu8_t *)osi_core->base +
			   EQOS_MTL_EST_FRMS_ERR);
		/* Disable est as error happen */
		value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				   EQOS_MTL_EST_CONTROL);
		/* DDBF 1 means don't drop packet */
		if ((value & EQOS_MTL_EST_CONTROL_DDBF) ==
		    EQOS_MTL_EST_CONTROL_DDBF) {
			value &= ~EQOS_MTL_EST_CONTROL_EEST;
			osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
				    EQOS_MTL_EST_CONTROL);
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
				     "Disabling EST due to HLBF, correct GCL\n",
				     OSI_NONE);
		}
	}

	if ((val & EQOS_MTL_EST_STATUS_SWLC) == EQOS_MTL_EST_STATUS_SWLC) {
		if ((val & EQOS_MTL_EST_STATUS_BTRE) !=
		    EQOS_MTL_EST_STATUS_BTRE) {
			osi_core->est_ready = OSI_ENABLE;
		}
		stat_val = osi_core->tsn_stats.sw_own_list_complete;
		osi_core->tsn_stats.sw_own_list_complete =
				osi_update_stats_counter(stat_val, 1U);
	}

	if ((val & EQOS_MTL_EST_STATUS_BTRE) == EQOS_MTL_EST_STATUS_BTRE) {
		osi_core->est_ready = OSI_DISABLE;
		stat_val = osi_core->tsn_stats.base_time_reg_err;
		osi_core->tsn_stats.base_time_reg_err =
				osi_update_stats_counter(stat_val, 1U);
		osi_core->est_ready = OSI_DISABLE;
	}
	/* clear EST status register as interrupt is handled */
	osi_writela(osi_core, val,
		    (nveu8_t *)osi_core->base + EQOS_MTL_EST_STATUS);
}

#ifdef HSI_SUPPORT
/**
 * @brief eqos_handle_hsi_intr - Handles HSI interrupt.
 *
 * @note
 * Algorithm:
 *  - Clear HSI interrupt source.
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 */
static void eqos_handle_hsi_intr(struct osi_core_priv_data *const osi_core)
{
	nveu32_t val = 0U;
	nveu32_t val2 = 0U;
	nveu64_t ce_count_threshold;

	val = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			EQOS_WRAP_COMMON_INTR_STATUS);
	if (((val & EQOS_REGISTER_PARITY_ERR) == EQOS_REGISTER_PARITY_ERR) ||
	    ((val & EQOS_CORE_UNCORRECTABLE_ERR) == EQOS_CORE_UNCORRECTABLE_ERR)) {
		osi_core->hsi.err_code[UE_IDX] =
			hsi_err_code[osi_core->instance_id][UE_IDX];
		osi_core->hsi.report_err = OSI_ENABLE;
		osi_core->hsi.report_count_err[UE_IDX] = OSI_ENABLE;
		/* Disable the interrupt */
		val2 = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				  EQOS_WRAP_COMMON_INTR_ENABLE);
		val2 &= ~EQOS_REGISTER_PARITY_ERR;
		val2 &= ~EQOS_CORE_UNCORRECTABLE_ERR;
		osi_writela(osi_core, val2, (nveu8_t *)osi_core->base +
			    EQOS_WRAP_COMMON_INTR_ENABLE);
	}
	if ((val & EQOS_CORE_CORRECTABLE_ERR) == EQOS_CORE_CORRECTABLE_ERR) {
		osi_core->hsi.err_code[CE_IDX] =
			hsi_err_code[osi_core->instance_id][CE_IDX];
		osi_core->hsi.report_err = OSI_ENABLE;
		osi_core->hsi.ce_count =
			osi_update_stats_counter(osi_core->hsi.ce_count, 1UL);
		ce_count_threshold = osi_core->hsi.ce_count / osi_core->hsi.err_count_threshold;
		if (osi_core->hsi.ce_count_threshold < ce_count_threshold) {
			osi_core->hsi.ce_count_threshold = ce_count_threshold;
			osi_core->hsi.report_count_err[CE_IDX] = OSI_ENABLE;
		}
	}
	val &= ~EQOS_MAC_SBD_INTR;
	osi_writela(osi_core, val, (nveu8_t *)osi_core->base +
		    EQOS_WRAP_COMMON_INTR_STATUS);

	if (((val & EQOS_CORE_CORRECTABLE_ERR) == EQOS_CORE_CORRECTABLE_ERR) ||
	    ((val & EQOS_CORE_UNCORRECTABLE_ERR) == EQOS_CORE_UNCORRECTABLE_ERR)) {

		/* Clear FSM error status. Clear on read */
		(void)osi_readla(osi_core, (nveu8_t *)osi_core->base +
				 EQOS_MAC_DPP_FSM_INTERRUPT_STATUS);

		/* Clear ECC error status register */
		val = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				 EQOS_MTL_ECC_INTERRUPT_STATUS);
		if (val != 0U) {
			osi_writela(osi_core, val, (nveu8_t *)osi_core->base +
				    EQOS_MTL_ECC_INTERRUPT_STATUS);
		}
		val = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				 EQOS_DMA_ECC_INTERRUPT_STATUS);
		if (val != 0U) {
			osi_writela(osi_core, val, (nveu8_t *)osi_core->base +
				    EQOS_DMA_ECC_INTERRUPT_STATUS);
		}
	}
}
#endif

/**
 * @brief eqos_handle_common_intr - Handles common interrupt.
 *
 * @note
 * Algorithm:
 *  - Reads DMA ISR register
 *   - Returns if calue is 0.
 *   - Handle Non-TI/RI interrupts for all MTL queues and increments #osi_core_priv_data->xstats
 *     based on error detected per cahnnel.
 *  - Calls eqos_handle_mac_intrs() to handle MAC interrupts.
 *  - Refer to EQOS column of <<RM_10, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_010
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 */
static void eqos_handle_common_intr(struct osi_core_priv_data *const osi_core)
{
	void *base = osi_core->base;
	nveu32_t dma_isr = 0;
	nveu32_t qinx = 0;
	nveu32_t i = 0;
	nveu32_t dma_sr = 0;
	nveu32_t dma_ier = 0;
	nveu32_t mtl_isr = 0;
	nveu32_t frp_isr = 0U;

	if (osi_core->mac_ver >= OSI_EQOS_MAC_5_30) {
		osi_writela(osi_core, EQOS_MAC_SBD_INTR, (nveu8_t *)osi_core->base +
			    EQOS_WRAP_COMMON_INTR_STATUS);
#ifdef HSI_SUPPORT
		if (osi_core->hsi.enabled == OSI_ENABLE) {
			eqos_handle_hsi_intr(osi_core);
		}
#endif
	}

	dma_isr = osi_readla(osi_core, (nveu8_t *)base + EQOS_DMA_ISR);
	if (dma_isr == 0U) {
		return;
	}

	//FIXME Need to check how we can get the DMA channel here instead of
	//MTL Queues
	if ((dma_isr & EQOS_DMA_CHAN_INTR_STATUS) != 0U) {
		/* Handle Non-TI/RI interrupts */
		for (i = 0; i < osi_core->num_mtl_queues; i++) {
			qinx = osi_core->mtl_queues[i];
			if (qinx >= OSI_EQOS_MAX_NUM_CHANS) {
				continue;
			}

			/* read dma channel status register */
			dma_sr = osi_readla(osi_core, (nveu8_t *)base +
					    EQOS_DMA_CHX_STATUS(qinx));
			/* read dma channel interrupt enable register */
			dma_ier = osi_readla(osi_core, (nveu8_t *)base +
					     EQOS_DMA_CHX_IER(qinx));

			/* process only those interrupts which we
			 * have enabled.
			 */
			dma_sr = (dma_sr & dma_ier);

			/* mask off RI and TI */
			dma_sr &= ~(OSI_BIT(6) | OSI_BIT(0));
			if (dma_sr == 0U) {
				continue;
			}

			/* ack non ti/ri ints */
			osi_writela(osi_core, dma_sr, (nveu8_t *)base +
				    EQOS_DMA_CHX_STATUS(qinx));
			update_dma_sr_stats(osi_core, dma_sr, qinx);
		}
	}

	eqos_handle_mac_intrs(osi_core, dma_isr);
	/* Handle MTL inerrupts */
	mtl_isr = osi_readla(osi_core,
			     (unsigned char *)base + EQOS_MTL_INTR_STATUS);
	if (((mtl_isr & EQOS_MTL_IS_ESTIS) == EQOS_MTL_IS_ESTIS) &&
	    ((dma_isr & EQOS_DMA_ISR_MTLIS) == EQOS_DMA_ISR_MTLIS)) {
		eqos_handle_mtl_intrs(osi_core);
		mtl_isr &= ~EQOS_MTL_IS_ESTIS;
		osi_writela(osi_core, mtl_isr, (unsigned char *)base +
			   EQOS_MTL_INTR_STATUS);
	}

	/* Clear FRP Interrupt MTL_RXP_Interrupt_Control_Status */
	frp_isr = osi_readla(osi_core,
			     (unsigned char *)base + EQOS_MTL_RXP_INTR_CS);
	frp_isr |= (EQOS_MTL_RXP_INTR_CS_NVEOVIS |
		    EQOS_MTL_RXP_INTR_CS_NPEOVIS |
		    EQOS_MTL_RXP_INTR_CS_FOOVIS |
		    EQOS_MTL_RXP_INTR_CS_PDRFIS);
	osi_writela(osi_core, frp_isr,
		    (unsigned char *)base + EQOS_MTL_RXP_INTR_CS);
}

/**
 * @brief eqos_start_mac - Start MAC Tx/Rx engine
 *
 * @note
 * Algorithm:
 *  - Enable MAC Transmitter and Receiver in EQOS_MAC_MCR_IDX
 *  - Refer to EQOS column of <<RM_08, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_008
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @pre
 *  - MAC init should be complete. See osi_hw_core_init() and
 *    osi_hw_dma_init()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 */
static void eqos_start_mac(struct osi_core_priv_data *const osi_core)
{
	nveu32_t value;
	void *addr = osi_core->base;

	value = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_MCR);
	/* Enable MAC Transmit */
	/* Enable MAC Receive */
	value |= EQOS_MCR_TE | EQOS_MCR_RE;
	eqos_core_safety_writel(osi_core, value,
				(nveu8_t *)addr + EQOS_MAC_MCR,
				EQOS_MAC_MCR_IDX);
}

/**
 * @brief eqos_stop_mac - Stop MAC Tx/Rx engine
 *
 * @note
 * Algorithm:
 *  - Disable MAC Transmitter and Receiver in EQOS_MAC_MCR_IDX
 *  - Refer to EQOS column of <<RM_07, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_007
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @pre MAC DMA deinit should be complete. See osi_hw_dma_deinit()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: No
 * - De-initialization: Yes
 */
static void eqos_stop_mac(struct osi_core_priv_data *const osi_core)
{
	nveu32_t value;
	void *addr = osi_core->base;

	value = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_MCR);
	/* Disable MAC Transmit */
	/* Disable MAC Receive */
	value &= ~EQOS_MCR_TE;
	value &= ~EQOS_MCR_RE;
	eqos_core_safety_writel(osi_core, value,
				(nveu8_t *)addr + EQOS_MAC_MCR,
				EQOS_MAC_MCR_IDX);
}

#ifdef MACSEC_SUPPORT
/**
 * @brief eqos_config_mac_tx - Enable/Disable MAC Tx
 *
 * @note
 * Algorithm:
 *  - Enable or Disables MAC Transmitter
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] enable: Enable or Disable.MAC Tx
 *
 * @pre MAC init should be complete. See osi_hw_core_init()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 */
static void eqos_config_mac_tx(struct osi_core_priv_data *const osi_core,
			       const nveu32_t enable)
{
	nveu32_t value;
	void *addr = osi_core->base;

	if (enable == OSI_ENABLE) {
		value = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_MCR);
		/* Enable MAC Transmit */
		value |= EQOS_MCR_TE;
		eqos_core_safety_writel(osi_core, value,
					(nveu8_t *)addr + EQOS_MAC_MCR,
					EQOS_MAC_MCR_IDX);
	} else {
		value = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_MCR);
		/* Disable MAC Transmit */
		value &= ~EQOS_MCR_TE;
		eqos_core_safety_writel(osi_core, value,
					(nveu8_t *)addr + EQOS_MAC_MCR,
					EQOS_MAC_MCR_IDX);
	}
}
#endif /*  MACSEC_SUPPORT */

/**
 * @brief eqos_config_l2_da_perfect_inverse_match - configure register for
 *  inverse or perfect match.
 *
 * @note
 * Algorithm:
 *  - use perfect_inverse_match filed to set perfect/inverse matching for L2 DA.
 *  - Refer to EQOS column of <<RM_18, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_018
 *
 * @param[in] base: Base address from OSI core private data structure.
 * @param[in] perfect_inverse_match: OSI_INV_MATCH - inverse mode else - perfect mode
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 always
 */
static inline nve32_t eqos_config_l2_da_perfect_inverse_match(
				struct osi_core_priv_data *const osi_core,
				nveu32_t perfect_inverse_match)
{
	nveu32_t value = 0U;

	value = osi_readla(osi_core,
			   (nveu8_t *)osi_core->base + EQOS_MAC_PFR);
	value &= ~EQOS_MAC_PFR_DAIF;
	if (perfect_inverse_match == OSI_INV_MATCH) {
		value |= EQOS_MAC_PFR_DAIF;
	}
	eqos_core_safety_writel(osi_core, value,
				(nveu8_t *)osi_core->base + EQOS_MAC_PFR,
				EQOS_MAC_PFR_IDX);

	return 0;
}

/**
 * @brief eqos_config_mac_pkt_filter_reg - configure mac filter register.
 *
 * @note
 *  - This sequence is used to configure MAC in different pkt
 *    processing modes like promiscuous, multicast, unicast,
 *    hash unicast/multicast based on input filter arguments.
 *  - Refer to EQOS column of <<RM_18, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_018
 *
 * @param[in] osi_core: OSI core private data structure. Used param base.
 * @param[in] filter: OSI filter structure. used param oper_mode.
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 always
 */
static nve32_t eqos_config_mac_pkt_filter_reg(
				struct osi_core_priv_data *const osi_core,
				const struct osi_filter *filter)
{
	nveu32_t value = 0U;
	nve32_t ret = 0;

	value = osi_readla(osi_core, (nveu8_t *)osi_core->base + EQOS_MAC_PFR);

	/*Retain all other values */
	value &= (EQOS_MAC_PFR_DAIF | EQOS_MAC_PFR_DBF | EQOS_MAC_PFR_SAIF |
		  EQOS_MAC_PFR_SAF | EQOS_MAC_PFR_PCF | EQOS_MAC_PFR_VTFE |
		  EQOS_MAC_PFR_IPFE | EQOS_MAC_PFR_DNTU | EQOS_MAC_PFR_RA);

	if ((filter->oper_mode & OSI_OPER_EN_PROMISC) != OSI_DISABLE) {
		value |= EQOS_MAC_PFR_PR;
	}

	if ((filter->oper_mode & OSI_OPER_DIS_PROMISC) != OSI_DISABLE) {
		value &= ~EQOS_MAC_PFR_PR;
	}

	if ((filter->oper_mode & OSI_OPER_EN_ALLMULTI) != OSI_DISABLE) {
		value |= EQOS_MAC_PFR_PM;
	}

	if ((filter->oper_mode & OSI_OPER_DIS_ALLMULTI) != OSI_DISABLE) {
		value &= ~EQOS_MAC_PFR_PM;
	}

	if ((filter->oper_mode & OSI_OPER_EN_PERFECT) != OSI_DISABLE) {
		value |= EQOS_MAC_PFR_HPF;
	}

	if ((filter->oper_mode & OSI_OPER_DIS_PERFECT) != OSI_DISABLE) {
		value &= ~EQOS_MAC_PFR_HPF;
	}


	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MAC_PFR, EQOS_MAC_PFR_IDX);

	if ((filter->oper_mode & OSI_OPER_EN_L2_DA_INV) != OSI_DISABLE) {
		ret = eqos_config_l2_da_perfect_inverse_match(osi_core,
							      OSI_INV_MATCH);
	}

	if ((filter->oper_mode & OSI_OPER_DIS_L2_DA_INV) != OSI_DISABLE) {
		ret = eqos_config_l2_da_perfect_inverse_match(osi_core,
							      OSI_PFT_MATCH);
	}

	return ret;
}

/**
 * @brief eqos_update_mac_addr_helper - Function to update DCS and MBC; helper function for
 * eqos_update_mac_addr_low_high_reg()
 *
 * @note
 * Algorithm:
 *  - Validation of dma_chan if dma_routing_enable is OSI_ENABLE and addr_mask
 *   - corresponding sections not updated if invalid.
 *  - This helper routine is to update value parameter based on DCS and MBC
 *  sections of L2 register.
 *  dsc_en status performed before updating DCS bits.
 *  - Refer to EQOS column of <<RM_18, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_018
 *
 * @param[in] osi_core: OSI core private data structure. Used param base.
 * @param[out] value: nveu32_t pointer which has value read from register.
 * @param[in] idx: Refer #osi_filter->index for details.
 * @param[in] dma_routing_enable: Refer #osi_filter->dma_routing for details.
 * @param[in] dma_chan: Refer #osi_filter->dma_chan for details.
 * @param[in] addr_mask: Refer #osi_filter->addr_mask for details.
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - osi_core->osd should be populated.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static inline nve32_t eqos_update_mac_addr_helper(
				const struct osi_core_priv_data *osi_core,
				nveu32_t *value,
				const nveu32_t idx,
				const nveu32_t dma_chan,
				const nveu32_t addr_mask,
				OSI_UNUSED const nveu32_t src_dest)
{
	nveu32_t temp;

	/* PDC bit of MAC_Ext_Configuration register is set so binary
	 * value representation form index 32-127 else hot-bit
	 * representation.
	 */
	if ((idx < EQOS_MAX_MAC_ADDR_REG) &&
	    (osi_core->mac_ver >= OSI_EQOS_MAC_5_00)) {
		*value &= EQOS_MAC_ADDRH_DCS;
		temp = OSI_BIT(dma_chan);
		temp = temp << EQOS_MAC_ADDRH_DCS_SHIFT;
		temp = temp & EQOS_MAC_ADDRH_DCS;
		*value = *value | temp;
	} else {
		*value = OSI_DISABLE;
		temp = dma_chan;
		temp = temp << EQOS_MAC_ADDRH_DCS_SHIFT;
		temp = temp & EQOS_MAC_ADDRH_DCS;
		*value = temp;
	}

	/* Address mask is valid for address 1 to 31 index only */
	if ((addr_mask <= EQOS_MAX_MASK_BYTE) &&
	    (addr_mask > OSI_AMASK_DISABLE)) {
		if ((idx > 0U) && (idx < EQOS_MAX_MAC_ADDR_REG)) {
			*value = (*value |
				  ((addr_mask << EQOS_MAC_ADDRH_MBC_SHIFT) &
				   EQOS_MAC_ADDRH_MBC));
		} else {
			OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
				     "invalid address index for MBC\n",
				     0ULL);
			return -1;
		}
	}

	return 0;
}

/**
 * @brief eqos_l2_filter_delete - Function to delete L2 filter
 *
 * @note
 * Algorithm:
 *  - This helper routine is to delete L2 filter based on DCS and MBC
 *    parameter.
 *  - Handling for EQOS mac version 4.10 differently.
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[out] value: nveu32_t pointer which has value read from register.
 * @param[in] idx: filter index
 * @param[in] dma_routing_enable: dma channel routing enable(1)
 * @param[in] dma_chan: dma channel number
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - osi_core->osd should be populated.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 */
static void eqos_l2_filter_delete(struct osi_core_priv_data *osi_core,
				  nveu32_t *value,
				  const nveu32_t idx,
				  const nveu32_t dma_routing_enable,
				  const nveu32_t dma_chan)
{
	nveu32_t dcs_check = *value;
	nveu32_t temp = OSI_DISABLE;

	osi_writela(osi_core, OSI_MAX_32BITS,
		    (nveu8_t *)osi_core->base + EQOS_MAC_ADDRL((idx)));

	*value |= OSI_MASK_16BITS;
	if (dma_routing_enable == OSI_DISABLE ||
	    osi_core->mac_ver < OSI_EQOS_MAC_5_00) {
		*value &= ~(EQOS_MAC_ADDRH_AE | EQOS_MAC_ADDRH_DCS);
		osi_writela(osi_core, *value, (nveu8_t *)osi_core->base +
			    EQOS_MAC_ADDRH((idx)));
		return;
	}

	dcs_check &= EQOS_MAC_ADDRH_DCS;
	dcs_check = dcs_check >> EQOS_MAC_ADDRH_DCS_SHIFT;

	if (idx >= EQOS_MAX_MAC_ADDR_REG) {
		dcs_check = OSI_DISABLE;
	} else {
		temp = OSI_BIT(dma_chan);
		dcs_check &= ~(temp);
	}

	if (dcs_check == OSI_DISABLE) {
		*value &= ~(EQOS_MAC_ADDRH_AE | EQOS_MAC_ADDRH_DCS);
		osi_writela(osi_core, *value, (nveu8_t *)osi_core->base +
			    EQOS_MAC_ADDRH((idx)));
	} else {
		*value &= ~(EQOS_MAC_ADDRH_DCS);
		*value |= (dcs_check << EQOS_MAC_ADDRH_DCS_SHIFT);
		osi_writela(osi_core, *value, (nveu8_t *)osi_core->base +
			    EQOS_MAC_ADDRH((idx)));
	}

	return;
}

/**
 * @brief eqos_update_mac_addr_low_high_reg- Update L2 address in filter
 *    register
 *
 * @note
 * Algorithm:
 *  - This routine validates index and addr of #osi_filter.
 *  - calls eqos_update_mac_addr_helper() to update DCS and MBS.
 *  dsc_en status performed before updating DCS bits.
 *  - Update MAC address to L2 filter register.
 *  - Refer to EQOS column of <<RM_18, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_018
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] filter: OSI filter structure.
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - osi_core->osd should be populated.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_update_mac_addr_low_high_reg(
				struct osi_core_priv_data *const osi_core,
				const struct osi_filter *filter)
{
	nveu32_t idx = filter->index;
	nveu32_t dma_routing_enable = filter->dma_routing;
	nveu32_t dma_chan = filter->dma_chan;
	nveu32_t addr_mask = filter->addr_mask;
	nveu32_t src_dest = filter->src_dest;
	nveu32_t value = OSI_DISABLE;
	nve32_t ret = 0;

	if ((idx > (EQOS_MAX_MAC_ADDRESS_FILTER -  0x1U)) ||
	    (dma_chan >= OSI_EQOS_MAX_NUM_CHANS)) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "invalid MAC filter index or channel number\n",
			     0ULL);
		return -1;
	}

	/* read current value at index preserve DCS current value */
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			   EQOS_MAC_ADDRH((idx)));

	/* High address reset DCS and AE bits*/
	if ((filter->oper_mode & OSI_OPER_ADDR_DEL) != OSI_NONE) {
		eqos_l2_filter_delete(osi_core, &value, idx, dma_routing_enable,
				      dma_chan);
		return 0;
	}

	ret = eqos_update_mac_addr_helper(osi_core, &value, idx, dma_chan,
					  addr_mask, src_dest);
	/* Check return value from helper code */
	if (ret == -1) {
		return ret;
	}

	/* Update AE bit if OSI_OPER_ADDR_UPDATE is set */
	if ((filter->oper_mode & OSI_OPER_ADDR_UPDATE) ==
	     OSI_OPER_ADDR_UPDATE) {
		value |= EQOS_MAC_ADDRH_AE;
	}

	/* Setting Source/Destination Address match valid for 1 to 32 index */
	if (((idx > 0U) && (idx < EQOS_MAX_MAC_ADDR_REG)) &&
	    (src_dest <= OSI_SA_MATCH)) {
		value = (value | ((src_dest << EQOS_MAC_ADDRH_SA_SHIFT) &
				  EQOS_MAC_ADDRH_SA));
	}

	osi_writela(osi_core, ((nveu32_t)filter->mac_address[4] |
		    ((nveu32_t)filter->mac_address[5] << 8) | value),
		    (nveu8_t *)osi_core->base + EQOS_MAC_ADDRH((idx)));

	osi_writela(osi_core, ((nveu32_t)filter->mac_address[0] |
		    ((nveu32_t)filter->mac_address[1] << 8) |
		    ((nveu32_t)filter->mac_address[2] << 16) |
		    ((nveu32_t)filter->mac_address[3] << 24)),
		    (nveu8_t *)osi_core->base +  EQOS_MAC_ADDRL((idx)));

	return ret;
}

/**
 * @brief eqos_config_ptp_offload - Enable/Disable PTP offload
 *
 * Algorithm: Based on input argument, update PTO and TSCR registers.
 * Update ptp_filter for TSCR register.
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] pto_config: The PTP Offload configuration from function
 *	      driver.
 *
 * @note 1) MAC should be init and started. see osi_start_mac()
 *	 2) configure_ptp() should be called after this API
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static int eqos_config_ptp_offload(struct osi_core_priv_data *osi_core,
				   struct osi_pto_config *const pto_config)
{
	unsigned char *addr = (unsigned char *)osi_core->base;
	int ret = 0;
	unsigned int value = 0x0U;
	unsigned int ptc_value = 0x0U;
	unsigned int port_id = 0x0U;

	/* Read MAC TCR */
	value = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_TCR);
	/* clear old configuration */
	value &= ~(EQOS_MAC_TCR_TSENMACADDR | OSI_MAC_TCR_SNAPTYPSEL_3 |
		   OSI_MAC_TCR_TSMASTERENA | OSI_MAC_TCR_TSEVENTENA |
		   OSI_MAC_TCR_TSENA | OSI_MAC_TCR_TSCFUPDT |
		   OSI_MAC_TCR_TSCTRLSSR | OSI_MAC_TCR_TSVER2ENA |
		   OSI_MAC_TCR_TSIPENA);

	/** Handle PTO disable */
	if (pto_config->en_dis == OSI_DISABLE) {
		osi_core->ptp_config.ptp_filter = value;
		osi_writela(osi_core, ptc_value, addr + EQOS_MAC_PTO_CR);
		eqos_core_safety_writel(osi_core, value, addr +
					EQOS_MAC_TCR, EQOS_MAC_TCR_IDX);
		osi_writela(osi_core, OSI_NONE, addr + EQOS_MAC_PIDR0);
		osi_writela(osi_core, OSI_NONE, addr + EQOS_MAC_PIDR1);
		osi_writela(osi_core, OSI_NONE, addr + EQOS_MAC_PIDR2);
		return 0;
	}

	/** Handle PTO enable */
	/* Set PTOEN bit */
	ptc_value |= EQOS_MAC_PTO_CR_PTOEN;
	ptc_value |= ((pto_config->domain_num << EQOS_MAC_PTO_CR_DN_SHIFT)
		      & EQOS_MAC_PTO_CR_DN);
	/* Set TSCR register flag */
	value |= (OSI_MAC_TCR_TSENA | OSI_MAC_TCR_TSCFUPDT |
		  OSI_MAC_TCR_TSCTRLSSR | OSI_MAC_TCR_TSVER2ENA |
		  OSI_MAC_TCR_TSIPENA);

	if (pto_config->snap_type > 0U) {
		/* Set APDREQEN bit if snap_type > 0 */
		ptc_value |= EQOS_MAC_PTO_CR_APDREQEN;
	}

	/* Set SNAPTYPSEL for Taking Snapshots mode */
	value |= ((pto_config->snap_type << EQOS_MAC_TCR_SNAPTYPSEL_SHIFT) &
		  OSI_MAC_TCR_SNAPTYPSEL_3);

	/* Set/Reset TSMSTRENA bit for Master/Slave */
	if (pto_config->master == OSI_ENABLE) {
		/* Set TSMSTRENA bit for master */
		value |= OSI_MAC_TCR_TSMASTERENA;
		if (pto_config->snap_type != OSI_PTP_SNAP_P2P) {
			/* Set ASYNCEN bit on PTO Control Register */
			ptc_value |= EQOS_MAC_PTO_CR_ASYNCEN;
		}
	} else {
		/* Reset TSMSTRENA bit for slave */
		value &= ~OSI_MAC_TCR_TSMASTERENA;
	}

	/* Set/Reset TSENMACADDR bit for UC/MC MAC */
	if (pto_config->mc_uc == OSI_ENABLE) {
		/* Set TSENMACADDR bit for MC/UC MAC PTP filter */
		value |= EQOS_MAC_TCR_TSENMACADDR;
	} else {
		/* Reset TSENMACADDR bit */
		value &= ~EQOS_MAC_TCR_TSENMACADDR;
	}

	/* Set TSEVENTENA bit for PTP events */
	value |= OSI_MAC_TCR_TSEVENTENA;
	osi_core->ptp_config.ptp_filter = value;
	/** Write PTO_CR and TCR registers */
	osi_writela(osi_core, ptc_value, addr + EQOS_MAC_PTO_CR);
	eqos_core_safety_writel(osi_core, value, addr + EQOS_MAC_TCR,
				EQOS_MAC_TCR_IDX);
	/* Port ID for PTP offload packet created */
	port_id = pto_config->portid & EQOS_MAC_PIDR_PID_MASK;
	osi_writela(osi_core, port_id, addr + EQOS_MAC_PIDR0);
	osi_writela(osi_core, OSI_NONE, addr + EQOS_MAC_PIDR1);
	osi_writela(osi_core, OSI_NONE, addr + EQOS_MAC_PIDR2);

	return ret;
}

/**
 * @brief eqos_config_l3_l4_filter_enable - register write to enable L3/L4
 *  filters.
 *
 * @note
 * Algorithm:
 *  - This routine to update filter_enb_dis value in IP filter enable register.
 *  - TraceID:ETHERNET_NVETHERNETRM_019
 *
 * @param[in] osi_core: OSI core private data.
 * @param[in] filter_enb_dis: enable/disable
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_l3_l4_filter_enable(
				struct osi_core_priv_data *const osi_core,
				const nveu32_t filter_enb_dis)
{
	nveu32_t value = 0U;
	void *base = osi_core->base;
	value = osi_readla(osi_core, (nveu8_t *)base + EQOS_MAC_PFR);
	value &= ~(EQOS_MAC_PFR_IPFE);
	value |= ((filter_enb_dis << EQOS_MAC_PFR_IPFE_SHIFT) &
		   EQOS_MAC_PFR_IPFE);
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)base + EQOS_MAC_PFR,
				EQOS_MAC_PFR_IDX);

	return 0;
}

/**
 * @brief eqos_update_ip4_addr - configure register for IPV4 address filtering
 *
 * @note
 * Algorithm:
 *  - Validate addr for null, filter_no for max value and return -1 on failure.
 *  - Update IPv4 source/destination address for L3 layer filtering.
 *  - Refer to EQOS column of <<RM_19, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_019
 *
 * @param[in] osi_core: OSI core private data structure. Used param base.
 * @param[in] filter_no: filter index. Refer #osi_l3_l4_filter->filter_no for details.
 * @param[in] addr: ipv4 address. Refer #osi_l3_l4_filter->ip4_addr for details.
 * @param[in] src_dst_addr_match: Refer #osi_l3_l4_filter->src_dst_addr_match for details.
 *
 * @pre 1) MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_update_ip4_addr(struct osi_core_priv_data *const osi_core,
				    const nveu32_t filter_no,
				    const nveu8_t addr[],
				    const nveu32_t src_dst_addr_match)
{
	void *base = osi_core->base;
	nveu32_t value = 0U;
	nveu32_t temp = 0U;

	if (addr == OSI_NULL) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "invalid address\n", 0ULL);
		return -1;
	}

	if (filter_no > (EQOS_MAX_L3_L4_FILTER - 0x1U)) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_OUTOFBOUND,
			     "invalid filter index for L3/L4 filter\n",
			     (nveul64_t)filter_no);
		return -1;
	}

	value = addr[3];
	temp = (nveu32_t)addr[2] << 8;
	value |= temp;
	temp = (nveu32_t)addr[1] << 16;
	value |= temp;
	temp = (nveu32_t)addr[0] << 24;
	value |= temp;
	if (src_dst_addr_match == OSI_SOURCE_MATCH) {
		osi_writela(osi_core, value, (nveu8_t *)base +
			    EQOS_MAC_L3_AD0R(filter_no));
	} else {
		osi_writela(osi_core, value, (nveu8_t *)base +
			    EQOS_MAC_L3_AD1R(filter_no));
	}

	return 0;
}

/**
 * @brief eqos_update_ip6_addr - add ipv6 address in register
 *
 * @note
 * Algorithm:
 *  - Validate addr for null, filter_no for max value and return -1 on failure.
 *  - Update IPv6 source/destination address for L3 layer filtering.
 *  - Refer to EQOS column of <<RM_19, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_019
 *
 * @param[in] osi_core: OSI core private data structure. Used param base.
 * @param[in] filter_no: filter index. Refer #osi_l3_l4_filter->filter_no for details.
 * @param[in] addr: ipv4 address. Refer #osi_l3_l4_filter->ip6_addr for details.
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_update_ip6_addr(struct osi_core_priv_data *const osi_core,
				    const nveu32_t filter_no,
				    const nveu16_t addr[])
{
	void *base = osi_core->base;
	nveu32_t value = 0U;
	nveu32_t temp = 0U;

	if (addr == OSI_NULL) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "invalid address\n", 0ULL);
		return -1;
	}

	if (filter_no > (EQOS_MAX_L3_L4_FILTER - 0x1U)) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "invalid filter index for L3/L4 filter\n",
			     (nveul64_t)filter_no);
		return -1;
	}

	/* update Bits[31:0] of 128-bit IP addr */
	value = addr[7];
	temp = (nveu32_t)addr[6] << 16;
	value |= temp;
	osi_writela(osi_core, value, (nveu8_t *)base +
		    EQOS_MAC_L3_AD0R(filter_no));
	/* update Bits[63:32] of 128-bit IP addr */
	value = addr[5];
	temp = (nveu32_t)addr[4] << 16;
	value |= temp;
	osi_writela(osi_core, value, (nveu8_t *)base +
		    EQOS_MAC_L3_AD1R(filter_no));
	/* update Bits[95:64] of 128-bit IP addr */
	value = addr[3];
	temp = (nveu32_t)addr[2] << 16;
	value |= temp;
	osi_writela(osi_core, value, (nveu8_t *)base +
		    EQOS_MAC_L3_AD2R(filter_no));
	/* update Bits[127:96] of 128-bit IP addr */
	value = addr[1];
	temp = (nveu32_t)addr[0] << 16;
	value |= temp;
	osi_writela(osi_core, value, (nveu8_t *)base +
		    EQOS_MAC_L3_AD3R(filter_no));

	return 0;
}

/**
 * @brief eqos_update_l4_port_no -program source  port no
 *
 * @note
 * Algorithm:
 *  - Validate filter_no for max value and return -1 on failure.
 *  - Update port_no based on src_dst_port_match to confiure L4 layer filtering.
 *  - Refer to EQOS column of <<RM_19, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_019
 *
 * @param[in] osi_core: OSI core private data structure. Used param base.
 * @param[in] filter_no: filter index. Refer #osi_l3_l4_filter->filter_no for details.
 * @param[in] port_no: ipv4 address. Refer #osi_l3_l4_filter->port_no for details.
 * @param[in] src_dst_port_match: Refer #osi_l3_l4_filter->src_dst_port_match for details.
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - osi_core->osd should be populated.
 *  - DCS bits should be enabled in RXQ to DMA mapping register
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_update_l4_port_no(
				  struct osi_core_priv_data *const osi_core,
				  const nveu32_t filter_no,
				  const nveu16_t port_no,
				  const nveu32_t src_dst_port_match)
{
	void *base = osi_core->base;
	nveu32_t value = 0U;
	nveu32_t temp = 0U;

	if (filter_no > (EQOS_MAX_L3_L4_FILTER - 0x1U)) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_OUTOFBOUND,
			     "invalid filter index for L3/L4 filter\n",
			     (nveul64_t)filter_no);
		return -1;
	}

	value = osi_readla(osi_core,
			   (nveu8_t *)base + EQOS_MAC_L4_ADR(filter_no));
	if (src_dst_port_match == OSI_SOURCE_MATCH) {
		value &= ~EQOS_MAC_L4_SP_MASK;
		value |= ((nveu32_t)port_no  & EQOS_MAC_L4_SP_MASK);
	} else {
		value &= ~EQOS_MAC_L4_DP_MASK;
		temp = port_no;
		value |= ((temp << EQOS_MAC_L4_DP_SHIFT) & EQOS_MAC_L4_DP_MASK);
	}
	osi_writela(osi_core, value,
		    (nveu8_t *)base +  EQOS_MAC_L4_ADR(filter_no));

	return 0;
}

/** \cond DO_NOT_DOCUMENT */
/**
 * @brief eqos_set_dcs - check and update dma routing register
 *
 * @note
 * Algorithm:
 *  - Check for request for DCS_enable as well as validate chan
 *    number and dcs_enable is set. After validation, this sequence is used
 *    to configure L3((IPv4/IPv6) filters for address matching.
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] value: nveu32_t value for caller
 * @param[in] dma_routing_enable: filter based dma routing enable(1)
 * @param[in] dma_chan: dma channel for routing based on filter
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - DCS bit of RxQ should be enabled for dynamic channel selection
 *    in filter support
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 *@return updated nveu32_t value
 */
static inline nveu32_t eqos_set_dcs(
				struct osi_core_priv_data *const osi_core,
				nveu32_t value,
				nveu32_t dma_routing_enable,
				nveu32_t dma_chan)
{
	nveu32_t t_val = value;

	if ((dma_routing_enable == OSI_ENABLE) && (dma_chan <
	    OSI_EQOS_MAX_NUM_CHANS) && (osi_core->dcs_en ==
	    OSI_ENABLE)) {
		t_val |= ((dma_routing_enable <<
			  EQOS_MAC_L3L4_CTR_DMCHEN0_SHIFT) &
			  EQOS_MAC_L3L4_CTR_DMCHEN0);
		t_val |= ((dma_chan <<
			  EQOS_MAC_L3L4_CTR_DMCHN0_SHIFT) &
			  EQOS_MAC_L3L4_CTR_DMCHN0);
	}

	return t_val;
}

/**
 * @brief eqos_helper_l3l4_bitmask - helper function to set L3L4
 * bitmask.
 *
 * @note
 * Algorithm:
 *  - set bit corresponding to L3l4 filter index
 *
 * @param[out] bitmask: bit mask OSI core private data structure.
 * @param[in] filter_no: filter index
 * @param[in] value:  0 - disable  otherwise - l3/l4 filter enabled
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 */
static inline void eqos_helper_l3l4_bitmask(nveu32_t *bitmask,
					    nveu32_t filter_no,
					    nveu32_t value)
{
	nveu32_t temp;

	/* Set bit mask for index */
	temp = OSI_ENABLE;
	temp = temp << filter_no;
	/* check against all bit fields for L3L4 filter enable */
	if ((value & EQOS_MAC_L3L4_CTRL_ALL) != OSI_DISABLE) {
		*bitmask |= temp;
	} else {
		*bitmask &= ~temp;
	}
}
/** \endcond */

/**
 * @brief eqos_config_l3_filters - config L3 filters.
 *
 * @note
 * Algorithm:
 *  - Validate filter_no for maximum and hannel number if dma_routing_enable
 *    is OSI_ENABLE and reitrn -1 if fails.
 *  - Configure L3 filter register based on all arguments(except for osi_core and dma_routing_enable)
 *  - Refer to EQOS column of <<RM_19, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_019
 *
 * @param[in, out] osi_core: OSI core private data structure. Used param is base.
 * @param[in] filter_no: filter index. Max EQOS_MAX_L3_L4_FILTER - 1.
 * @param[in] enb_dis:  OSI_ENABLE - enable otherwise - disable L3 filter.
 * @param[in] ipv4_ipv6_match: OSI_IPV6_MATCH - IPv6, otherwise - IPv4.
 * @param[in] src_dst_addr_match: OSI_SOURCE_MATCH - source, otherwise - destination.
 * @param[in] perfect_inverse_match: normal match(0) or inverse map(1).
 * @param[in] dma_routing_enable: Valid value OSI_ENABLE, invalid otherwise.
 * @param[in] dma_chan: dma channel for routing based on filter. Max OSI_EQOS_MAX_NUM_CHANS-1.
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - osi_core->osd should be populated.
 *  - DCS bit of RxQ should be enabled for dynamic channel selection
 *    in filter support
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_l3_filters(
				  struct osi_core_priv_data *const osi_core,
				  const nveu32_t filter_no,
				  const nveu32_t enb_dis,
				  const nveu32_t ipv4_ipv6_match,
				  const nveu32_t src_dst_addr_match,
				  const nveu32_t perfect_inverse_match,
				  const nveu32_t dma_routing_enable,
				  const nveu32_t dma_chan)
{
	nveu32_t value = 0U;
	void *base = osi_core->base;

	if (filter_no > (EQOS_MAX_L3_L4_FILTER - 0x1U)) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_OUTOFBOUND,
			     "invalid filter index for L3/L4 filter\n",
			     (nveul64_t)filter_no);
		return -1;
	}

	if ((dma_routing_enable == OSI_ENABLE) &&
	    (dma_chan > (OSI_EQOS_MAX_NUM_CHANS - 1U))) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_OUTOFBOUND,
			     "Wrong DMA channel\n", (nveul64_t)dma_chan);
		return -1;
	}

	value = osi_readla(osi_core, (nveu8_t *)base +
			  EQOS_MAC_L3L4_CTR(filter_no));
	value &= ~EQOS_MAC_L3L4_CTR_L3PEN0;
	value |= (ipv4_ipv6_match  & EQOS_MAC_L3L4_CTR_L3PEN0);
	osi_writela(osi_core, value, (nveu8_t *)base +
		    EQOS_MAC_L3L4_CTR(filter_no));

	/* For IPv6 either SA/DA can be checked not both */
	if (ipv4_ipv6_match == OSI_IPV6_MATCH) {
		if (enb_dis == OSI_ENABLE) {
			if (src_dst_addr_match == OSI_SOURCE_MATCH) {
				/* Enable L3 filters for IPv6 SOURCE addr
				 *  matching
				 */
				value = osi_readla(osi_core, (nveu8_t *)base +
						  EQOS_MAC_L3L4_CTR(filter_no));
				value &= ~EQOS_MAC_L3_IP6_CTRL_CLEAR;
				value |= ((EQOS_MAC_L3L4_CTR_L3SAM0 |
					  (perfect_inverse_match <<
					   EQOS_MAC_L3L4_CTR_L3SAI_SHIFT)) &
					  ((EQOS_MAC_L3L4_CTR_L3SAM0 |
					  EQOS_MAC_L3L4_CTR_L3SAIM0)));
				value |= eqos_set_dcs(osi_core, value,
						      dma_routing_enable,
						      dma_chan);
				osi_writela(osi_core, value, (nveu8_t *)base +
					    EQOS_MAC_L3L4_CTR(filter_no));

			} else {
				/* Enable L3 filters for IPv6 DESTINATION addr
				 * matching
				 */
				value = osi_readla(osi_core, (nveu8_t *)base +
						 EQOS_MAC_L3L4_CTR(filter_no));
				value &= ~EQOS_MAC_L3_IP6_CTRL_CLEAR;
				value |= ((EQOS_MAC_L3L4_CTR_L3DAM0 |
					  (perfect_inverse_match <<
					   EQOS_MAC_L3L4_CTR_L3DAI_SHIFT)) &
					  ((EQOS_MAC_L3L4_CTR_L3DAM0 |
					  EQOS_MAC_L3L4_CTR_L3DAIM0)));
				value |= eqos_set_dcs(osi_core, value,
						      dma_routing_enable,
						      dma_chan);
				osi_writela(osi_core, value, (nveu8_t *)base +
					    EQOS_MAC_L3L4_CTR(filter_no));
			}
		} else {
			/* Disable L3 filters for IPv6 SOURCE/DESTINATION addr
			 * matching
			 */
			value = osi_readla(osi_core, (nveu8_t *)base +
					  EQOS_MAC_L3L4_CTR(filter_no));
			value &= ~(EQOS_MAC_L3_IP6_CTRL_CLEAR |
				   EQOS_MAC_L3L4_CTR_L3PEN0);
			osi_writela(osi_core, value, (nveu8_t *)base +
				   EQOS_MAC_L3L4_CTR(filter_no));
		}
	} else {
		if (src_dst_addr_match == OSI_SOURCE_MATCH) {
			if (enb_dis == OSI_ENABLE) {
				/* Enable L3 filters for IPv4 SOURCE addr
				 * matching
				 */
				value = osi_readla(osi_core, (nveu8_t *)base +
						 EQOS_MAC_L3L4_CTR(filter_no));
				value &= ~EQOS_MAC_L3_IP4_SA_CTRL_CLEAR;
				value |= ((EQOS_MAC_L3L4_CTR_L3SAM0 |
					  (perfect_inverse_match <<
					   EQOS_MAC_L3L4_CTR_L3SAI_SHIFT)) &
					  ((EQOS_MAC_L3L4_CTR_L3SAM0 |
					  EQOS_MAC_L3L4_CTR_L3SAIM0)));
				value |= eqos_set_dcs(osi_core, value,
						      dma_routing_enable,
						      dma_chan);
				osi_writela(osi_core, value, (nveu8_t *)base +
					    EQOS_MAC_L3L4_CTR(filter_no));
			} else {
				/* Disable L3 filters for IPv4 SOURCE addr
				 * matching
				 */
				value = osi_readla(osi_core, (nveu8_t *)base +
						  EQOS_MAC_L3L4_CTR(filter_no));
				value &= ~EQOS_MAC_L3_IP4_SA_CTRL_CLEAR;
				osi_writela(osi_core, value, (nveu8_t *)base +
					    EQOS_MAC_L3L4_CTR(filter_no));
			}
		} else {
			if (enb_dis == OSI_ENABLE) {
				/* Enable L3 filters for IPv4 DESTINATION addr
				 * matching
				 */
				value = osi_readla(osi_core, (nveu8_t *)base +
						 EQOS_MAC_L3L4_CTR(filter_no));
				value &= ~EQOS_MAC_L3_IP4_DA_CTRL_CLEAR;
				value |= ((EQOS_MAC_L3L4_CTR_L3DAM0 |
					  (perfect_inverse_match <<
					   EQOS_MAC_L3L4_CTR_L3DAI_SHIFT)) &
					  ((EQOS_MAC_L3L4_CTR_L3DAM0 |
					  EQOS_MAC_L3L4_CTR_L3DAIM0)));
				value |= eqos_set_dcs(osi_core, value,
						      dma_routing_enable,
						      dma_chan);
				osi_writela(osi_core, value, (nveu8_t *)base +
					    EQOS_MAC_L3L4_CTR(filter_no));
			} else {
				/* Disable L3 filters for IPv4 DESTINATION addr
				 * matching
				 */
				value = osi_readla(osi_core, (nveu8_t *)base +
						   EQOS_MAC_L3L4_CTR(filter_no));
				value &= ~EQOS_MAC_L3_IP4_DA_CTRL_CLEAR;
				osi_writela(osi_core, value, (nveu8_t *)base +
					    EQOS_MAC_L3L4_CTR(filter_no));
			}
		}
	}

	/* Set bit corresponding to filter index if value is non-zero */
	eqos_helper_l3l4_bitmask(&osi_core->l3l4_filter_bitmask,
				 filter_no, value);

	return 0;
}

/**
 * @brief eqos_config_l4_filters - Config L4 filters.
 *
 * @note
 * Algorithm:
 *  - Validate filter_no for maximum and hannel number if dma_routing_enable
 *    is OSI_ENABLE and reitrn -1 if fails.
 *  - Configure L4 filter register based on all arguments(except for osi_core and dma_routing_enable)
 *  - Refer to EQOS column of <<RM_19, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_019
 *
 * @param[in, out] osi_core: OSI core private data structure. Used param is base.
 * @param[in] filter_no: filter index. Max EQOS_MAX_L3_L4_FILTER - 1.
 * @param[in] enb_dis: OSI_ENABLE - enable, otherwise - disable L4 filter
 * @param[in] tcp_udp_match: 1 - udp, 0 - tcp
 * @param[in] src_dst_port_match: OSI_SOURCE_MATCH - source port, otherwise - dest port
 * @param[in] perfect_inverse_match: normal match(0) or inverse map(1)
 * @param[in] dma_routing_enable: Valid value OSI_ENABLE, invalid otherwise.
 * @param[in] dma_chan: dma channel for routing based on filter. Max OSI_EQOS_MAX_NUM_CHANS-1.
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - osi_core->osd should be populated.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_l4_filters(
				  struct osi_core_priv_data *const osi_core,
				  const nveu32_t filter_no,
				  const nveu32_t enb_dis,
				  const nveu32_t tcp_udp_match,
				  const nveu32_t src_dst_port_match,
				  const nveu32_t perfect_inverse_match,
				  const nveu32_t dma_routing_enable,
				  const nveu32_t dma_chan)
{
	void *base = osi_core->base;
	nveu32_t value = 0U;

	if (filter_no > (EQOS_MAX_L3_L4_FILTER - 0x1U)) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_OUTOFBOUND,
			     "invalid filter index for L3/L4 filter\n",
			     (nveul64_t)filter_no);
		return -1;
	}

	if ((dma_routing_enable == OSI_ENABLE) &&
	    (dma_chan > (OSI_EQOS_MAX_NUM_CHANS - 1U))) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_OUTOFBOUND,
			     "Wrong DMA channel\n", (nveu32_t)dma_chan);
		return -1;
	}

	value = osi_readla(osi_core, (nveu8_t *)base +
			   EQOS_MAC_L3L4_CTR(filter_no));
	value &= ~EQOS_MAC_L3L4_CTR_L4PEN0;
	value |= ((tcp_udp_match << EQOS_MAC_L3L4_CTR_L4PEN0_SHIFT)
		 & EQOS_MAC_L3L4_CTR_L4PEN0);
	osi_writela(osi_core, value, (nveu8_t *)base +
		    EQOS_MAC_L3L4_CTR(filter_no));

	if (src_dst_port_match == OSI_SOURCE_MATCH) {
		if (enb_dis == OSI_ENABLE) {
			/* Enable L4 filters for SOURCE Port No matching */
			value = osi_readla(osi_core, (nveu8_t *)base +
					   EQOS_MAC_L3L4_CTR(filter_no));
			value &= ~EQOS_MAC_L4_SP_CTRL_CLEAR;
			value |= ((EQOS_MAC_L3L4_CTR_L4SPM0 |
				  (perfect_inverse_match <<
				   EQOS_MAC_L3L4_CTR_L4SPI_SHIFT)) &
				  (EQOS_MAC_L3L4_CTR_L4SPM0 |
				  EQOS_MAC_L3L4_CTR_L4SPIM0));
			value |= eqos_set_dcs(osi_core, value,
					      dma_routing_enable,
					      dma_chan);
			osi_writela(osi_core, value, (nveu8_t *)base +
				    EQOS_MAC_L3L4_CTR(filter_no));
		} else {
			/* Disable L4 filters for SOURCE Port No matching  */
			value = osi_readla(osi_core, (nveu8_t *)base +
					   EQOS_MAC_L3L4_CTR(filter_no));
			value &= ~EQOS_MAC_L4_SP_CTRL_CLEAR;
			osi_writela(osi_core, value, (nveu8_t *)base +
				    EQOS_MAC_L3L4_CTR(filter_no));
		}
	} else {
		if (enb_dis == OSI_ENABLE) {
			/* Enable L4 filters for DESTINATION port No
			 * matching
			 */
			value = osi_readla(osi_core, (nveu8_t *)base +
					   EQOS_MAC_L3L4_CTR(filter_no));
			value &= ~EQOS_MAC_L4_DP_CTRL_CLEAR;
			value |= ((EQOS_MAC_L3L4_CTR_L4DPM0 |
				  (perfect_inverse_match <<
				   EQOS_MAC_L3L4_CTR_L4DPI_SHIFT)) &
				  (EQOS_MAC_L3L4_CTR_L4DPM0 |
				  EQOS_MAC_L3L4_CTR_L4DPIM0));
			value |= eqos_set_dcs(osi_core, value,
					      dma_routing_enable,
					      dma_chan);
			osi_writela(osi_core, value, (nveu8_t *)base +
				    EQOS_MAC_L3L4_CTR(filter_no));
		} else {
			/* Disable L4 filters for DESTINATION port No
			 * matching
			 */
			value = osi_readla(osi_core, (nveu8_t *)base +
					   EQOS_MAC_L3L4_CTR(filter_no));
			value &= ~EQOS_MAC_L4_DP_CTRL_CLEAR;
			osi_writela(osi_core, value, (nveu8_t *)base +
				    EQOS_MAC_L3L4_CTR(filter_no));
		}
	}
	/* Set bit corresponding to filter index if value is non-zero */
	eqos_helper_l3l4_bitmask(&osi_core->l3l4_filter_bitmask,
				 filter_no, value);

	return 0;
}

/**
 * @brief eqos_poll_for_tsinit_complete - Poll for time stamp init complete
 *
 * @note
 * Algorithm:
 *  - Read TSINIT value from MAC TCR register until it is equal to zero.
 *   - Max loop count of 1000 with 1 ms delay between iterations.
 *  - SWUD_ID: ETHERNET_NVETHERNETRM_005_1
 *
 * @param[in] osi_core: OSI core private data structure. Used param is base, osd_ops.udelay.
 * @param[in, out] mac_tcr: Address to store time stamp control register read
 *  value
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static inline nve32_t eqos_poll_for_tsinit_complete(
				struct osi_core_priv_data *const osi_core,
				nveu32_t *mac_tcr)
{
	nveu32_t retry = RETRY_COUNT;
	nveu32_t count;
	nve32_t cond = COND_NOT_MET;

	/* Wait for previous(if any) Initialize Timestamp value
	 * update to complete
	 */
	count = 0;
	while (cond == COND_NOT_MET) {
		if (count > retry) {
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_HW_FAIL,
				     "poll_for_tsinit: timeout\n", 0ULL);
			return -1;
		}
		/* Read and Check TSINIT in MAC_Timestamp_Control register */
		*mac_tcr = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				      EQOS_MAC_TCR);
		if ((*mac_tcr & EQOS_MAC_TCR_TSINIT) == 0U) {
			cond = COND_MET;
		}

		count++;
		osi_core->osd_ops.udelay(OSI_DELAY_1000US);
	}

	return 0;
}

/**
 * @brief eqos_set_systime_to_mac - Set system time
 *
 * @note
 * Algorithm:
 *  - Updates system time (seconds and nano seconds) in hardware registers.
 *  - Calls eqos_poll_for_tsinit_complete() before and after setting time.
 *   - return -1 if API fails.
 *  - Refer to EQOS column of <<RM_05, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_005
 *
 * @param[in] osi_core: OSI core private data structure. Used param is base.
 * @param[in] sec: Seconds to be configured
 * @param[in] nsec: Nano Seconds to be configured
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_set_systime_to_mac(
				      struct osi_core_priv_data *const osi_core,
				      const nveu32_t sec,
				      const nveu32_t nsec)
{
	void *addr = osi_core->base;
	nveu32_t mac_tcr;
	nve32_t ret;

	/* To be sure previous write was flushed (if Any) */
	ret = eqos_poll_for_tsinit_complete(osi_core, &mac_tcr);
	if (ret == -1) {
		return -1;
	}

	/* write seconds value to MAC_System_Time_Seconds_Update register */
	osi_writela(osi_core, sec, (nveu8_t *)addr + EQOS_MAC_STSUR);

	/* write nano seconds value to MAC_System_Time_Nanoseconds_Update
	 * register
	 */
	osi_writela(osi_core, nsec, (nveu8_t *)addr + EQOS_MAC_STNSUR);

	/* issue command to update the configured secs and nsecs values */
	mac_tcr |= EQOS_MAC_TCR_TSINIT;
	eqos_core_safety_writel(osi_core, mac_tcr,
				(nveu8_t *)addr + EQOS_MAC_TCR,
				EQOS_MAC_TCR_IDX);

	ret = eqos_poll_for_tsinit_complete(osi_core, &mac_tcr);
	if (ret == -1) {
		return -1;
	}

	return 0;
}

/**
 * @brief eqos_poll_for_addend_complete - Poll for addend value write complete
 *
 * @note
 * Algorithm:
 *  - Read TSADDREG value from MAC TCR register until it is equal to zero.
 *   - Max loop count of 1000 with 1 ms delay between iterations.
 *  - SWUD_ID: ETHERNET_NVETHERNETRM_023_1
 *
 * @param[in] osi_core: OSI core private data structure. Used param is base, osd_ops.udelay.
 * @param[in, out] mac_tcr: Address to store time stamp control register read
 *  value
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static inline nve32_t eqos_poll_for_addend_complete(
				struct osi_core_priv_data *const osi_core,
				nveu32_t *mac_tcr)
{
	nveu32_t retry = RETRY_COUNT;
	nveu32_t count;
	nve32_t cond = COND_NOT_MET;

	/* Wait for previous(if any) addend value update to complete */
	/* Poll */
	count = 0;
	while (cond == COND_NOT_MET) {
		if (count > retry) {
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_HW_FAIL,
				     "poll_for_addend: timeout\n", 0ULL);
			return -1;
		}
		/* Read and Check TSADDREG in MAC_Timestamp_Control register */
		*mac_tcr = osi_readla(osi_core,
				      (nveu8_t *)osi_core->base + EQOS_MAC_TCR);
		if ((*mac_tcr & EQOS_MAC_TCR_TSADDREG) == 0U) {
			cond = COND_MET;
		}

		count++;
		osi_core->osd_ops.udelay(OSI_DELAY_1000US);
	}

	return 0;
}

/**
 * @brief eqos_config_addend - Configure addend
 *
 * @note
 * Algorithm:
 *  - Updates the Addend value in HW register
 *  - Calls eqos_poll_for_addend_complete() before and after setting time.
 *   - return -1 if API fails.
 *  - Refer to EQOS column of <<RM_23, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_023
 *
 * @param[in] osi_core: OSI core private data structure. Used param is base.
 * @param[in] addend: Addend value to be configured
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_addend(struct osi_core_priv_data *const osi_core,
				  const nveu32_t addend)
{
	nveu32_t mac_tcr;
	nve32_t ret;

	/* To be sure previous write was flushed (if Any) */
	ret = eqos_poll_for_addend_complete(osi_core, &mac_tcr);
	if (ret == -1) {
		return -1;
	}

	/* write addend value to MAC_Timestamp_Addend register */
	eqos_core_safety_writel(osi_core, addend,
				(nveu8_t *)osi_core->base + EQOS_MAC_TAR,
				EQOS_MAC_TAR_IDX);

	/* issue command to update the configured addend value */
	mac_tcr |= EQOS_MAC_TCR_TSADDREG;
	eqos_core_safety_writel(osi_core, mac_tcr,
				(nveu8_t *)osi_core->base + EQOS_MAC_TCR,
				EQOS_MAC_TCR_IDX);

	ret = eqos_poll_for_addend_complete(osi_core, &mac_tcr);
	if (ret == -1) {
		return -1;
	}

	return 0;
}

/**
 * @brief eqos_poll_for_update_ts_complete - Poll for update time stamp
 *
 * @note
 * Algorithm:
 *  - Read time stamp update value from TCR register until it is
 *    equal to zero.
 *   - Max loop count of 1000 with 1 ms delay between iterations.
 *  - SWUD_ID: ETHERNET_NVETHERNETRM_022_1
 *
 * @param[in] osi_core: OSI core private data structure.  Used param is base, osd_ops.udelay.
 * @param[in, out] mac_tcr: Address to store time stamp control register read
 *  value
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static inline nve32_t eqos_poll_for_update_ts_complete(
				struct osi_core_priv_data *const osi_core,
				nveu32_t *mac_tcr)
{
	nveu32_t retry = RETRY_COUNT;
	nveu32_t count;
	nve32_t cond = COND_NOT_MET;

	/* Wait for previous(if any) time stamp  value update to complete */
	count = 0;
	while (cond == COND_NOT_MET) {
		if (count > retry) {
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_HW_FAIL,
				     "poll_for_update_ts: timeout\n", 0ULL);
			return -1;
		}
		/* Read and Check TSUPDT in MAC_Timestamp_Control register */
		*mac_tcr = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				      EQOS_MAC_TCR);
		if ((*mac_tcr & EQOS_MAC_TCR_TSUPDT) == 0U) {
			cond = COND_MET;
		}

		count++;
		osi_core->osd_ops.udelay(OSI_DELAY_1000US);
	}

	return 0;

}

/**
 * @brief eqos_adjust_mactime - Adjust MAC time with system time
 *
 * @note
 * Algorithm:
 *  - Update MAC time with system time based on input arguments(except osi_core)
 *  - Calls eqos_poll_for_update_ts_complete() before and after setting time.
 *   - return -1 if API fails.
 *  - Refer to EQOS column of <<RM_22, (sequence diagram)>> for API details.
 *  - TraceID:ETHERNET_NVETHERNETRM_022
 *
 * @param[in] osi_core: OSI core private data structure. Used param is base.
 * @param[in] sec: Seconds to be configured
 * @param[in] nsec: Nano seconds to be configured
 * @param[in] add_sub: To decide on add/sub with system time
 * @param[in] one_nsec_accuracy: One nano second accuracy
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - osi_core->ptp_config.one_nsec_accuracy need to be set to 1
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_adjust_mactime(struct osi_core_priv_data *const osi_core,
				   const nveu32_t sec, const nveu32_t nsec,
				   const nveu32_t add_sub,
				   const nveu32_t one_nsec_accuracy)
{
	void *addr = osi_core->base;
	nveu32_t mac_tcr;
	nveu32_t value = 0;
	nveul64_t temp = 0;
	nveu32_t sec1 = sec;
	nveu32_t nsec1 = nsec;
	nve32_t ret;

	ret = eqos_poll_for_update_ts_complete(osi_core, &mac_tcr);
	if (ret == -1) {
		return -1;
	}

	if (add_sub != 0U) {
		/* If the new sec value needs to be subtracted with
		 * the system time, then MAC_STSUR reg should be
		 * programmed with (2^32  <new_sec_value>)
		 */
		temp = (TWO_POWER_32 - sec1);
		if (temp < UINT_MAX) {
			sec1 = (nveu32_t)temp;
		} else {
			/* do nothing here */
		}

		/* If the new nsec value need to be subtracted with
		 * the system time, then MAC_STNSUR.TSSS field should be
		 * programmed with, (10^9 - <new_nsec_value>) if
		 * MAC_TCR.TSCTRLSSR is set or
		 * (2^32 - <new_nsec_value> if MAC_TCR.TSCTRLSSR is reset)
		 */
		if (one_nsec_accuracy == OSI_ENABLE) {
			if (nsec1 < UINT_MAX) {
				nsec1 = (TEN_POWER_9 - nsec1);
			}
		} else {
			if (nsec1 < UINT_MAX) {
				nsec1 = (TWO_POWER_31 - nsec1);
			}
		}
	}

	/* write seconds value to MAC_System_Time_Seconds_Update register */
	osi_writela(osi_core, sec1, (nveu8_t *)addr + EQOS_MAC_STSUR);

	/* write nano seconds value and add_sub to
	 * MAC_System_Time_Nanoseconds_Update register
	 */
	value |= nsec1;
	value |= add_sub << EQOS_MAC_STNSUR_ADDSUB_SHIFT;
	osi_writela(osi_core, value, (nveu8_t *)addr + EQOS_MAC_STNSUR);

	/* issue command to initialize system time with the value
	 * specified in MAC_STSUR and MAC_STNSUR
	 */
	mac_tcr |= EQOS_MAC_TCR_TSUPDT;
	eqos_core_safety_writel(osi_core, mac_tcr,
				(nveu8_t *)addr + EQOS_MAC_TCR,
				EQOS_MAC_TCR_IDX);

	ret = eqos_poll_for_update_ts_complete(osi_core, &mac_tcr);
	if (ret == -1) {
		return -1;
	}

	return 0;
}

/** \cond DO_NOT_DOCUMENT */
/**
 * @brief eqos_config_tscr - Configure Time Stamp Register
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] ptp_filter: PTP rx filter parameters
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 */
static void eqos_config_tscr(struct osi_core_priv_data *const osi_core,
			     const nveu32_t ptp_filter)
{
	void *addr = osi_core->base;
	struct core_local *l_core = (struct core_local *)osi_core;
	nveu32_t mac_tcr = 0U, i = 0U, temp = 0U;
	nveu32_t value = 0x0U;

	if (ptp_filter != OSI_DISABLE) {
		mac_tcr = (OSI_MAC_TCR_TSENA	|
				OSI_MAC_TCR_TSCFUPDT |
				OSI_MAC_TCR_TSCTRLSSR);

		for (i = 0U; i < 32U; i++) {
			temp = ptp_filter & OSI_BIT(i);

			switch (temp) {
				case OSI_MAC_TCR_SNAPTYPSEL_1:
					mac_tcr |= OSI_MAC_TCR_SNAPTYPSEL_1;
					break;
				case OSI_MAC_TCR_SNAPTYPSEL_2:
					mac_tcr |= OSI_MAC_TCR_SNAPTYPSEL_2;
					break;
				case OSI_MAC_TCR_TSIPV4ENA:
					mac_tcr |= OSI_MAC_TCR_TSIPV4ENA;
					break;
				case OSI_MAC_TCR_TSIPV6ENA:
					mac_tcr |= OSI_MAC_TCR_TSIPV6ENA;
					break;
				case OSI_MAC_TCR_TSEVENTENA:
					mac_tcr |= OSI_MAC_TCR_TSEVENTENA;
					break;
				case OSI_MAC_TCR_TSMASTERENA:
					mac_tcr |= OSI_MAC_TCR_TSMASTERENA;
					break;
				case OSI_MAC_TCR_TSVER2ENA:
					mac_tcr |= OSI_MAC_TCR_TSVER2ENA;
					break;
				case OSI_MAC_TCR_TSIPENA:
					mac_tcr |= OSI_MAC_TCR_TSIPENA;
					break;
				case OSI_MAC_TCR_AV8021ASMEN:
					mac_tcr |= OSI_MAC_TCR_AV8021ASMEN;
					break;
				case OSI_MAC_TCR_TSENALL:
					mac_tcr |= OSI_MAC_TCR_TSENALL;
					break;
				case OSI_MAC_TCR_CSC:
					mac_tcr |= OSI_MAC_TCR_CSC;
					break;
				default:
					/* To avoid MISRA violation */
					mac_tcr |= mac_tcr;
					break;
			}
		}
	} else {
		/* Disabling the MAC time stamping */
		mac_tcr = OSI_DISABLE;
	}

	eqos_core_safety_writel(osi_core, mac_tcr,
				(nveu8_t *)addr + EQOS_MAC_TCR,
				EQOS_MAC_TCR_IDX);
	value = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_PPS_CTL);
	value &= ~EQOS_MAC_PPS_CTL_PPSCTRL0;
	if (l_core->pps_freq == OSI_ENABLE) {
		value |= OSI_ENABLE;
	}
	osi_writela(osi_core, value, (nveu8_t *)addr + EQOS_MAC_PPS_CTL);
}
/** \endcond */

/**
 * @brief eqos_config_ptp_rxq - To config PTP RX packets queue
 *
 * Algorithm: This function is used to program the PTP RX packets queue.
 *
 * @param[in] osi_core: OSI core private data.
 *
 * @note 1) MAC should be init and started. see osi_start_mac()
 *	 2) osi_core->osd should be populated
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static int eqos_config_ptp_rxq(struct osi_core_priv_data *osi_core,
			       const unsigned int rxq_idx,
			       const unsigned int enable)
{
	unsigned char *base = osi_core->base;
	unsigned int value = OSI_NONE;
	unsigned int i = 0U;

	/* Validate the RX queue index argment */
	if (rxq_idx >= OSI_EQOS_MAX_NUM_QUEUES) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			"Invalid PTP RX queue index\n",
			rxq_idx);
		return -1;
	}
	/* Check MAC version */
	if (osi_core->mac_ver <= OSI_EQOS_MAC_5_00) {
		/* MAC 4_10 and 5 doesn't have PTP RX Queue route support */
		return 0;
	}

	/* Validate enable argument */
	if (enable != OSI_ENABLE && enable != OSI_DISABLE) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			"Invalid enable input\n",
			enable);
		return -1;
	}

	/* Validate PTP RX queue enable */
	for (i = 0; i < osi_core->num_mtl_queues; i++) {
		if (osi_core->mtl_queues[i] == rxq_idx) {
			/* Given PTP RX queue is enabled */
			break;
		}
	}

	if (i == osi_core->num_mtl_queues) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			"PTP RX queue not enabled\n",
			rxq_idx);
		return -1;
	}

	/* Read MAC_RxQ_Ctrl1 */
	value = osi_readla(osi_core, (nveu8_t *)base + EQOS_MAC_RQC1R);
	if (enable == OSI_DISABLE) {
		/** Reset OMCBCQ bit to disable over-riding the MCBC Queue
		 * priority for the PTP RX queue.
		 */
		value &= ~EQOS_MAC_RQC1R_OMCBCQ;

	} else {
		/* Program PTPQ with ptp_rxq */
		osi_core->ptp_config.ptp_rx_queue = rxq_idx;
		value &= ~EQOS_MAC_RQC1R_PTPQ;
		value |= (rxq_idx << EQOS_MAC_RQC1R_PTPQ_SHIFT);
		/* Reset TPQC before setting TPQC0 */
		value &= ~EQOS_MAC_RQC1R_TPQC;
		/** Set TPQC to 0x1 for VLAN Tagged PTP over
		 * ethernet packets are routed to Rx Queue specified
		 * by PTPQ field
		 **/
		value |= EQOS_MAC_RQC1R_TPQC0;
		/** Set OMCBCQ bit to enable over-riding the MCBC Queue
		 * priority for the PTP RX queue.
		 */
		value |= EQOS_MAC_RQC1R_OMCBCQ;
	}
	/* Write MAC_RxQ_Ctrl1 */
	osi_writela(osi_core, value, base + EQOS_MAC_RQC1R);

	return 0;
}

/**
 * @brief eqos_config_ssir - Configure SSIR register
 *
 * @note
 * Algorithm:
 *  - Calculate SSIR
 *   - For Coarse method(EQOS_MAC_TCR_TSCFUPDT not set in TCR register), ((1/ptp_clock) * 1000000000).
 *   - For fine correction use predeined value based on MAC version OSI_PTP_SSINC_16 if MAC version
 *     less than OSI_EQOS_MAC_4_10 and OSI_PTP_SSINC_4 if otherwise.
 *  - If EQOS_MAC_TCR_TSCTRLSSR bit not set in TCR register, set accurasy to 0.465ns.
 *   - i.e new val = val * 1000/465;
 *  - Program the calculated value to EQOS_MAC_SSIR register
 *  - Refer to EQOS column of <<RM_21, (sequence diagram)>> for API details.
 *  - SWUD_ID: ETHERNET_NVETHERNETRM_021_1
 *
 * @param[in] osi_core: OSI core private data structure. Used param is base, mac_ver.
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 */
static void eqos_config_ssir(struct osi_core_priv_data *const osi_core,
			     const unsigned int ptp_clock)
{
	nveul64_t val;
	nveu32_t mac_tcr;
	void *addr = osi_core->base;

	mac_tcr = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_TCR);

	if ((mac_tcr & EQOS_MAC_TCR_TSCFUPDT) == EQOS_MAC_TCR_TSCFUPDT) {
		if (osi_core->mac_ver <= OSI_EQOS_MAC_4_10) {
			val = OSI_PTP_SSINC_16;
		} else if (osi_core->mac_ver == OSI_EQOS_MAC_5_30) {
			val = OSI_PTP_SSINC_6;
		} else {
			val = OSI_PTP_SSINC_4;
		}
	} else {
		/* convert the PTP required clock frequency to nano second for
		 * COARSE correction.
		 * Formula: ((1/ptp_clock) * 1000000000)
		 */
		val = ((1U * OSI_NSEC_PER_SEC) / ptp_clock);
	}

	/* 0.465ns accurecy */
	if ((mac_tcr & EQOS_MAC_TCR_TSCTRLSSR) == 0U) {
		if (val < UINT_MAX) {
			val = (val * 1000U) / 465U;
		}
	}

	val |= val << EQOS_MAC_SSIR_SSINC_SHIFT;
	/* update Sub-second Increment Value */
	if (val < UINT_MAX) {
		eqos_core_safety_writel(osi_core, (nveu32_t)val,
					(nveu8_t *)addr + EQOS_MAC_SSIR,
					EQOS_MAC_SSIR_IDX);
	}
}

/**
 * @brief eqos_core_deinit - EQOS MAC core deinitialization
 *
 * @note
 * Algorithm:
 *  - This function calls eqos_stop_mac()
 *  - TraceId:ETHERNET_NVETHERNETRM_007
 *
 * @param[in] osi_core: OSI core private data structure. Used param is base.
 *
 * @pre Required clks and resets has to be enabled
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: No
 * - De-initialization: Yes
 */
static void eqos_core_deinit(struct osi_core_priv_data *const osi_core)
{
	/* Stop the MAC by disabling both MAC Tx and Rx */
	eqos_stop_mac(osi_core);
}

/**
 * @brief eqos_hw_est_write - indirect write the GCL to Software own list
 * (SWOL)
 *
 * @param[in] base: MAC base IOVA address.
 * @param[in] addr_val: Address offset for indirect write.
 * @param[in] data: Data to be written at offset.
 * @param[in] gcla: Gate Control List Address, 0 for ETS register.
 *	      1 for GCL memory.
 *
 * @note MAC should be init and started. see osi_start_mac()
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static int eqos_hw_est_write(struct osi_core_priv_data *osi_core,
			     unsigned int addr_val,
			     unsigned int data, unsigned int gcla)
{
	void *base = osi_core->base;
	int retry = 1000;
	unsigned int val = 0x0;

	osi_writela(osi_core, data, (unsigned char *)base + EQOS_MTL_EST_DATA);

	val &= ~EQOS_MTL_EST_ADDR_MASK;
	val |= (gcla == 1U) ? 0x0U : EQOS_MTL_EST_GCRR;
	val |= EQOS_MTL_EST_SRWO;
	val |= addr_val;
	osi_writela(osi_core, val,
		    (unsigned char *)base + EQOS_MTL_EST_GCL_CONTROL);

	while (--retry > 0) {
		osi_core->osd_ops.udelay(OSI_DELAY_1US);
		val = osi_readla(osi_core, (unsigned char *)base +
				EQOS_MTL_EST_GCL_CONTROL);
		if ((val & EQOS_MTL_EST_SRWO) == EQOS_MTL_EST_SRWO) {
			continue;
		}

		break;
	}

	if (((val & EQOS_MTL_EST_ERR0) == EQOS_MTL_EST_ERR0) ||
	    (retry <= 0)) {
		return -1;
	}

	return 0;
}

/**
 * @brief eqos_hw_config_est - Read Setting for GCL from input and update
 * registers.
 *
 * Algorithm:
 * 1) Write  TER, LLR and EST control register
 * 2) Update GCL to sw own GCL (MTL_EST_Status bit SWOL will tell which is
 *    owned by SW) and store which GCL is in use currently in sw.
 * 3) TODO set DBGB and DBGM for debugging
 * 4) EST_data and GCRR to 1, update entry sno in ADDR and put data at
 *    est_gcl_data enable GCL MTL_EST_SSWL and wait for self clear or use
 *    SWLC in MTL_EST_Status. Please note new GCL will be pushed for each entry.
 * 5) Configure btr. Update btr based on current time (current time
 *    should be updated based on PTP by this time)
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] est: EST configuration input argument.
 *
 * @note MAC should be init and started. see osi_start_mac()
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static int eqos_hw_config_est(struct osi_core_priv_data *osi_core,
			      struct osi_est_config *est)
{
	void *base = osi_core->base;
	unsigned int btr[2] = {0};
	unsigned int val = 0x0;
	unsigned int addr = 0x0;
	unsigned int i;
	int ret = 0;

	if ((osi_core->hw_feature != OSI_NULL) &&
	    (osi_core->hw_feature->est_sel == OSI_DISABLE)) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "EST not supported in HW\n", 0ULL);
		return -1;
	}

	if (est->en_dis == OSI_DISABLE) {
		val = osi_readla(osi_core,
				 (nveu8_t *)base + EQOS_MTL_EST_CONTROL);
		val &= ~EQOS_MTL_EST_CONTROL_EEST;
		osi_writela(osi_core, val,
			    (nveu8_t *)base + EQOS_MTL_EST_CONTROL);
		return 0;
	}

	btr[0] = est->btr[0];
	btr[1] = est->btr[1];

	if (btr[0] == 0U && btr[1] == 0U) {
		common_get_systime_from_mac(osi_core->base, osi_core->mac,
					    &btr[1], &btr[0]);
	}

	if (gcl_validate(osi_core, est, btr, osi_core->mac) < 0) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "GCL validation failed\n", 0LL);
		return -1;
	}

	ret = eqos_hw_est_write(osi_core, EQOS_MTL_EST_CTR_LOW, est->ctr[0],
				OSI_DISABLE);
	if (ret < 0) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "GCL CTR[0] failed\n", 0LL);
		return ret;
	}
	/* check for est->ctr[i]  not more than FF, TODO as per hw config
	 * parameter we can have max 0x3 as this value in sec */
	est->ctr[1] &= EQOS_MTL_EST_CTR_HIGH_MAX;
	ret = eqos_hw_est_write(osi_core, EQOS_MTL_EST_CTR_HIGH, est->ctr[1],
				OSI_DISABLE);
	if (ret < 0) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "GCL CTR[1] failed\n", 0LL);
		return ret;
	}

	ret = eqos_hw_est_write(osi_core, EQOS_MTL_EST_TER, est->ter,
				OSI_DISABLE);
	if (ret < 0) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "GCL TER failed\n", 0LL);
		return ret;
	}

	ret = eqos_hw_est_write(osi_core, EQOS_MTL_EST_LLR, est->llr,
				OSI_DISABLE);
	if (ret < 0) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "GCL LLR failed\n", 0LL);
		return ret;
	}

	/* Write GCL table */
	for (i = 0U; i < est->llr; i++) {
		addr = i;
		addr = addr << EQOS_MTL_EST_ADDR_SHIFT;
		addr &= EQOS_MTL_EST_ADDR_MASK;
		ret = eqos_hw_est_write(osi_core, addr, est->gcl[i],
					OSI_ENABLE);
		if (ret < 0) {
			OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
				     "GCL enties write failed\n",
				     (unsigned long long)i);
			return ret;
		}
	}

	/* Write parameters */
	ret = eqos_hw_est_write(osi_core, EQOS_MTL_EST_BTR_LOW,
				btr[0] + est->btr_offset[0], OSI_DISABLE);
	if (ret < 0) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "GCL BTR[0] failed\n",
			     (unsigned long long)(btr[0] +
			     est->btr_offset[0]));
		return ret;
	}

	ret = eqos_hw_est_write(osi_core, EQOS_MTL_EST_BTR_HIGH,
				btr[1] + est->btr_offset[1], OSI_DISABLE);
	if (ret < 0) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "GCL BTR[1] failed\n",
			     (unsigned long long)(btr[1] +
			     est->btr_offset[1]));
		return ret;
	}

	val = osi_readla(osi_core, (unsigned char *)
			 base + EQOS_MTL_EST_CONTROL);
	/* Store table */
	val |= EQOS_MTL_EST_CONTROL_SSWL;
	val |= EQOS_MTL_EST_CONTROL_EEST;
	val |= EQOS_MTL_EST_CONTROL_QHLBF;
	osi_writela(osi_core, val, (nveu8_t *)base + EQOS_MTL_EST_CONTROL);

	return ret;
}

/**
 * @brief eqos_hw_config_fep - Read Setting for preemption and express for TC
 * and update registers.
 *
 * Algorithm:
 * 1) Check for TC enable and TC has masked for setting to preemptable.
 * 2) update FPE control status register
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] fpe: FPE configuration input argument.
 *
 * @note MAC should be init and started. see osi_start_mac()
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static int eqos_hw_config_fpe(struct osi_core_priv_data *osi_core,
			      struct osi_fpe_config *fpe)
{
	unsigned int i = 0U;
	unsigned int val = 0U;
	unsigned int temp = 0U, temp1 = 0U;
	unsigned int temp_shift = 0U;

	if ((osi_core->hw_feature != OSI_NULL) &&
	    (osi_core->hw_feature->fpe_sel == OSI_DISABLE)) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "FPE not supported in HW\n", 0ULL);
		return -1;
	}

	osi_core->fpe_ready = OSI_DISABLE;


	if (((fpe->tx_queue_preemption_enable << EQOS_MTL_FPE_CTS_PEC_SHIFT) &
	     EQOS_MTL_FPE_CTS_PEC) == OSI_DISABLE) {
		val = osi_readla(osi_core,
				 (nveu8_t *)osi_core->base + EQOS_MTL_FPE_CTS);
		val &= ~EQOS_MTL_FPE_CTS_PEC;
		osi_writela(osi_core, val,
			    (nveu8_t *)osi_core->base + EQOS_MTL_FPE_CTS);

		val = osi_readla(osi_core,
				 (nveu8_t *)osi_core->base + EQOS_MAC_FPE_CTS);
		val &= ~EQOS_MAC_FPE_CTS_EFPE;
		osi_writela(osi_core, val, (nveu8_t *)osi_core->base +
			   EQOS_MAC_FPE_CTS);

		return 0;
	}

	val = osi_readla(osi_core,
			 (nveu8_t *)osi_core->base + EQOS_MTL_FPE_CTS);
	val &= ~EQOS_MTL_FPE_CTS_PEC;
	for (i = 0U; i < OSI_MAX_TC_NUM; i++) {
	/* max 8 bit for this structure fot TC/TXQ. Set the TC for express or
	 * preemption. Default is express for a TC. DWCXG_NUM_TC = 8 */
		temp = OSI_BIT(i);
		if ((fpe->tx_queue_preemption_enable & temp) == temp) {
			temp_shift = i;
			temp_shift += EQOS_MTL_FPE_CTS_PEC_SHIFT;
			/* set queue for preemtable */
			if (temp_shift < EQOS_MTL_FPE_CTS_PEC_MAX_SHIFT) {
				temp1 = OSI_ENABLE;
				temp1 = temp1 << temp_shift;
				val |= temp1;
			} else {
				/* Do nothing */
			}
		}
	}
	osi_writela(osi_core, val,
		    (nveu8_t *)osi_core->base + EQOS_MTL_FPE_CTS);

	/* Setting RQ as RxQ 0 is not allowed */
	if (fpe->rq == 0x0U || fpe->rq >= OSI_EQOS_MAX_NUM_CHANS) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "EST init failed due to wrong RQ\n", fpe->rq);
		return -1;
	}

	val = osi_readla(osi_core,
			 (unsigned char *)osi_core->base + EQOS_MAC_RQC1R);
	val &= ~EQOS_MAC_RQC1R_FPRQ;
	temp = fpe->rq;
	temp = temp << EQOS_MAC_RQC1R_FPRQ_SHIFT;
	temp = (temp & EQOS_MAC_RQC1R_FPRQ);
	val |= temp;
	/* update RQ in OSI CORE struct */
	osi_core->residual_queue = fpe->rq;
	osi_writela(osi_core, val,
		    (unsigned char *)osi_core->base + EQOS_MAC_RQC1R);

	/* initiate SVER for SMD-V and SMD-R */
	val = osi_readla(osi_core,
			 (unsigned char *)osi_core->base + EQOS_MTL_FPE_CTS);
	val |= EQOS_MAC_FPE_CTS_SVER;
	osi_writela(osi_core, val,
		    (unsigned char *)osi_core->base + EQOS_MAC_FPE_CTS);

	val = osi_readla(osi_core,
			 (unsigned char *)osi_core->base + EQOS_MTL_FPE_ADV);
	val &= ~EQOS_MTL_FPE_ADV_HADV_MASK;
	/* (minimum_fragment_size +IPG/EIPG + Preamble) *.8 ~98ns for10G */
	val |= EQOS_MTL_FPE_ADV_HADV_VAL;
	osi_writela(osi_core, val,
		    (unsigned char *)osi_core->base + EQOS_MTL_FPE_ADV);

	return 0;
}

/** \cond DO_NOT_DOCUMENT */
/**
 * @brief poll_for_mii_idle Query the status of an ongoing DMA transfer
 *
 * @param[in] osi_core: OSI Core private data structure.
 *
 * @pre MAC needs to be out of reset and proper clock configured.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on Success
 * @retval -1 on Failure
 */
static inline nve32_t poll_for_mii_idle(struct osi_core_priv_data *osi_core)
{
	/* half sec timeout */
	nveu32_t retry = ((RETRY_COUNT) * 50U);
	nveu32_t mac_gmiiar;
	nveu32_t count;
	nve32_t cond = COND_NOT_MET;

	count = 0;
	while (cond == COND_NOT_MET) {
		if (count > retry) {
			OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_HW_FAIL,
				     "MII operation timed out\n", 0ULL);
			return -1;
		}
		count++;

		mac_gmiiar = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				        EQOS_MAC_MDIO_ADDRESS);
		if ((mac_gmiiar & EQOS_MAC_GMII_BUSY) == 0U) {
			/* exit loop */
			cond = COND_MET;
		} else {
			/* wait on GMII Busy set */
			osi_core->osd_ops.udelay(10U);
		}
	}

	return 0;
}
/** \endcond */

/**
 * @brief eqos_write_phy_reg - Write to a PHY register through MAC over MDIO bus
 *
 * @note
 * Algorithm:
 *  - Before proceeding for reading for PHY register check whether any MII
 *    operation going on MDIO bus by polling MAC_GMII_BUSY bit.
 *  - Program data into MAC MDIO data register.
 *  - Populate required parameters like phy address, phy register etc,,
 *    in MAC MDIO Address register. write and GMII busy bits needs to be set
 *    in this operation.
 *  - Write into MAC MDIO address register poll for GMII busy for MDIO
 *  operation to complete.
 *  - Refer to EQOS column of <<RM_02, (sequence diagram)>> for API details.
 *  - Traceid:ETHERNET_NVETHERNETRM_002
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] phyaddr: PHY address (PHY ID) associated with PHY
 * @param[in] phyreg: Register which needs to be write to PHY.
 * @param[in] phydata: Data to write to a PHY register.
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_write_phy_reg(struct osi_core_priv_data *const osi_core,
				  const nveu32_t phyaddr,
				  const nveu32_t phyreg,
				  const nveu16_t phydata)
{
	nveu32_t mac_gmiiar;
	nveu32_t mac_gmiidr;
	nveu32_t devaddr;
	nve32_t ret = 0;

	/* Wait for any previous MII read/write operation to complete */
	ret = poll_for_mii_idle(osi_core);
	if (ret < 0) {
		/* poll_for_mii_idle fail */
		return ret;
	}

	/* C45 register access */
	if ((phyreg & OSI_MII_ADDR_C45) == OSI_MII_ADDR_C45) {
		/* Write the PHY register address and data into data register */
		mac_gmiidr = (phyreg & EQOS_MDIO_DATA_REG_PHYREG_MASK) <<
			      EQOS_MDIO_DATA_REG_PHYREG_SHIFT;
		mac_gmiidr |= phydata;
		osi_writela(osi_core, mac_gmiidr, (nveu8_t *)osi_core->base +
			    EQOS_MAC_MDIO_DATA);

		/* Extract the device address */
		devaddr = (phyreg >> EQOS_MDIO_DATA_REG_DEV_ADDR_SHIFT) &
			   EQOS_MDIO_DATA_REG_DEV_ADDR_MASK;

		/* Initiate the clause 45 transaction with auto
		 * generation of address packet
		 */
		mac_gmiiar = (EQOS_MDIO_PHY_REG_C45E |
			     ((phyaddr) << EQOS_MDIO_PHY_ADDR_SHIFT) |
			     (devaddr << EQOS_MDIO_PHY_REG_SHIFT) |
			     ((osi_core->mdc_cr) << EQOS_MDIO_PHY_REG_CR_SHIF) |
			     (EQOS_MDIO_PHY_REG_WRITE) | (EQOS_MAC_GMII_BUSY));
	} else {
		mac_gmiidr = osi_readla(osi_core, (nveu8_t *)osi_core->base +
					EQOS_MAC_MDIO_DATA);
		mac_gmiidr = ((mac_gmiidr & EQOS_MAC_GMIIDR_GD_WR_MASK) |
			      ((phydata) & EQOS_MAC_GMIIDR_GD_MASK));

		osi_writela(osi_core, mac_gmiidr, (nveu8_t *)osi_core->base +
			    EQOS_MAC_MDIO_DATA);

		/* initiate the MII write operation by updating desired */
		/* phy address/id (0 - 31) */
		/* phy register offset */
		/* CSR Clock Range (20 - 35MHz) */
		/* Select write operation */
		/* set busy bit */
		mac_gmiiar = osi_readla(osi_core, (nveu8_t *)osi_core->base +
					EQOS_MAC_MDIO_ADDRESS);
		mac_gmiiar = (mac_gmiiar & (EQOS_MDIO_PHY_REG_SKAP |
			      EQOS_MDIO_PHY_REG_C45E));
		mac_gmiiar = (mac_gmiiar |
			     ((phyaddr) << EQOS_MDIO_PHY_ADDR_SHIFT) |
			     ((phyreg) << EQOS_MDIO_PHY_REG_SHIFT) |
			     ((osi_core->mdc_cr) << EQOS_MDIO_PHY_REG_CR_SHIF) |
			     (EQOS_MDIO_PHY_REG_WRITE) | EQOS_MAC_GMII_BUSY);
	}

	osi_writela(osi_core, mac_gmiiar, (nveu8_t *)osi_core->base +
		    EQOS_MAC_MDIO_ADDRESS);
	/* wait for MII write operation to complete */
	return poll_for_mii_idle(osi_core);
}

/**
 * @brief eqos_read_phy_reg - Read from a PHY register through MAC over MDIO bus
 *
 * @note
 * Algorithm:
 *  -  Before proceeding for reading for PHY register check whether any MII
 *    operation going on MDIO bus by polling MAC_GMII_BUSY bit.
 *  - Populate required parameters like phy address, phy register etc,,
 *    in program it in MAC MDIO Address register. Read and GMII busy bits
 *    needs to be set in this operation.
 *  - Write into MAC MDIO address register poll for GMII busy for MDIO
 *    operation to complete. After this data will be available at MAC MDIO
 *    data register.
 *  - Refer to EQOS column of <<RM_03, (sequence diagram)>> for API details.
 *  - Traceid:ETHERNET_NVETHERNETRM_003
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] phyaddr: PHY address (PHY ID) associated with PHY
 * @param[in] phyreg: Register which needs to be read from PHY.
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval data from PHY register on success
 * @retval -1 on failure
 */
static nve32_t eqos_read_phy_reg(struct osi_core_priv_data *const osi_core,
				 const nveu32_t phyaddr,
				 const nveu32_t phyreg)
{
	nveu32_t mac_gmiiar;
	nveu32_t mac_gmiidr;
	nveu32_t data;
	nveu32_t devaddr;
	nve32_t ret = 0;

	/* Wait for any previous MII read/write operation to complete */
	ret = poll_for_mii_idle(osi_core);
	if (ret < 0) {
		/* poll_for_mii_idle fail */
		return ret;
	}
	/* C45 register access */
	if ((phyreg & OSI_MII_ADDR_C45) == OSI_MII_ADDR_C45) {
		/* First write the register address */
		mac_gmiidr = (phyreg & EQOS_MDIO_DATA_REG_PHYREG_MASK) <<
			      EQOS_MDIO_DATA_REG_PHYREG_SHIFT;
		osi_writela(osi_core, mac_gmiidr, (nveu8_t *)osi_core->base +
			    EQOS_MAC_MDIO_DATA);

		/* Extract the device address from PHY register */
		devaddr = (phyreg >> EQOS_MDIO_DATA_REG_DEV_ADDR_SHIFT) &
			   EQOS_MDIO_DATA_REG_DEV_ADDR_MASK;

		/* Initiate the clause 45 transaction with auto
		 * generation of address packet.
		 */
		mac_gmiiar = (EQOS_MDIO_PHY_REG_C45E |
			     ((phyaddr) << EQOS_MDIO_PHY_ADDR_SHIFT) |
			     (devaddr << EQOS_MDIO_PHY_REG_SHIFT) |
			     ((osi_core->mdc_cr) << EQOS_MDIO_PHY_REG_CR_SHIF) |
			     (EQOS_MDIO_PHY_REG_GOC_READ) | EQOS_MAC_GMII_BUSY);
	} else {
		mac_gmiiar = osi_readla(osi_core, (nveu8_t *)osi_core->base +
					EQOS_MAC_MDIO_ADDRESS);
		/* initiate the MII read operation by updating desired */
		/* phy address/id (0 - 31) */
		/* phy register offset */
		/* CSR Clock Range (20 - 35MHz) */
		/* Select read operation */
		/* set busy bit */
		mac_gmiiar = (mac_gmiiar & (EQOS_MDIO_PHY_REG_SKAP |
			      EQOS_MDIO_PHY_REG_C45E));
		mac_gmiiar = (mac_gmiiar |
			     ((phyaddr) << EQOS_MDIO_PHY_ADDR_SHIFT) |
			     ((phyreg) << EQOS_MDIO_PHY_REG_SHIFT) |
			     ((osi_core->mdc_cr) << EQOS_MDIO_PHY_REG_CR_SHIF) |
			     (EQOS_MDIO_PHY_REG_GOC_READ) | EQOS_MAC_GMII_BUSY);
	}

	osi_writela(osi_core, mac_gmiiar, (nveu8_t *)osi_core->base +
		    EQOS_MAC_MDIO_ADDRESS);

	/* wait for MII write operation to complete */
	ret = poll_for_mii_idle(osi_core);
	if (ret < 0) {
		/* poll_for_mii_idle fail */
		return ret;
	}

	mac_gmiidr = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			        EQOS_MAC_MDIO_DATA);
	data = (mac_gmiidr & EQOS_MAC_GMIIDR_GD_MASK);

	return (nve32_t)data;
}

/**
 * @brief eqos_read_reg - Read a reg
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] reg: Register address.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: Yes
 * @retval data from register on success
 */
static nveu32_t eqos_read_reg(struct osi_core_priv_data *const osi_core,
                              const nve32_t reg) {
	return osi_readla(osi_core, (nveu8_t *)osi_core->base + reg);
}

/**
 * @brief eqos_write_reg - Write a reg
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] val:  Value to be written.
 * @param[in] reg: Register address.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: Yes
 * @retval 0
 */
static nveu32_t eqos_write_reg(struct osi_core_priv_data *const osi_core,
                               const nveu32_t val,
                               const nve32_t reg) {
	osi_writela(osi_core, val, (nveu8_t *)osi_core->base + reg);
	return 0;
}

#ifdef MACSEC_SUPPORT
/**
 * @brief eqos_read_macsec_reg - Read a MACSEC reg
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] reg: Register address.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: Yes
 * @retval data from register on success
 */
static nveu32_t eqos_read_macsec_reg(struct osi_core_priv_data *const osi_core,
				     const nve32_t reg)
{
	return osi_readla(osi_core, (nveu8_t *)osi_core->macsec_base + reg);
}

/**
 * @brief eqos_write_macsec_reg - Write a MACSEC reg
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] val:  Value to be written.
 * @param[in] reg: Register address.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: Yes
 * @retval 0
 */
static nveu32_t eqos_write_macsec_reg(struct osi_core_priv_data *const osi_core,
				      const nveu32_t val, const nve32_t reg)
{
	osi_writela(osi_core, val, (nveu8_t *)osi_core->macsec_base + reg);
	return 0;
}
#endif /*  MACSEC_SUPPORT */

#ifndef OSI_STRIPPED_LIB
/**
 * @brief eqos_disable_tx_lpi - Helper function to disable Tx LPI.
 *
 * @note
 * Algorithm:
 *  - Clear the bits to enable Tx LPI, Tx LPI automate, LPI Tx Timer and
 *    PHY Link status in the LPI control/status register
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @pre MAC has to be out of reset, and clocks supplied.
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 */
static inline void eqos_disable_tx_lpi(
				struct osi_core_priv_data *const osi_core)
{
	void *addr = osi_core->base;
	nveu32_t lpi_csr = 0;

	/* Disable LPI control bits */
	lpi_csr = osi_readla(osi_core,
			     (nveu8_t *)addr + EQOS_MAC_LPI_CSR);
	lpi_csr &= ~(EQOS_MAC_LPI_CSR_LPITE | EQOS_MAC_LPI_CSR_LPITXA |
		     EQOS_MAC_LPI_CSR_PLS | EQOS_MAC_LPI_CSR_LPIEN);
	osi_writela(osi_core, lpi_csr,
		    (nveu8_t *)addr + EQOS_MAC_LPI_CSR);
}

/**
 * @brief Read-validate HW registers for functional safety.
 *
 * @note
 * Algorithm:
 *  - Reads pre-configured list of MAC/MTL configuration registers
 *    and compares with last written value for any modifications.
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @pre
 *  - MAC has to be out of reset.
 *  - osi_hw_core_init has to be called. Internally this would initialize
 *    the safety_config (see osi_core_priv_data) based on MAC version and
 *    which specific registers needs to be validated periodically.
 *  - Invoke this call if (osi_core_priv_data->safety_config != OSI_NULL)
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_validate_core_regs(
				struct osi_core_priv_data *const osi_core)
{
	struct core_func_safety *config =
		(struct core_func_safety *)osi_core->safety_config;
	nveu32_t cur_val;
	nveu32_t i;

	osi_lock_irq_enabled(&config->core_safety_lock);
	for (i = EQOS_MAC_MCR_IDX; i < EQOS_MAX_CORE_SAFETY_REGS; i++) {
		if (config->reg_addr[i] == OSI_NULL) {
			continue;
		}
		cur_val = osi_readla(osi_core,
				     (nveu8_t *)config->reg_addr[i]);
		cur_val &= config->reg_mask[i];

		if (cur_val == config->reg_val[i]) {
			continue;
		} else {
			/* Register content differs from what was written.
			 * Return error and let safety manager (NVGaurd etc.)
			 * take care of corrective action.
			 */
			osi_unlock_irq_enabled(&config->core_safety_lock);
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
				     "register mismatch\n", 0ULL);
			return -1;
		}
	}
	osi_unlock_irq_enabled(&config->core_safety_lock);

	return 0;
}

/**
 * @brief eqos_config_rx_crc_check - Configure CRC Checking for Rx Packets
 *
 * @note
 * Algorithm:
 *  - When this bit is set, the MAC receiver does not check the CRC
 *    field in the received packets. When this bit is reset, the MAC receiver
 *    always checks the CRC field in the received packets.
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] crc_chk: Enable or disable checking of CRC field in received pkts
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_rx_crc_check(
				    struct osi_core_priv_data *const osi_core,
				    const nveu32_t crc_chk)
{
	void *addr = osi_core->base;
	nveu32_t val;

	/* return on invalid argument */
	if ((crc_chk != OSI_ENABLE) && (crc_chk != OSI_DISABLE)) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "rx_crc: invalid input\n", 0ULL);
		return -1;
	}

	/* Read MAC Extension Register */
	val = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_EXTR);

	/* crc_chk: 1 is for enable and 0 is for disable */
	if (crc_chk == OSI_ENABLE) {
		/* Enable Rx packets CRC check */
		val &= ~EQOS_MAC_EXTR_DCRCC;
	} else if (crc_chk == OSI_DISABLE) {
		/* Disable Rx packets CRC check */
		val |= EQOS_MAC_EXTR_DCRCC;
	} else {
		/* Nothing here */
	}

	/* Write to MAC Extension Register */
	osi_writela(osi_core, val, (nveu8_t *)addr + EQOS_MAC_EXTR);

	return 0;
}

/**
 * @brief eqos_config_tx_status - Configure MAC to forward the tx pkt status
 *
 * @note
 * Algorithm:
 *  - When DTXSTS bit is reset, the Tx packet status received
 *    from the MAC is forwarded to the application.
 *    When DTXSTS bit is set, the Tx packet status received from the MAC
 *    are dropped in MTL.
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] tx_status: Enable or Disable the forwarding of tx pkt status
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_tx_status(struct osi_core_priv_data *const osi_core,
				     const nveu32_t tx_status)
{
	void *addr = osi_core->base;
	nveu32_t val;

	/* don't allow if tx_status is other than 0 or 1 */
	if ((tx_status != OSI_ENABLE) && (tx_status != OSI_DISABLE)) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "tx_status: invalid input\n", 0ULL);
		return -1;
	}

	/* Read MTL Operation Mode Register */
	val = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MTL_OP_MODE);

	if (tx_status == OSI_ENABLE) {
		/* When DTXSTS bit is reset, the Tx packet status received
		 * from the MAC are forwarded to the application.
		 */
		val &= ~EQOS_MTL_OP_MODE_DTXSTS;
	} else if (tx_status == OSI_DISABLE) {
		/* When DTXSTS bit is set, the Tx packet status received from
		 * the MAC are dropped in the MTL
		 */
		val |= EQOS_MTL_OP_MODE_DTXSTS;
	} else {
		/* Nothing here */
	}

	/* Write to DTXSTS bit of MTL Operation Mode Register to enable or
	 * disable the Tx packet status
	 */
	osi_writela(osi_core, val, (nveu8_t *)addr + EQOS_MTL_OP_MODE);

	return 0;
}

/**
 * @brief eqos_set_avb_algorithm - Set TxQ/TC avb config
 *
 * @note
 * Algorithm:
 *  - Check if queue index is valid
 *  - Update operation mode of TxQ/TC
 *   - Set TxQ operation mode
 *   - Set Algo and Credit control
 *   - Set Send slope credit
 *   - Set Idle slope credit
 *   - Set Hi credit
 *   - Set low credit
 *  - Update register values
 *
 * @param[in] osi_core: OSI core priv data structure
 * @param[in] avb: structure having configuration for avb algorithm
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - osi_core->osd should be populated.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_set_avb_algorithm(
				struct osi_core_priv_data *const osi_core,
				const struct osi_core_avb_algorithm *const avb)
{
	nveu32_t value;
	nve32_t ret = -1;
	nveu32_t qinx;

	if (avb == OSI_NULL) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "avb structure is NULL\n",	0ULL);
		return ret;
	}

	/* queue index in range */
	if (avb->qindex >= OSI_EQOS_MAX_NUM_QUEUES) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "Invalid Queue index\n", (nveul64_t)avb->qindex);
		return ret;
	}

	/* queue oper_mode in range check*/
	if (avb->oper_mode >= OSI_MTL_QUEUE_MODEMAX) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "Invalid Queue mode\n", (nveul64_t)avb->qindex);
		return ret;
	}

	/* can't set AVB mode for queue 0 */
	if ((avb->qindex == 0U) && (avb->oper_mode == OSI_MTL_QUEUE_AVB)) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_OPNOTSUPP,
			     "Not allowed to set AVB for Q0\n",
			     (nveul64_t)avb->qindex);
		return ret;
	}

	qinx = avb->qindex;
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			   EQOS_MTL_CHX_TX_OP_MODE(qinx));
	value &= ~EQOS_MTL_TXQEN_MASK;
	/* Set TxQ/TC mode as per input struct after masking 3 bit */
	value |= (avb->oper_mode << EQOS_MTL_TXQEN_MASK_SHIFT) &
		  EQOS_MTL_TXQEN_MASK;
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MTL_CHX_TX_OP_MODE(qinx),
				EQOS_MTL_CH0_TX_OP_MODE_IDX + qinx);

	/* Set Algo and Credit control */
	value = OSI_DISABLE;
	if (avb->algo == OSI_MTL_TXQ_AVALG_CBS) {
		value = (avb->credit_control << EQOS_MTL_TXQ_ETS_CR_CC_SHIFT) &
			 EQOS_MTL_TXQ_ETS_CR_CC;
	}
	value |= (avb->algo << EQOS_MTL_TXQ_ETS_CR_AVALG_SHIFT) &
		  EQOS_MTL_TXQ_ETS_CR_AVALG;
	osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
		    EQOS_MTL_TXQ_ETS_CR(qinx));

	if (avb->algo == OSI_MTL_TXQ_AVALG_CBS) {
		/* Set Send slope credit */
		value = avb->send_slope & EQOS_MTL_TXQ_ETS_SSCR_SSC_MASK;
		osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
			    EQOS_MTL_TXQ_ETS_SSCR(qinx));

		/* Set Idle slope credit*/
		value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				   EQOS_MTL_TXQ_QW(qinx));
		value &= ~EQOS_MTL_TXQ_ETS_QW_ISCQW_MASK;
		value |= avb->idle_slope & EQOS_MTL_TXQ_ETS_QW_ISCQW_MASK;
		eqos_core_safety_writel(osi_core, value,
					(nveu8_t *)osi_core->base +
					EQOS_MTL_TXQ_QW(qinx),
					EQOS_MTL_TXQ0_QW_IDX + qinx);

		/* Set Hi credit */
		value = avb->hi_credit & EQOS_MTL_TXQ_ETS_HCR_HC_MASK;
		osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
			    EQOS_MTL_TXQ_ETS_HCR(qinx));

		/* low credit  is -ve number, osi_write need a nveu32_t
		 * take only 28:0 bits from avb->low_credit
		 */
		value = avb->low_credit & EQOS_MTL_TXQ_ETS_LCR_LC_MASK;
		osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
			    EQOS_MTL_TXQ_ETS_LCR(qinx));
	}

	return 0;
}

/**
 * @brief eqos_get_avb_algorithm - Get TxQ/TC avb config
 *
 * @note
 * Algorithm:
 *  - Check if queue index is valid
 *  - read operation mode of TxQ/TC
 *   - read TxQ operation mode
 *   - read Algo and Credit control
 *   - read Send slope credit
 *   - read Idle slope credit
 *   - read Hi credit
 *   - read low credit
 *  - updated pointer
 *
 * @param[in] osi_core: OSI core priv data structure
 * @param[out] avb: structure pointer having configuration for avb algorithm
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - osi_core->osd should be populated.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_get_avb_algorithm(struct osi_core_priv_data *const osi_core,
				      struct osi_core_avb_algorithm *const avb)
{
	nveu32_t value;
	nve32_t ret = -1;
	nveu32_t qinx = 0U;

	if (avb == OSI_NULL) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "avb structure is NULL\n", 0ULL);
		return ret;
	}

	if (avb->qindex >= OSI_EQOS_MAX_NUM_QUEUES) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_INVALID,
			     "Invalid Queue index\n", (nveul64_t)avb->qindex);
		return ret;
	}

	qinx = avb->qindex;
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			   EQOS_MTL_CHX_TX_OP_MODE(qinx));

	/* Get TxQ/TC mode as per input struct after masking 3:2 bit */
	value = (value & EQOS_MTL_TXQEN_MASK) >> EQOS_MTL_TXQEN_MASK_SHIFT;
	avb->oper_mode = value;

	/* Get Algo and Credit control */
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			   EQOS_MTL_TXQ_ETS_CR(qinx));
	avb->credit_control = (value & EQOS_MTL_TXQ_ETS_CR_CC) >>
		   EQOS_MTL_TXQ_ETS_CR_CC_SHIFT;
	avb->algo = (value & EQOS_MTL_TXQ_ETS_CR_AVALG) >>
		     EQOS_MTL_TXQ_ETS_CR_AVALG_SHIFT;

	/* Get Send slope credit */
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			   EQOS_MTL_TXQ_ETS_SSCR(qinx));
	avb->send_slope = value & EQOS_MTL_TXQ_ETS_SSCR_SSC_MASK;

	/* Get Idle slope credit*/
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			   EQOS_MTL_TXQ_QW(qinx));
	avb->idle_slope = value & EQOS_MTL_TXQ_ETS_QW_ISCQW_MASK;

	/* Get Hi credit */
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			   EQOS_MTL_TXQ_ETS_HCR(qinx));
	avb->hi_credit = value & EQOS_MTL_TXQ_ETS_HCR_HC_MASK;

	/* Get Low credit for which bit 31:29 are unknown
	 * return 28:0 valid bits to application
	 */
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			   EQOS_MTL_TXQ_ETS_LCR(qinx));
	avb->low_credit = value & EQOS_MTL_TXQ_ETS_LCR_LC_MASK;

	return 0;
}

/**
 * @brief eqos_config_arp_offload - Enable/Disable ARP offload
 *
 * @note
 * Algorithm:
 *  - Read the MAC configuration register
 *  - If ARP offload is to be enabled, program the IP address in
 *    ARPPA register
 *  - Enable/disable the ARPEN bit in MCR and write back to the MCR.
 *
 * @param[in] osi_core: OSI core priv data structure
 * @param[in] enable: Flag variable to enable/disable ARP offload
 * @param[in] ip_addr: IP address of device to be programmed in HW.
 *        HW will use this IP address to respond to ARP requests.
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - Valid 4 byte IP address as argument ip_addr
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_arp_offload(
				struct osi_core_priv_data *const osi_core,
				const nveu32_t enable,
				const nveu8_t *ip_addr)
{
	void *addr = osi_core->base;
	nveu32_t mac_ver = osi_core->mac_ver;
	nveu32_t mac_mcr;
	nveu32_t val;

	mac_mcr = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_MCR);

	if (enable == OSI_ENABLE) {
		val = (((nveu32_t)ip_addr[0]) << 24) |
		      (((nveu32_t)ip_addr[1]) << 16) |
		      (((nveu32_t)ip_addr[2]) << 8) |
		      (((nveu32_t)ip_addr[3]));

		if (mac_ver == OSI_EQOS_MAC_4_10) {
			osi_writela(osi_core, val, (nveu8_t *)addr +
				    EQOS_4_10_MAC_ARPPA);
		} else if (mac_ver == OSI_EQOS_MAC_5_00) {
			osi_writela(osi_core, val, (nveu8_t *)addr +
				    EQOS_5_00_MAC_ARPPA);
		} else {
			/* Unsupported MAC ver */
			OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
				     "arp_offload: invalid HW\n", 0ULL);
			return -1;
		}

		mac_mcr |= EQOS_MCR_ARPEN;
	} else {
		mac_mcr &= ~EQOS_MCR_ARPEN;
	}

	eqos_core_safety_writel(osi_core, mac_mcr,
				(nveu8_t *)addr + EQOS_MAC_MCR,
				EQOS_MAC_MCR_IDX);

	return 0;
}

/**
 * @brief eqos_config_vlan_filter_reg - config vlan filter register
 *
 * @note
 * Algorithm:
 *  - This sequence is used to enable/disable VLAN filtering and
 *    also selects VLAN filtering mode- perfect/hash
 *
 * @param[in] osi_core: OSI core priv data structure
 * @param[in] filter_enb_dis: vlan filter enable/disable
 * @param[in] perfect_hash_filtering: perfect or hash filter
 * @param[in] perfect_inverse_match: normal or inverse filter
 *
 * @pre
 *  - MAC should be initialized and started. see osi_start_mac()
 *  - osi_core->osd should be populated.
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_vlan_filtering(
				struct osi_core_priv_data *const osi_core,
				const nveu32_t filter_enb_dis,
				const nveu32_t perfect_hash_filtering,
				const nveu32_t perfect_inverse_match)
{
	nveu32_t value;
	void *base = osi_core->base;

	if ((filter_enb_dis != OSI_ENABLE) &&
        (filter_enb_dis != OSI_DISABLE)) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "vlan_filter: invalid input\n", 0ULL);
		return -1;
	}

	if ((perfect_hash_filtering != OSI_ENABLE) &&
	    (perfect_hash_filtering != OSI_DISABLE)) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "vlan_filter: invalid input\n", 0ULL);
		return -1;
	}

	if ((perfect_inverse_match != OSI_ENABLE) &&
	    (perfect_inverse_match != OSI_DISABLE)) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "vlan_filter: invalid input\n", 0ULL);
		return -1;
	}

	value = osi_readla(osi_core, (nveu8_t *)base + EQOS_MAC_PFR);
	value &= ~(EQOS_MAC_PFR_VTFE);
	value |= ((filter_enb_dis << EQOS_MAC_PFR_SHIFT) & EQOS_MAC_PFR_VTFE);
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)base + EQOS_MAC_PFR,
				EQOS_MAC_PFR_IDX);

	value = osi_readla(osi_core, (nveu8_t *)base + EQOS_MAC_VLAN_TR);
	value &= ~(EQOS_MAC_VLAN_TR_VTIM | EQOS_MAC_VLAN_TR_VTHM);
	value |= ((perfect_inverse_match << EQOS_MAC_VLAN_TR_VTIM_SHIFT) &
		  EQOS_MAC_VLAN_TR_VTIM);
	if (perfect_hash_filtering == OSI_HASH_FILTER_MODE) {
		OSI_CORE_ERR(osi_core->osd, OSI_LOG_ARG_OPNOTSUPP,
			     "VLAN hash filter is not supported, no update of VTHM\n",
			     0ULL);
	}

	osi_writela(osi_core, value, (nveu8_t *)base + EQOS_MAC_VLAN_TR);
	return 0;
}

/**
 * @brief eqos_configure_eee - Configure the EEE LPI mode
 *
 * @note
 * Algorithm:
 *  - This routine configures EEE LPI mode in the MAC.
 *  - The time (in microsecond) to wait before resuming transmission after
 *    exiting from LPI,
 *  - The time (in millisecond) to wait before LPI pattern can be
 *    transmitted after PHY link is up) are not configurable. Default values
 *    are used in this routine.
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] tx_lpi_enabled: enable (1)/disable (0) flag for Tx lpi
 * @param[in] tx_lpi_timer: Tx LPI entry timer in usec. Valid upto
 *            OSI_MAX_TX_LPI_TIMER in steps of 8usec.
 *
 * @pre
 *  - Required clks and resets has to be enabled.
 *  - MAC/PHY should be initialized
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: Yes
 * - De-initialization: No
 */
static void eqos_configure_eee(struct osi_core_priv_data *const osi_core,
			       const nveu32_t tx_lpi_enabled,
			       const nveu32_t tx_lpi_timer)
{
	nveu32_t lpi_csr = 0;
	nveu32_t lpi_timer_ctrl = 0;
	nveu32_t lpi_entry_timer = 0;
	nveu32_t lpi_1US_tic_counter = OSI_LPI_1US_TIC_COUNTER_DEFAULT;
	nveu8_t *addr =  (nveu8_t *)osi_core->base;

	if (tx_lpi_enabled != OSI_DISABLE) {
		/* Configure the following timers.
		 * 1. LPI LS timer - minimum time (in milliseconds) for
		 * which the link status from PHY should be up before
		 * the LPI pattern can be transmitted to the PHY.
		 * Default 1sec
		 * 2. LPI TW timer - minimum time (in microseconds) for
		 * which MAC waits after it stops transmitting LPI
		 * pattern before resuming normal tx. Default 21us
		 * 3. LPI entry timer - Time in microseconds that MAC
		 * will wait to enter LPI mode after all tx is complete.
		 * Default 1sec
		 */
		lpi_timer_ctrl |= ((OSI_DEFAULT_LPI_LS_TIMER &
				   OSI_LPI_LS_TIMER_MASK) <<
				   OSI_LPI_LS_TIMER_SHIFT);
		lpi_timer_ctrl |= (OSI_DEFAULT_LPI_TW_TIMER &
				   OSI_LPI_TW_TIMER_MASK);
		osi_writela(osi_core, lpi_timer_ctrl,
			    addr + EQOS_MAC_LPI_TIMER_CTRL);

		lpi_entry_timer |= (tx_lpi_timer &
				    OSI_LPI_ENTRY_TIMER_MASK);
		osi_writela(osi_core, lpi_entry_timer,
			    addr + EQOS_MAC_LPI_EN_TIMER);
		/* Program the MAC_1US_Tic_Counter as per the frequency of the
		 * clock used for accessing the CSR slave
		 */
		/* fix cert error */
		if (osi_core->csr_clk_speed > 1U) {
			lpi_1US_tic_counter  = ((osi_core->csr_clk_speed - 1U) &
						 OSI_LPI_1US_TIC_COUNTER_MASK);
		}
		osi_writela(osi_core, lpi_1US_tic_counter,
			    addr + EQOS_MAC_1US_TIC_CNTR);

		/* Set LPI timer enable and LPI Tx automate, so that MAC
		 * can enter/exit Tx LPI on its own using timers above.
		 * Set LPI Enable & PHY links status (PLS) up.
		 */
		lpi_csr = osi_readla(osi_core, addr + EQOS_MAC_LPI_CSR);
		lpi_csr |= (EQOS_MAC_LPI_CSR_LPITE |
			    EQOS_MAC_LPI_CSR_LPITXA |
			    EQOS_MAC_LPI_CSR_PLS |
			    EQOS_MAC_LPI_CSR_LPIEN);
		osi_writela(osi_core, lpi_csr, addr + EQOS_MAC_LPI_CSR);
	} else {
		/* Disable LPI control bits */
		eqos_disable_tx_lpi(osi_core);
	}
}

/**
 * @brief Function to store a backup of MAC register space during SOC suspend.
 *
 * @note
 * Algorithm:
 *  - Read registers to be backed up as per struct core_backup and
 *    store the register values in memory.
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on Success
 */
static inline nve32_t eqos_save_registers(
				struct osi_core_priv_data *const osi_core)
{
	nveu32_t i;
	struct core_backup *config = &osi_core->backup_config;

	for (i = 0; i < EQOS_MAX_BAK_IDX; i++) {
		if (config->reg_addr[i] != OSI_NULL) {
			config->reg_val[i] = osi_readla(osi_core,
							config->reg_addr[i]);
		}
	}

	return 0;
}

/**
 * @brief Function to restore the backup of MAC registers during SOC resume.
 *
 * @note
 * Algorithm:
 *  - Restore the register values from the in memory backup taken using
 *    eqos_save_registers().
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 *
 * @retval 0 on Success
 */
static inline nve32_t eqos_restore_registers(
				struct osi_core_priv_data *const osi_core)
{
	nveu32_t i;
	struct core_backup *config = &osi_core->backup_config;

	for (i = 0; i < EQOS_MAX_BAK_IDX; i++) {
		if (config->reg_addr[i] != OSI_NULL) {
			osi_writela(osi_core, config->reg_val[i],
				    config->reg_addr[i]);
		}
	}

	return 0;
}

/**
 * @brief eqos_set_mdc_clk_rate - Derive MDC clock based on provided AXI_CBB clk
 *
 * @note
 * Algorithm:
 *  - MDC clock rate will be populated OSI core private data structure
 *    based on AXI_CBB clock rate.
 *
 * @param[in, out] osi_core: OSI core private data structure.
 * @param[in] csr_clk_rate: CSR (AXI CBB) clock rate.
 *
 * @pre OSD layer needs get the AXI CBB clock rate with OSD clock API
 *   (ex - clk_get_rate())
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 */
static void eqos_set_mdc_clk_rate(struct osi_core_priv_data *const osi_core,
				  const nveu64_t csr_clk_rate)
{
	nveu64_t csr_clk_speed = csr_clk_rate / 1000000UL;

	/* store csr clock speed used in programming
	 * LPI 1us tick timer register
	 */
	if (csr_clk_speed <= UINT_MAX) {
		osi_core->csr_clk_speed = (nveu32_t)csr_clk_speed;
	}
	if (csr_clk_speed > 500UL) {
		osi_core->mdc_cr = EQOS_CSR_500_800M;
	} else if (csr_clk_speed > 300UL) {
		osi_core->mdc_cr = EQOS_CSR_300_500M;
	} else if (csr_clk_speed > 250UL) {
		osi_core->mdc_cr = EQOS_CSR_250_300M;
	} else if (csr_clk_speed > 150UL) {
		osi_core->mdc_cr = EQOS_CSR_150_250M;
	} else if (csr_clk_speed > 100UL) {
		osi_core->mdc_cr = EQOS_CSR_100_150M;
	} else if (csr_clk_speed > 60UL) {
		osi_core->mdc_cr = EQOS_CSR_60_100M;
	} else if (csr_clk_speed > 35UL) {
		osi_core->mdc_cr = EQOS_CSR_35_60M;
	} else {
		/* for CSR < 35mhz */
		osi_core->mdc_cr = EQOS_CSR_20_35M;
	}
}

/**
 * @brief eqos_config_mac_loopback - Configure MAC to support loopback
 *
 * @param[in] osi_core: OSI core private data structure.
 * @param[in] lb_mode: Enable or Disable MAC loopback mode
 *
 * @pre MAC should be initialized and started. see osi_start_mac()
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static nve32_t eqos_config_mac_loopback(
				struct osi_core_priv_data *const osi_core,
				const nveu32_t lb_mode)
{
	nveu32_t clk_ctrl_val;
	nveu32_t mcr_val;
	void *addr = osi_core->base;

	/* Read MAC Configuration Register */
	mcr_val = osi_readla(osi_core, (nveu8_t *)addr + EQOS_MAC_MCR);

	/* Read EQOS wrapper clock control 0 register */
	clk_ctrl_val = osi_readla(osi_core,
				  (nveu8_t *)addr + EQOS_CLOCK_CTRL_0);

	if (lb_mode == OSI_ENABLE) {
		/* Enable Loopback Mode */
		mcr_val |= EQOS_MAC_ENABLE_LM;
		/* Enable RX_CLK_SEL so that TX Clock is fed to RX domain */
		clk_ctrl_val |= EQOS_RX_CLK_SEL;
	} else if (lb_mode == OSI_DISABLE){
		/* Disable Loopback Mode */
		mcr_val &= ~EQOS_MAC_ENABLE_LM;
		/* Disable RX_CLK_SEL so that TX Clock is fed to RX domain */
		clk_ctrl_val &= ~EQOS_RX_CLK_SEL;
	} else {
		/* Nothing here */
	}

	/* Write to EQOS wrapper clock control 0 register */
	osi_writela(osi_core, clk_ctrl_val,
		    (nveu8_t *)addr + EQOS_CLOCK_CTRL_0);

	/* Write to MAC Configuration Register */
	eqos_core_safety_writel(osi_core, mcr_val,
				(nveu8_t *)addr + EQOS_MAC_MCR,
				EQOS_MAC_MCR_IDX);

	return 0;
}
#endif /* !OSI_STRIPPED_LIB */

static nve32_t eqos_get_hw_features(struct osi_core_priv_data *const osi_core,
				    struct osi_hw_features *hw_feat)
{
	nveu32_t mac_hfr0 = 0;
	nveu32_t mac_hfr1 = 0;
	nveu32_t mac_hfr2 = 0;
	nveu32_t mac_hfr3 = 0;

	mac_hfr0 = eqos_read_reg(osi_core, EQOS_MAC_HFR0);
	mac_hfr1 = eqos_read_reg(osi_core, EQOS_MAC_HFR1);
	mac_hfr2 = eqos_read_reg(osi_core, EQOS_MAC_HFR2);
	mac_hfr3 = eqos_read_reg(osi_core, EQOS_MAC_HFR3);

	hw_feat->mii_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_MIISEL_SHIFT) &
			    EQOS_MAC_HFR0_MIISEL_MASK);
	hw_feat->gmii_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_GMIISEL_SHIFT) &
			    EQOS_MAC_HFR0_GMIISEL_MASK);
	hw_feat->hd_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_HDSEL_SHIFT) &
			   EQOS_MAC_HFR0_HDSEL_MASK);
	hw_feat->pcs_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_PCSSEL_SHIFT) &
			    EQOS_MAC_HFR0_PCSSEL_MASK);
	hw_feat->vlan_hash_en = ((mac_hfr0 >> EQOS_MAC_HFR0_VLHASH_SHIFT) &
				 EQOS_MAC_HFR0_VLHASH_MASK);
	hw_feat->sma_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_SMASEL_SHIFT) &
			    EQOS_MAC_HFR0_SMASEL_MASK);
	hw_feat->rwk_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_RWKSEL_SHIFT) &
			    EQOS_MAC_HFR0_RWKSEL_MASK);
	hw_feat->mgk_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_MGKSEL_SHIFT) &
			    EQOS_MAC_HFR0_MGKSEL_MASK);
	hw_feat->mmc_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_MMCSEL_SHIFT) &
			    EQOS_MAC_HFR0_MMCSEL_MASK);
	hw_feat->arp_offld_en = ((mac_hfr0 >> EQOS_MAC_HFR0_ARPOFFLDEN_SHIFT) &
				 EQOS_MAC_HFR0_ARPOFFLDEN_MASK);
	hw_feat->ts_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_TSSSEL_SHIFT) &
			   EQOS_MAC_HFR0_TSSSEL_MASK);
	hw_feat->eee_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_EEESEL_SHIFT) &
			    EQOS_MAC_HFR0_EEESEL_MASK);
	hw_feat->tx_coe_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_TXCOESEL_SHIFT) &
			       EQOS_MAC_HFR0_TXCOESEL_MASK);
	hw_feat->rx_coe_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_RXCOE_SHIFT) &
			       EQOS_MAC_HFR0_RXCOE_MASK);
	hw_feat->mac_addr_sel =
			((mac_hfr0 >> EQOS_MAC_HFR0_ADDMACADRSEL_SHIFT) &
			 EQOS_MAC_HFR0_ADDMACADRSEL_MASK);
	hw_feat->mac_addr32_sel =
			((mac_hfr0 >> EQOS_MAC_HFR0_MACADR32SEL_SHIFT) &
			 EQOS_MAC_HFR0_MACADR32SEL_MASK);
	hw_feat->mac_addr64_sel =
			((mac_hfr0 >> EQOS_MAC_HFR0_MACADR64SEL_SHIFT) &
			 EQOS_MAC_HFR0_MACADR64SEL_MASK);
	hw_feat->tsstssel = ((mac_hfr0 >> EQOS_MAC_HFR0_TSINTSEL_SHIFT) &
			     EQOS_MAC_HFR0_TSINTSEL_MASK);
	hw_feat->sa_vlan_ins = ((mac_hfr0 >> EQOS_MAC_HFR0_SAVLANINS_SHIFT) &
				EQOS_MAC_HFR0_SAVLANINS_MASK);
	hw_feat->act_phy_sel = ((mac_hfr0 >> EQOS_MAC_HFR0_ACTPHYSEL_SHIFT) &
				EQOS_MAC_HFR0_ACTPHYSEL_MASK);
	hw_feat->rx_fifo_size = ((mac_hfr1 >> EQOS_MAC_HFR1_RXFIFOSIZE_SHIFT) &
				 EQOS_MAC_HFR1_RXFIFOSIZE_MASK);
	hw_feat->tx_fifo_size = ((mac_hfr1 >> EQOS_MAC_HFR1_TXFIFOSIZE_SHIFT) &
				 EQOS_MAC_HFR1_TXFIFOSIZE_MASK);
	hw_feat->ost_en = ((mac_hfr1 >> EQOS_MAC_HFR1_OSTEN_SHIFT) &
			   EQOS_MAC_HFR1_OSTEN_MASK);
	hw_feat->pto_en = ((mac_hfr1 >> EQOS_MAC_HFR1_PTOEN_SHIFT) &
			   EQOS_MAC_HFR1_PTOEN_MASK);
	hw_feat->adv_ts_hword = ((mac_hfr1 >> EQOS_MAC_HFR1_ADVTHWORD_SHIFT) &
				 EQOS_MAC_HFR1_ADVTHWORD_MASK);
	hw_feat->addr_64 = ((mac_hfr1 >> EQOS_MAC_HFR1_ADDR64_SHIFT) &
			    EQOS_MAC_HFR1_ADDR64_MASK);
	hw_feat->dcb_en = ((mac_hfr1 >> EQOS_MAC_HFR1_DCBEN_SHIFT) &
			   EQOS_MAC_HFR1_DCBEN_MASK);
	hw_feat->sph_en = ((mac_hfr1 >> EQOS_MAC_HFR1_SPHEN_SHIFT) &
			   EQOS_MAC_HFR1_SPHEN_MASK);
	hw_feat->tso_en = ((mac_hfr1 >> EQOS_MAC_HFR1_TSOEN_SHIFT) &
			   EQOS_MAC_HFR1_TSOEN_MASK);
	hw_feat->dma_debug_gen =
			((mac_hfr1 >> EQOS_MAC_HFR1_DMADEBUGEN_SHIFT) &
			 EQOS_MAC_HFR1_DMADEBUGEN_MASK);
	hw_feat->av_sel = ((mac_hfr1 >> EQOS_MAC_HFR1_AVSEL_SHIFT) &
			   EQOS_MAC_HFR1_AVSEL_MASK);
	hw_feat->rav_sel = ((mac_hfr1 >> EQOS_MAC_HFR1_RAVSEL_SHIFT) &
			    EQOS_MAC_HFR1_RAVSEL_MASK);
	hw_feat->ost_over_udp = ((mac_hfr1 >> EQOS_MAC_HFR1_POUOST_SHIFT) &
				 EQOS_MAC_HFR1_POUOST_MASK);
	hw_feat->hash_tbl_sz = ((mac_hfr1 >> EQOS_MAC_HFR1_HASHTBLSZ_SHIFT) &
				EQOS_MAC_HFR1_HASHTBLSZ_MASK);
	hw_feat->l3l4_filter_num =
			((mac_hfr1 >> EQOS_MAC_HFR1_L3L4FILTERNUM_SHIFT) &
			 EQOS_MAC_HFR1_L3L4FILTERNUM_MASK);
	hw_feat->rx_q_cnt = ((mac_hfr2 >> EQOS_MAC_HFR2_RXQCNT_SHIFT) &
			     EQOS_MAC_HFR2_RXQCNT_MASK);
	hw_feat->tx_q_cnt = ((mac_hfr2 >> EQOS_MAC_HFR2_TXQCNT_SHIFT) &
			     EQOS_MAC_HFR2_TXQCNT_MASK);
	hw_feat->rx_ch_cnt = ((mac_hfr2 >> EQOS_MAC_HFR2_RXCHCNT_SHIFT) &
			      EQOS_MAC_HFR2_RXCHCNT_MASK);
	hw_feat->tx_ch_cnt = ((mac_hfr2 >> EQOS_MAC_HFR2_TXCHCNT_SHIFT) &
			      EQOS_MAC_HFR2_TXCHCNT_MASK);
	hw_feat->pps_out_num = ((mac_hfr2 >> EQOS_MAC_HFR2_PPSOUTNUM_SHIFT) &
				EQOS_MAC_HFR2_PPSOUTNUM_MASK);
	hw_feat->aux_snap_num = ((mac_hfr2 >> EQOS_MAC_HFR2_AUXSNAPNUM_SHIFT) &
				 EQOS_MAC_HFR2_AUXSNAPNUM_MASK);
	hw_feat->num_vlan_filters = ((mac_hfr3 >> EQOS_MAC_HFR3_NRVF_SHIFT) &
				     EQOS_MAC_HFR3_NRVF_MASK);
	hw_feat->cbti_sel = ((mac_hfr3 >> EQOS_MAC_HFR3_CBTISEL_SHIFT) &
			     EQOS_MAC_HFR3_CBTISEL_MASK);
	hw_feat->double_vlan_en = ((mac_hfr3 >> EQOS_MAC_HFR3_DVLAN_SHIFT) &
				   EQOS_MAC_HFR3_DVLAN_MASK);
	/* TODO: packet duplication feature */
	hw_feat->frp_sel = ((mac_hfr3 >> EQOS_MAC_HFR3_FRPSEL_SHIFT) &
			    EQOS_MAC_HFR3_FRPSEL_MASK);
	hw_feat->max_frp_bytes = ((mac_hfr3 >> EQOS_MAC_HFR3_FRPPB_SHIFT) &
				  EQOS_MAC_HFR3_FRPPB_MASK);
	hw_feat->max_frp_entries = ((mac_hfr3 >> EQOS_MAC_HFR3_FRPES_SHIFT) &
				    EQOS_MAC_HFR3_FRPES_MASK);
	hw_feat->est_sel = ((mac_hfr3 >> EQOS_MAC_HFR3_ESTSEL_SHIFT) &
			    EQOS_MAC_HFR3_ESTSEL_MASK);
	hw_feat->gcl_depth = ((mac_hfr3 >> EQOS_MAC_HFR3_GCLDEP_SHIFT) &
			      EQOS_MAC_HFR3_GCLDEP_MASK);
	hw_feat->gcl_width = ((mac_hfr3 >> EQOS_MAC_HFR3_GCLWID_SHIFT) &
			      EQOS_MAC_HFR3_GCLWID_MASK);
	hw_feat->fpe_sel = ((mac_hfr3 >> EQOS_MAC_HFR3_FPESEL_SHIFT) &
			    EQOS_MAC_HFR3_FPESEL_MASK);
	hw_feat->tbs_sel = ((mac_hfr3 >> EQOS_MAC_HFR3_TBSSEL_SHIFT) &
			    EQOS_MAC_HFR3_TBSSEL_MASK);
	hw_feat->auto_safety_pkg = ((mac_hfr3 >> EQOS_MAC_HFR3_ASP_SHIFT) &
			EQOS_MAC_HFR3_ASP_MASK);
	return 0;
}

#ifdef UPDATED_PAD_CAL
/**
 * @brief eqos_padctl_rx_pins Enable/Disable RGMII Rx pins
 *
 * @param[in] osi_core: OSI Core private data structure.
 * @param[in] enable: Enable/Disable EQOS RGMII padctrl Rx pins
 *
 * @pre
 *    - MAC needs to be out of reset and proper clock configured.
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static int eqos_padctl_rx_pins(struct osi_core_priv_data *const osi_core,
				       unsigned int enable)
{
	nveu32_t value;
	void *pad_addr = osi_core->padctrl.padctrl_base;

	if (pad_addr == OSI_NULL) {
		return -1;
	}
	if (enable == OSI_ENABLE) {
		value = osi_readla(osi_core, (nveu8_t *)pad_addr +
				  osi_core->padctrl.offset_rx_ctl);
		value |= EQOS_PADCTL_EQOS_E_INPUT;
		osi_writela(osi_core, value, (nveu8_t *)pad_addr +
			   osi_core->padctrl.offset_rx_ctl);
		value = osi_readla(osi_core, (nveu8_t *)pad_addr +
				  osi_core->padctrl.offset_rd0);
		value |= EQOS_PADCTL_EQOS_E_INPUT;
		osi_writela(osi_core, value, (nveu8_t *)pad_addr +
			   osi_core->padctrl.offset_rd0);
		value = osi_readla(osi_core, (nveu8_t *)pad_addr +
				  osi_core->padctrl.offset_rd1);
		value |= EQOS_PADCTL_EQOS_E_INPUT;
		osi_writela(osi_core, value, (nveu8_t *)pad_addr +
			   osi_core->padctrl.offset_rd1);
		value = osi_readla(osi_core, (nveu8_t *)pad_addr +
				  osi_core->padctrl.offset_rd2);
		value |= EQOS_PADCTL_EQOS_E_INPUT;
		osi_writela(osi_core, value, (nveu8_t *)pad_addr +
			   osi_core->padctrl.offset_rd2);
		value = osi_readla(osi_core, (nveu8_t *)pad_addr +
				  osi_core->padctrl.offset_rd3);
		value |= EQOS_PADCTL_EQOS_E_INPUT;
		osi_writela(osi_core, value, (nveu8_t *)pad_addr +
			   osi_core->padctrl.offset_rd3);
	} else {
		value = osi_readla(osi_core, (unsigned char *)pad_addr +
				  osi_core->padctrl.offset_rx_ctl);
		value &= ~EQOS_PADCTL_EQOS_E_INPUT;
		osi_writela(osi_core, value, (nveu8_t *)pad_addr +
			   osi_core->padctrl.offset_rx_ctl);
		value = osi_readla(osi_core, (nveu8_t *)pad_addr +
				  osi_core->padctrl.offset_rd0);
		value &= ~EQOS_PADCTL_EQOS_E_INPUT;
		osi_writela(osi_core, value, (nveu8_t *)pad_addr +
			   osi_core->padctrl.offset_rd0);
		value = osi_readla(osi_core, (nveu8_t *)pad_addr +
				  osi_core->padctrl.offset_rd1);
		value &= ~EQOS_PADCTL_EQOS_E_INPUT;
		osi_writela(osi_core, value, (nveu8_t *)pad_addr +
			   osi_core->padctrl.offset_rd1);
		value = osi_readla(osi_core, (nveu8_t *)pad_addr +
				  osi_core->padctrl.offset_rd2);
		value &= ~EQOS_PADCTL_EQOS_E_INPUT;
		osi_writela(osi_core, value, (nveu8_t *)pad_addr +
			   osi_core->padctrl.offset_rd2);
		value = osi_readla(osi_core, (nveu8_t *)pad_addr +
				  osi_core->padctrl.offset_rd3);
		value &= ~EQOS_PADCTL_EQOS_E_INPUT;
		osi_writela(osi_core, value, (nveu8_t *)pad_addr +
			   osi_core->padctrl.offset_rd3);
	}
	return 0;
}

/**
 * @brief poll_for_mac_tx_rx_idle - check mac tx/rx idle or not
 *
 * Algorithm: Check MAC tx/rx engines are idle.
 *
 * @param[in] osi_core: OSI Core private data structure.
 *
 * @pre
 *   - MAC needs to be out of reset and proper clock configured.
 *
 * @retval 0 on success
 * @retval -1 on failure.
 */
static inline int poll_for_mac_tx_rx_idle(struct osi_core_priv_data *osi_core)
{
	nveu32_t retry = 0;
	nveu32_t mac_debug;

	while (retry < OSI_TXRX_IDLE_RETRY) {
		mac_debug = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				       EQOS_MAC_DEBUG);
		if (((mac_debug & EQOS_MAC_DEBUG_RPESTS) !=
		    EQOS_MAC_DEBUG_RPESTS) &&
		    ((mac_debug & EQOS_MAC_DEBUG_TPESTS) !=
		    EQOS_MAC_DEBUG_TPESTS)) {
			break;
		}
		/* wait */
		osi_core->osd_ops.udelay(OSI_DELAY_COUNT);
		retry++;
	}
	if (retry >= OSI_TXRX_IDLE_RETRY) {
		OSI_CORE_ERR(osi_core->osd,
			OSI_LOG_ARG_HW_FAIL, "RGMII idle timed out\n",
			mac_debug);
		return -1;
	}

	return 0;
}

/**
 * @brief eqos_pre_pad_calibrate -  pre PAD calibration
 *
 * Algorithm:
 *	- Disable interrupt RGSMIIIE bit in MAC_Interrupt_Enable register
 *	- Stop MAC
 *	- Check MDIO interface idle and ensure no read/write to MDIO interface
 *	- Wait for MII idle (Ensure MAC_Debug register value is 0)
 *	- Disable RGMII Rx traffic by disabling padctl pins
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @pre
 *    - MAC should out of reset and clocks enabled.
 *
 * @retval 0 on success
 * @retval negative value on failure.
 */

static int eqos_pre_pad_calibrate(struct osi_core_priv_data *const osi_core)
{
	nve32_t ret = 0;
	nveu32_t value;

	/* Disable MAC RGSMIIIE - RGMII/SMII interrupts */
	/* Read MAC IMR Register */
	value = osi_readla(osi_core, (nveu8_t *)osi_core->base + EQOS_MAC_IMR);
	value &= ~(EQOS_IMR_RGSMIIIE);
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MAC_IMR, EQOS_MAC_IMR_IDX);
	eqos_stop_mac(osi_core);
	ret = poll_for_mii_idle(osi_core);
	if (ret < 0) {
		goto error;
	}

	ret = poll_for_mac_tx_rx_idle(osi_core);
	if (ret < 0) {
		goto error;
	}

	if (osi_core->osd_ops.padctrl_mii_rx_pins != OSI_NULL) {
		ret = osi_core->osd_ops.padctrl_mii_rx_pins(osi_core->osd,
							   OSI_DISABLE);
	} else {
		ret = eqos_padctl_rx_pins(osi_core, OSI_DISABLE);
	}
	if (ret < 0) {
		goto error;
	}

	return ret;
error:
	/* roll back on fail */
	eqos_start_mac(osi_core);
	if (osi_core->osd_ops.padctrl_mii_rx_pins != OSI_NULL) {
		(void)osi_core->osd_ops.padctrl_mii_rx_pins(osi_core->osd,
							   OSI_ENABLE);
	} else {
		(void)eqos_padctl_rx_pins(osi_core, OSI_ENABLE);
	}

	/* Enable MAC RGSMIIIE - RGMII/SMII interrupts */
	/* Read MAC IMR Register */
	value = osi_readl((unsigned char *)osi_core->base + EQOS_MAC_IMR);
	value |= EQOS_IMR_RGSMIIIE;
	eqos_core_safety_writel(osi_core, value, (nveu8_t *)osi_core->base +
				EQOS_MAC_IMR, EQOS_MAC_IMR_IDX);

	return ret;
}

/**
 * @brief eqos_post_pad_calibrate - post PAD calibration
 *
 * Algorithm:
 *	- Enable RGMII Rx traffic by enabling padctl pins
 *	- Read MAC_PHY_Control_Status register to clear any pending
 *	    interrupts due to enable rx pad pins
 *	- start MAC
 *	- Enable interrupt RGSMIIIE bit in MAC_Interrupt_Enable register
 *
 * @param[in] osi_core: OSI core private data structure.
 *
 * @pre
 *   - MAC should out of reset and clocks enabled.
 *
 * @retval 0 on success
 * @retval negative value on failure.
 */
static nve32_t eqos_post_pad_calibrate(
		struct osi_core_priv_data *const osi_core)
{
	nve32_t ret = 0;
	nveu32_t mac_imr = 0;
	nveu32_t mac_pcs = 0;
	nveu32_t mac_isr = 0;

	if (osi_core->osd_ops.padctrl_mii_rx_pins != OSI_NULL) {
		ret = osi_core->osd_ops.padctrl_mii_rx_pins(osi_core->osd,
							   OSI_ENABLE);
	} else {
		ret = eqos_padctl_rx_pins(osi_core, OSI_ENABLE);
	}
	/* handle only those MAC interrupts which are enabled */
	mac_imr = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			     EQOS_MAC_IMR);
	mac_isr = osi_readla(osi_core, (nveu8_t *)osi_core->base +
			     EQOS_MAC_ISR);
	/* RGMII/SMII interrupt disabled in eqos_pre_pad_calibrate */
	if ((mac_isr & EQOS_MAC_ISR_RGSMIIS) == EQOS_MAC_ISR_RGSMIIS &&
	    (mac_imr & EQOS_MAC_ISR_RGSMIIS) == OSI_DISABLE) {
		/* clear RGSMIIIE pending interrupt status due to pad enable */
		mac_pcs = osi_readla(osi_core, (nveu8_t *)osi_core->base +
				    EQOS_MAC_PCS);
		if (mac_pcs) {
			/* do nothing */
		}
	}
	eqos_start_mac(osi_core);
	/* Enable MAC RGSMIIIE - RGMII/SMII interrupts */
	mac_imr |= EQOS_IMR_RGSMIIIE;
	eqos_core_safety_writel(osi_core, mac_imr, (nveu8_t *)osi_core->base +
				EQOS_MAC_IMR, EQOS_MAC_IMR_IDX);
	return ret;
}
#endif /* UPDATED_PAD_CAL */

/**
 * @brief eqos_config_rss - Configure RSS
 *
 * Algorithm: Programes RSS hash table or RSS hash key.
 *
 * @param[in] osi_core: OSI core private data.
 *
 * @retval -1 Always
 */
static nve32_t eqos_config_rss(struct osi_core_priv_data *const osi_core)
{
	OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_HW_FAIL,
		     "RSS not supported by EQOS\n", 0ULL);

	return -1;
}

#ifdef MACSEC_SUPPORT
/**
 * @brief eqos_config_for_macsec - Configure MAC according to macsec IAS
 *
 * @note
 * Algorithm:
 *  - Stop MAC Tx
 *  - Update MAC IPG value to accommodate macsec 32 byte SECTAG.
 *  - Start MAC Tx
 *  - Update MTL_EST value as MACSEC is enabled/disabled
 *
 * @param[in] osi_core: OSI core private data.
 * @param[in] enable: enable/disable macsec ipg value in mac
 *
 * @pre
 *     1) MAC has to be out of reset.
 *     2) Shall not use this ipg value in half duplex mode
 *
 * @note
 * API Group:
 * - Initialization: No
 * - Run time: Yes
 * - De-initialization: No
 */
static void eqos_config_for_macsec(struct osi_core_priv_data *const osi_core,
			    const nveu32_t enable)
{
	nveu32_t value = 0U, temp = 0U;

	if ((enable != OSI_ENABLE) && (enable != OSI_DISABLE)) {
		OSI_CORE_ERR(OSI_NULL, OSI_LOG_ARG_INVALID,
			     "Failed to config EQOS per MACSEC\n", 0ULL);
		return;
	}
	if (osi_core->mac_ver == OSI_EQOS_MAC_5_30) {
		/* stop MAC Tx */
		eqos_config_mac_tx(osi_core, OSI_DISABLE);
		if (enable == OSI_ENABLE) {
			/* Configure IPG  {EIPG,IPG} value according to macsec IAS in
			 * MAC_Configuration and MAC_Extended_Configuration
			 * IPG (12 B[default] + 32 B[sectag]) = 352 bits
			 */
			value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
					   EQOS_MAC_MCR);
			temp = EQOS_MCR_IPG;
			temp = temp << EQOS_MCR_IPG_SHIFT;
			value |= temp & EQOS_MCR_IPG_MASK;
			osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
				    EQOS_MAC_MCR);
			value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
					   EQOS_MAC_EXTR);
			value |= EQOS_MAC_EXTR_EIPGEN;
			temp = EQOS_MAC_EXTR_EIPG;
			temp = temp << EQOS_MAC_EXTR_EIPG_SHIFT;
			value |= temp & EQOS_MAC_EXTR_EIPG_MASK;
			osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
				    EQOS_MAC_EXTR);
		} else {
			/* reset to default IPG 12B */
			value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
					   EQOS_MAC_MCR);
			value &= ~EQOS_MCR_IPG_MASK;
			osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
				    EQOS_MAC_MCR);
			value = osi_readla(osi_core, (nveu8_t *)osi_core->base +
					   EQOS_MAC_EXTR);
			value &= ~EQOS_MAC_EXTR_EIPGEN;
			value &= ~EQOS_MAC_EXTR_EIPG_MASK;
			osi_writela(osi_core, value, (nveu8_t *)osi_core->base +
				    EQOS_MAC_EXTR);
		}
		/* start MAC Tx */
		eqos_config_mac_tx(osi_core, OSI_ENABLE);
	}

	if (osi_core->hw_feature != OSI_NULL) {
		/* Updated MTL_EST depending on MACSEC enable/disable */
		if (osi_core->hw_feature->est_sel == OSI_ENABLE) {
			value = osi_readla(osi_core,
					  (nveu8_t *)osi_core->base +
					   EQOS_MTL_EST_CONTROL);
			value &= ~EQOS_MTL_EST_CONTROL_CTOV;
			if (enable == OSI_ENABLE) {
				temp = EQOS_MTL_EST_CTOV_MACSEC_RECOMMEND;
				temp = temp << EQOS_MTL_EST_CONTROL_CTOV_SHIFT;
				value |= temp & EQOS_MTL_EST_CONTROL_CTOV;
			} else {
				temp = EQOS_MTL_EST_CTOV_RECOMMEND;
				temp = temp << EQOS_MTL_EST_CONTROL_CTOV_SHIFT;
				value |= temp & EQOS_MTL_EST_CONTROL_CTOV;
			}
			osi_writela(osi_core, value,
				   (nveu8_t *)osi_core->base +
				    EQOS_MTL_EST_CONTROL);
		}
	} else {
		OSI_CORE_ERR(osi_core->osd,
			OSI_LOG_ARG_HW_FAIL, "Error: osi_core->hw_feature is NULL\n",
			0ULL);
	}
}

#endif /*  MACSEC_SUPPORT */

/**
 * @brief eqos_get_core_safety_config - EQOS MAC safety configuration
 *
 * @note
 * API Group:
 * - Initialization: Yes
 * - Run time: No
 * - De-initialization: No
 */
void *eqos_get_core_safety_config(void)
{
	return &eqos_core_safety_config;
}

void eqos_init_core_ops(struct core_ops *ops)
{
	ops->poll_for_swr = eqos_poll_for_swr;
	ops->core_init = eqos_core_init;
	ops->core_deinit = eqos_core_deinit;
	ops->start_mac = eqos_start_mac;
	ops->stop_mac = eqos_stop_mac;
	ops->handle_common_intr = eqos_handle_common_intr;
	ops->set_mode = eqos_set_mode;
	ops->set_speed = eqos_set_speed;
	ops->pad_calibrate = eqos_pad_calibrate;
	ops->config_fw_err_pkts = eqos_config_fw_err_pkts;
	ops->config_rxcsum_offload = eqos_config_rxcsum_offload;
	ops->config_mac_pkt_filter_reg = eqos_config_mac_pkt_filter_reg;
	ops->update_mac_addr_low_high_reg = eqos_update_mac_addr_low_high_reg;
	ops->config_l3_l4_filter_enable = eqos_config_l3_l4_filter_enable;
	ops->config_l3_filters = eqos_config_l3_filters;
	ops->update_ip4_addr = eqos_update_ip4_addr;
	ops->update_ip6_addr = eqos_update_ip6_addr;
	ops->config_l4_filters = eqos_config_l4_filters;
	ops->update_l4_port_no = eqos_update_l4_port_no;
	ops->set_systime_to_mac = eqos_set_systime_to_mac;
	ops->config_addend = eqos_config_addend;
	ops->adjust_mactime = eqos_adjust_mactime;
	ops->config_tscr = eqos_config_tscr;
	ops->config_ssir = eqos_config_ssir;
	ops->read_mmc = eqos_read_mmc;
	ops->write_phy_reg = eqos_write_phy_reg;
	ops->read_phy_reg = eqos_read_phy_reg;
	ops->read_reg = eqos_read_reg;
	ops->write_reg = eqos_write_reg;
#ifdef MACSEC_SUPPORT
	ops->read_macsec_reg = eqos_read_macsec_reg;
	ops->write_macsec_reg = eqos_write_macsec_reg;
#endif /*  MACSEC_SUPPORT */
	ops->get_hw_features = eqos_get_hw_features;
#ifndef OSI_STRIPPED_LIB
	ops->config_tx_status = eqos_config_tx_status;
	ops->config_rx_crc_check = eqos_config_rx_crc_check;
	ops->config_flow_control = eqos_config_flow_control;
	ops->config_arp_offload = eqos_config_arp_offload;
	ops->config_ptp_offload = eqos_config_ptp_offload;
	ops->validate_regs = eqos_validate_core_regs;
	ops->flush_mtl_tx_queue = eqos_flush_mtl_tx_queue;
	ops->set_avb_algorithm = eqos_set_avb_algorithm;
	ops->get_avb_algorithm = eqos_get_avb_algorithm;
	ops->config_vlan_filtering = eqos_config_vlan_filtering;
	ops->reset_mmc = eqos_reset_mmc;
	ops->configure_eee = eqos_configure_eee;
	ops->save_registers = eqos_save_registers;
	ops->restore_registers = eqos_restore_registers;
	ops->set_mdc_clk_rate = eqos_set_mdc_clk_rate;
	ops->config_mac_loopback = eqos_config_mac_loopback;
#endif /* !OSI_STRIPPED_LIB */
	ops->hw_config_est = eqos_hw_config_est;
	ops->hw_config_fpe = eqos_hw_config_fpe;
	ops->config_ptp_rxq = eqos_config_ptp_rxq;
	ops->config_frp = eqos_config_frp;
	ops->update_frp_entry = eqos_update_frp_entry;
	ops->update_frp_nve = eqos_update_frp_nve;
	ops->config_rss = eqos_config_rss;
#ifdef MACSEC_SUPPORT
	ops->macsec_config_mac = eqos_config_for_macsec;
#endif /*  MACSEC_SUPPORT */
	ops->ptp_tsc_capture = eqos_ptp_tsc_capture;
#ifdef HSI_SUPPORT
	ops->core_hsi_configure = eqos_hsi_configure;
#endif
}
