

================================================================
== Vitis HLS Report for 'spvm_kernel_Loop_VITIS_LOOP_30_1_proc2'
================================================================
* Date:           Fri Oct 21 20:04:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                           |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                 |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1_fu_52  |spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      35|    106|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      41|    164|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+-----+
    |                                  Instance                                 |                              Module                             | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1_fu_52  |spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1  |        0|   0|  35|  106|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                      |                                                                 |        0|   0|  35|  106|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |ap_done           |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    |row_size_c_blk_n  |   9|          2|    1|          2|
    |rows_fifo_write   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  56|         12|    5|         12|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                          | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                               |  3|   0|    3|          0|
    |ap_done_reg                                                                             |  1|   0|    1|          0|
    |grp_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                          |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                   |  6|   0|    6|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_30_1_proc2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_30_1_proc2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_30_1_proc2|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_30_1_proc2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_30_1_proc2|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_30_1_proc2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_30_1_proc2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_30_1_proc2|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_30_1_proc2|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_30_1_proc2|  return value|
|row_size                   |   in|   32|     ap_none|                                row_size|        scalar|
|rows_address0              |  out|    2|   ap_memory|                                    rows|         array|
|rows_ce0                   |  out|    1|   ap_memory|                                    rows|         array|
|rows_q0                    |   in|   32|   ap_memory|                                    rows|         array|
|rows_fifo_din              |  out|   32|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_num_data_valid   |   in|    2|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_fifo_cap         |   in|    2|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_full_n           |   in|    1|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_write            |  out|    1|     ap_fifo|                               rows_fifo|       pointer|
|row_size_c_din             |  out|   32|     ap_fifo|                              row_size_c|       pointer|
|row_size_c_num_data_valid  |   in|    3|     ap_fifo|                              row_size_c|       pointer|
|row_size_c_fifo_cap        |   in|    3|     ap_fifo|                              row_size_c|       pointer|
|row_size_c_full_n          |   in|    1|     ap_fifo|                              row_size_c|       pointer|
|row_size_c_write           |  out|    1|     ap_fifo|                              row_size_c|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------+--------------+

