Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top_lvl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_lvl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_lvl"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : top_lvl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Education/UCISW/Projekt/usb11/usb_rx.vhd" in Library work.
Architecture behavioral of Entity usb_rx is up to date.
Compiling vhdl file "E:/Education/UCISW/Projekt/usb11/FSM_SendByte.vhd" in Library work.
Architecture rtl of Entity fsm_sendbyte is up to date.
Compiling vhdl file "E:/Education/UCISW/Projekt/usb11/newline_fsm.vhd" in Library work.
Architecture behavioral of Entity newline_fsm is up to date.
Compiling vhdl file "E:/Education/UCISW/Projekt/usb11/sof_filter.vhd" in Library work.
Architecture behavioral of Entity sof_filter is up to date.
Compiling vhdl file "E:/Education/UCISW/Projekt/usb11/top_lvl.vhf" in Library work.
Entity <top_lvl> compiled.
Entity <top_lvl> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_lvl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <usb_rx> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM_SendByte> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <newline_fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sof_filter> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_lvl> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "CLKFX_MULTIPLY =  6" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "CLKIN_PERIOD =  10.0" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "DSS_MODE =  NONE" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "FACTORY_JF =  C080" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <XLXI_1> in unit <top_lvl>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <XLXI_1> in unit <top_lvl>.
WARNING:Xst:2211 - "E:/Education/UCISW/Projekt/usb11/top_lvl.vhf" line 277: Instantiating black box module <VGAtxt48x20>.
Entity <top_lvl> analyzed. Unit <top_lvl> generated.

Analyzing Entity <usb_rx> in library <work> (Architecture <behavioral>).
Entity <usb_rx> analyzed. Unit <usb_rx> generated.

Analyzing Entity <FSM_SendByte> in library <work> (Architecture <rtl>).
Entity <FSM_SendByte> analyzed. Unit <FSM_SendByte> generated.

Analyzing Entity <newline_fsm> in library <work> (Architecture <behavioral>).
Entity <newline_fsm> analyzed. Unit <newline_fsm> generated.

Analyzing Entity <sof_filter> in library <work> (Architecture <behavioral>).
Entity <sof_filter> analyzed. Unit <sof_filter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <usb_rx>.
    Related source file is "E:/Education/UCISW/Projekt/usb11/usb_rx.vhd".
    Found finite state machine <FSM_0> for signal <sync_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_60mhz                 (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <received>.
    Found 4-bit up counter for signal <high_state_lenght>.
    Found 8-bit register for signal <i_rx_byte>.
    Found 5-bit comparator greatequal for signal <i_rx_byte$cmp_ge0000> created at line 93.
    Found 1-bit xor2 for signal <i_rx_byte$xor0000>.
    Found 1-bit register for signal <last_d_p>.
    Found 4-bit up counter for signal <received_bits>.
    Found 5-bit comparator less for signal <received_bits$cmp_lt0000> created at line 93.
    Found 3-bit up counter for signal <se0_signal_counter>.
    Found 3-bit up counter for signal <wave_length_counter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <usb_rx> synthesized.


Synthesizing Unit <FSM_SendByte>.
    Related source file is "E:/Education/UCISW/Projekt/usb11/FSM_SendByte.vhd".
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | sreset                                         |
    | Power Up State     | sreset                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <DO>.
    Found 8-bit register for signal <regDI>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <FSM_SendByte> synthesized.


Synthesizing Unit <newline_fsm>.
    Related source file is "E:/Education/UCISW/Projekt/usb11/newline_fsm.vhd".
    Found 1-bit register for signal <i_newline>.
    Found 1-bit register for signal <last_received>.
    Found 1-bit register for signal <notify>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <newline_fsm> synthesized.


Synthesizing Unit <sof_filter>.
    Related source file is "E:/Education/UCISW/Projekt/usb11/sof_filter.vhd".
    Found 1-bit register for signal <DIRdy>.
    Found 1-bit register for signal <first_packet>.
    Found 1-bit register for signal <i_should_block>.
    Found 1-bit register for signal <last_newline>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <sof_filter> synthesized.


Synthesizing Unit <top_lvl>.
    Related source file is "E:/Education/UCISW/Projekt/usb11/top_lvl.vhf".
WARNING:Xst:653 - Signal <XLXI_8_Home_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_8_Goto00_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_8_CursorOn_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_7_Reset_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_RST_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_PSINCDEC_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_PSEN_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_PSCLK_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_DSSEN_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <top_lvl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 4
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
# Registers                                            : 12
 1-bit register                                        : 10
 8-bit register                                        : 2
# Comparators                                          : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_7/State/FSM> on signal <State[1:6]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 sreset | 000001
 sready | 000010
 swaith | 000100
 ssendh | 001000
 swaitl | 010000
 ssendl | 100000
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_6/sync_state/FSM> on signal <sync_state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 syncing | 01
 synced  | 10
---------------------
Reading core <VGAtxt48x20.ngc>.
Loading core <VGAtxt48x20> for timing and area information for instance <XLXI_8>.
WARNING:Xst:1426 - The value init of the FF/Latch FFd6 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 4
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch XLXI_7/State_FSM_FFd6 hinder the constant cleaning in the block top_lvl.
   You should achieve better results by setting this init to 0.

Optimizing unit <top_lvl> ...

Optimizing unit <usb_rx> ...

Optimizing unit <sof_filter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_lvl, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_lvl.ngr
Top Level Output File Name         : top_lvl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 429
#      AND2                        : 1
#      AND3                        : 4
#      AND3B1                      : 4
#      BUF                         : 2
#      GND                         : 2
#      INV                         : 16
#      LUT1                        : 43
#      LUT2                        : 43
#      LUT2_L                      : 4
#      LUT3                        : 44
#      LUT3_L                      : 2
#      LUT4                        : 113
#      LUT4_D                      : 4
#      LUT4_L                      : 6
#      MUXCY                       : 53
#      MUXF5                       : 20
#      MUXF5_L                     : 2
#      MUXF6                       : 6
#      OR2                         : 6
#      VCC                         : 2
#      XOR2                        : 1
#      XORCY                       : 51
# FlipFlops/Latches                : 146
#      FD                          : 39
#      FDC                         : 5
#      FDE                         : 31
#      FDP                         : 1
#      FDR                         : 21
#      FDRE                        : 47
#      FDRS                        : 1
#      FDSE                        : 1
# RAMS                             : 2
#      RAMB16_S9                   : 1
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 8
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      163  out of   4656     3%  
 Number of Slice Flip Flops:            146  out of   9312     1%  
 Number of 4 input LUTs:                278  out of   9312     2%  
    Number used as logic:               275
    Number used as Shift registers:       3
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_50MHz                          | XLXI_1:CLK0            | 86    |
Clk_50MHz                          | XLXI_1:CLKFX           | 66    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------+-------+
Control Signal                     | Buffer(FF name)            | Load  |
-----------------------------------+----------------------------+-------+
VGA_G_OBUF(XLXI_33:G)              | NONE(XLXI_7/State_FSM_FFd1)| 6     |
-----------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 38.923ns (Maximum Frequency: 25.692MHz)
   Minimum input arrival time before clock: 7.053ns
   Maximum output required time after clock: 5.032ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 38.923ns (frequency: 25.692MHz)
  Total number of paths / destination ports: 3590 / 337
-------------------------------------------------------------------------
Delay:               6.487ns (Levels of Logic = 9)
  Source:            XLXI_8/I_CursorCnt/ScrollBase_0 (FF)
  Destination:       XLXI_8/XLXI_115/XLXI_147/Q (FF)
  Source Clock:      Clk_50MHz rising 1.2X
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_8/I_CursorCnt/ScrollBase_0 to XLXI_8/XLXI_115/XLXI_147/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.514   0.819  I_CursorCnt/ScrollBase_0 (I_CursorCnt/ScrollBase<0>)
     LUT2:I1->O            1   0.612   0.000  XLXI_5/Madd_Rd_Address_10_6_add0000_lut<0> (XLXI_5/Madd_Rd_Address_10_6_add0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  XLXI_5/Madd_Rd_Address_10_6_add0000_cy<0> (XLXI_5/Madd_Rd_Address_10_6_add0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1> (XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_5/Madd_Rd_Address_10_6_add0000_cy<2> (XLXI_5/Madd_Rd_Address_10_6_add0000_cy<2>)
     MUXCY:CI->O           0   0.051   0.000  XLXI_5/Madd_Rd_Address_10_6_add0000_cy<3> (XLXI_5/Madd_Rd_Address_10_6_add0000_cy<3>)
     XORCY:CI->O           2   0.699   0.532  XLXI_5/Madd_Rd_Address_10_6_add0000_xor<4> (Rd_A<10>)
     LUT2:I0->O            1   0.612   0.000  XLXI_113/Mcompar_CursorActive_cmp_eq0000_lut<5> (XLXI_113/Mcompar_CursorActive_cmp_eq0000_lut<5>)
     MUXCY:S->O            1   0.752   0.509  XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<5> (XLXI_113/CursorActive_cmp_eq0000)
     LUT3:I0->O            1   0.612   0.000  XLXI_113/CursorActive_and00011 (XLXI_113/CursorActive_and0001)
     FDR:D                     0.268          XLXI_115/XLXI_147/Q
    ----------------------------------------
    Total                      6.487ns (4.628ns logic, 1.860ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 69 / 28
-------------------------------------------------------------------------
Offset:              7.053ns (Levels of Logic = 5)
  Source:            USB_DM (PAD)
  Destination:       XLXI_6/high_state_lenght_3 (FF)
  Destination Clock: Clk_50MHz rising 1.2X

  Data Path: USB_DM to XLXI_6/high_state_lenght_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  USB_DM_IBUF (USB_DM_IBUF)
     LUT4:I0->O            3   0.612   0.603  XLXI_6/wave_length_counter_cst1 (XLXI_6/wave_length_counter_cst)
     LUT3:I0->O            2   0.612   0.410  XLXI_6/sync_state_FSM_FFd2-In1 (XLXI_6/sync_state_cmp_eq0005)
     LUT3:I2->O            5   0.612   0.541  XLXI_6/busy_not00011 (XLXI_6/busy_not0001)
     LUT4:I3->O            4   0.612   0.499  XLXI_6/high_state_lenght_or00001 (XLXI_6/high_state_lenght_or0000)
     FDRE:R                    0.795          XLXI_6/high_state_lenght_0
    ----------------------------------------
    Total                      7.053ns (4.349ns logic, 2.704ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.032ns (Levels of Logic = 3)
  Source:            XLXI_8/XLXI_115/XLXI_155/PixOut (FF)
  Destination:       VGA_B (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_8/XLXI_115/XLXI_155/PixOut to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_115/XLXI_155/PixOut (VGA_RGB)
     end scope: 'XLXI_8'
     BUF:I->O              1   0.612   0.357  XLXI_10 (VGA_R_OBUF)
     OBUF:I->O                 3.169          VGA_R_OBUF (VGA_R)
    ----------------------------------------
    Total                      5.032ns (4.295ns logic, 0.737ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.23 secs
 
--> 

Total memory usage is 323268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

