# Fifo_verification_SystemVerilog

A fifo was checked and we have 100% fifo coverage

It has been executed in EDA playground.

In the archive cov.rar there are the files that the EDA playground produces for the coverage.
