Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/Tb_FPA_sim_OK_isim_beh.exe -prj C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/Tb_FPA_sim_OK_beh.prj work.Tb_FPA_sim_OK 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/ipcore_dir/fifo_r32_1024_w32_1024.vhd" into library work
Parsing VHDL file "C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/../../pulse_package.vhd" into library work
Parsing VHDL file "C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/../../start_stop_manager.vhd" into library work
Parsing VHDL file "C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/../../Pulse_LUT_function.vhd" into library work
Parsing VHDL file "C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/../../mem_Cnt_Add_to_Add_RAM.vhd" into library work
Parsing VHDL file "C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/../../demux_pixel_fpa.vhd" into library work
Parsing VHDL file "C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/../../TES.vhd" into library work
Parsing VHDL file "C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/../../FPA_sim.vhd" into library work
Parsing VHDL file "C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/../../FPA_sim_OK.vhd" into library work
Parsing VHDL file "C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/../../Tb_FPA_sim_OK.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling package math_real
Compiling package pulse_package
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(32,"...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,10...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,10,"Bla...]
Compiling architecture fifo_r32_1024_w32_1024_a of entity fifo_r32_1024_w32_1024 [fifo_r32_1024_w32_1024_default]
Compiling architecture rtl of entity start_stop_manager [start_stop_manager_default]
Compiling architecture rtl of entity mem_Cnt_Add_to_Add_RAM [mem_cnt_add_to_add_ram_default]
Compiling architecture behavioral of entity LUT_func [lut_func_default]
Compiling architecture rtl of entity demux_pixel_fpa [demux_pixel_fpa_default]
Compiling architecture behavioral of entity TES [tes_default]
Compiling architecture rtl of entity FPA_sim [fpa_sim_default]
Compiling architecture rtl of entity FPA_sim_OK [fpa_sim_ok_default]
Compiling architecture behavior of entity tb_fpa_sim_ok
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 32 VHDL Units
Built simulation executable C:/20200422_tb_pulse/tb_Pulse_generator/ISE/FPA_sim_OK/Tb_FPA_sim_OK_isim_beh.exe
Fuse Memory Usage: 46164 KB
Fuse CPU Usage: 859 ms
