/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Tue May  2 17:46:22 KST 2017
 * 
 */
#include "bluesim_primitives.h"
#include "mkTestBenchDecode.h"


/* String declarations */
static std::string const __str_literal_38("\t\t\t\t\t\tdstM : %d\n", 16u);
static std::string const __str_literal_39("\t\t\t\t\t\tdstM : Invalid\n", 21u);
static std::string const __str_literal_45("\tInvalid\n", 9u);
static std::string const __str_literal_30("\n", 1u);
static std::string const __str_literal_1("\ncycle %d\n", 10u);
static std::string const __str_literal_41("%d\n", 3u);
static std::string const __str_literal_46("==========================================\n", 43u);
static std::string const __str_literal_31("===========Instruction Decoding===========", 42u);
static std::string const __str_literal_23("Add", 3u);
static std::string const __str_literal_25("And", 3u);
static std::string const __str_literal_34("Condition Type:\t\t\t%s", 20u);
static std::string const __str_literal_44("Constant Value:\t\t", 17u);
static std::string const __str_literal_29("Decode Test End", 15u);
static std::string const __str_literal_35("Destination Register:\t", 22u);
static std::string const __str_literal_32("Instruction Type:\t\t%s", 21u);
static std::string const __str_literal_42("Invalid\n", 8u);
static std::string const __str_literal_27("Nop", 3u);
static std::string const __str_literal_33("Opl Function:\t\t\t%s", 18u);
static std::string const __str_literal_40("Source Register A:\t\t", 20u);
static std::string const __str_literal_43("Source Register B:\t\t", 20u);
static std::string const __str_literal_24("Sub", 3u);
static std::string const __str_literal_22("Unsupported", 11u);
static std::string const __str_literal_26("Xor", 3u);
static std::string const __str_literal_28("always", 6u);
static std::string const __str_literal_18("call", 4u);
static std::string const __str_literal_13("cmov", 4u);
static std::string const __str_literal_36("dstE : %d\n", 10u);
static std::string const __str_literal_37("dstE : Invalid\n", 15u);
static std::string const __str_literal_2("equal", 5u);
static std::string const __str_literal_7("greater than", 12u);
static std::string const __str_literal_6("greater than or equal", 21u);
static std::string const __str_literal_8("halt", 4u);
static std::string const __str_literal_10("irmovl", 6u);
static std::string const __str_literal_15("jmp", 3u);
static std::string const __str_literal_4("less than", 9u);
static std::string const __str_literal_5("less than or equal", 18u);
static std::string const __str_literal_21("mfc0", 4u);
static std::string const __str_literal_12("mrmovl", 6u);
static std::string const __str_literal_20("mtc0", 4u);
static std::string const __str_literal_9("nop", 3u);
static std::string const __str_literal_3("not equal", 9u);
static std::string const __str_literal_14("opl", 3u);
static std::string const __str_literal_17("pop", 3u);
static std::string const __str_literal_16("push", 4u);
static std::string const __str_literal_19("ret", 3u);
static std::string const __str_literal_11("rmmovl", 6u);


/* Constructor */
MOD_mkTestBenchDecode::MOD_mkTestBenchDecode(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cycle(simHdl, "cycle", this, 32u, 0u, (tUInt8)0u),
    INST_iMem(simHdl, "iMem", this),
    INST_pc(simHdl, "pc", this, 32u),
    INST_state(simHdl, "state", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 7u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTestBenchDecode::init_symbols_0()
{
  init_symbol(&symbols[0u], "cycle", SYM_MODULE, &INST_cycle);
  init_symbol(&symbols[1u], "iMem", SYM_MODULE, &INST_iMem);
  init_symbol(&symbols[2u], "pc", SYM_MODULE, &INST_pc);
  init_symbol(&symbols[3u], "RL_countCycle", SYM_RULE);
  init_symbol(&symbols[4u], "RL_getstaus", SYM_RULE);
  init_symbol(&symbols[5u], "RL_start", SYM_RULE);
  init_symbol(&symbols[6u], "state", SYM_MODULE, &INST_state);
}


/* Rule actions */

void MOD_mkTestBenchDecode::RL_start()
{
  INST_pc.METH_write(0u);
  INST_state.METH_write((tUInt8)1u);
}

void MOD_mkTestBenchDecode::RL_countCycle()
{
  tUInt32 DEF_x__h331;
  DEF__read__h83 = INST_cycle.METH_read();
  DEF_x__h331 = DEF__read__h83 + 1u;
  INST_cycle.METH_write(DEF_x__h331);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF__read__h83);
}

void MOD_mkTestBenchDecode::RL_getstaus()
{
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d151;
  tUInt8 DEF__0_CONCAT_iMem_req_pc_BITS_39_TO_36_1___d170;
  tUInt8 DEF__0_CONCAT_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_ETC___d226;
  tUInt32 DEF_x__h4131;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b10_8___d101;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b111_9___d102;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b101_7___d119;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b100_6___d118;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_15_AND__ETC___d117;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d163;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d130;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d169;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d176;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d187;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d215;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d223;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d236;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d242;
  tUInt8 DEF_NOT_cycle_EQ_30___d6;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d260;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_35_A_ETC___d137;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1010_4___d134;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1011_0___d133;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5___d132;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d203;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4___d131;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1___d11;
  tUInt8 DEF_cycle_EQ_30___d5;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1100_0___d152;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iM_ETC___d188;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5___d135;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iM_ETC___d177;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_THEN__ETC___d81;
  tUInt8 DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0_2_THEN_1_ETC___d77;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d89;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0___d10;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000___d25;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1001___d26;
  tUInt8 DEF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0___d32;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1100___d30;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_THEN__ETC___d29;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1001_6_THEN__ETC___d206;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iMem__ETC___d27;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1010___d24;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1011___d20;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b111___d19;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b10___d18;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b101___d17;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b100___d16;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11___d15;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b110___d14;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_THEN_11__ETC___d13;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem_req_ETC___d12;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d150;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d210;
  tUInt8 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d225;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d196;
  tUInt8 DEF_IF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_ETC___d213;
  tUInt32 DEF_dest__h462;
  tUInt32 DEF_imm__h461;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5_OR_iMem_re_ETC___d98;
  tUInt32 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5_OR_iMem_ETC___d252;
  tUInt32 DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d271;
  tUInt8 DEF_rB__h460;
  tUInt8 DEF_rA__h459;
  tUInt8 DEF_ifun__h458;
  tUInt8 DEF_iCode__h4136;
  tUInt8 DEF_iMem_req_pc_BITS_15_TO_8___d244;
  tUInt8 DEF_iMem_req_pc_BITS_23_TO_16___d245;
  tUInt8 DEF_iMem_req_pc_BITS_31_TO_24___d247;
  tUInt32 DEF_pc__h4135;
  tUInt64 DEF_iMem_req_pc___d8;
  DEF_pc__h4135 = INST_pc.METH_read();
  DEF_iMem_req_pc___d8 = INST_iMem.METH_req(DEF_pc__h4135);
  DEF__read__h83 = INST_cycle.METH_read();
  DEF_iMem_req_pc_BITS_31_TO_24___d247 = (tUInt8)((tUInt8)255u & (DEF_iMem_req_pc___d8 >> 24u));
  DEF_iMem_req_pc_BITS_23_TO_16___d245 = (tUInt8)((tUInt8)255u & (DEF_iMem_req_pc___d8 >> 16u));
  DEF_iCode__h4136 = (tUInt8)(DEF_iMem_req_pc___d8 >> 44u);
  DEF_iMem_req_pc_BITS_15_TO_8___d244 = (tUInt8)((tUInt8)255u & (DEF_iMem_req_pc___d8 >> 8u));
  DEF_ifun__h458 = (tUInt8)((tUInt8)15u & (DEF_iMem_req_pc___d8 >> 40u));
  DEF_rA__h459 = (tUInt8)((tUInt8)15u & (DEF_iMem_req_pc___d8 >> 36u));
  DEF_rB__h460 = (tUInt8)((tUInt8)15u & (DEF_iMem_req_pc___d8 >> 32u));
  switch (DEF_ifun__h458) {
  case (tUInt8)3u:
    DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b11_06_THEN_ETC___d113 = __str_literal_2;
    break;
  case (tUInt8)4u:
    DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b11_06_THEN_ETC___d113 = __str_literal_3;
    break;
  case (tUInt8)2u:
    DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b11_06_THEN_ETC___d113 = __str_literal_4;
    break;
  case (tUInt8)1u:
    DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b11_06_THEN_ETC___d113 = __str_literal_5;
    break;
  case (tUInt8)5u:
    DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b11_06_THEN_ETC___d113 = __str_literal_6;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b11_06_THEN_ETC___d113 = __str_literal_7;
  }
  switch (DEF_iCode__h4136) {
  case (tUInt8)2u:
  case (tUInt8)6u:
  case (tUInt8)10u:
  case (tUInt8)11u:
  case (tUInt8)12u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d271 = 2u;
    break;
  case (tUInt8)7u:
  case (tUInt8)8u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d271 = 5u;
    break;
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)5u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d271 = 6u;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d271 = 1u;
  }
  DEF_imm__h461 = (((((tUInt32)((tUInt8)((tUInt8)255u & DEF_iMem_req_pc___d8))) << 24u) | (((tUInt32)(DEF_iMem_req_pc_BITS_15_TO_8___d244)) << 16u)) | (((tUInt32)(DEF_iMem_req_pc_BITS_23_TO_16___d245)) << 8u)) | (tUInt32)(DEF_iMem_req_pc_BITS_31_TO_24___d247);
  DEF_dest__h462 = (((((tUInt32)(DEF_iMem_req_pc_BITS_15_TO_8___d244)) << 24u) | (((tUInt32)(DEF_iMem_req_pc_BITS_23_TO_16___d245)) << 16u)) | (((tUInt32)(DEF_iMem_req_pc_BITS_31_TO_24___d247)) << 8u)) | (tUInt32)((tUInt8)((tUInt8)255u & (DEF_iMem_req_pc___d8 >> 32u)));
  switch (DEF_iCode__h4136) {
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)5u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5_OR_iMem_ETC___d252 = DEF_imm__h461;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5_OR_iMem_ETC___d252 = DEF_dest__h462;
  }
  switch (DEF_iCode__h4136) {
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)6u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d225 = DEF_rB__h460;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d225 = (tUInt8)4u;
  }
  switch (DEF_iCode__h4136) {
  case (tUInt8)8u:
  case (tUInt8)9u:
  case (tUInt8)10u:
  case (tUInt8)11u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d150 = (tUInt8)4u;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d150 = DEF_rB__h460;
  }
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b110___d14 = DEF_iCode__h4136 == (tUInt8)6u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11___d15 = DEF_iCode__h4136 == (tUInt8)3u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b100___d16 = DEF_iCode__h4136 == (tUInt8)4u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b101___d17 = DEF_iCode__h4136 == (tUInt8)5u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5_OR_iMem_re_ETC___d98 = DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11___d15 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b100___d16 || DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b101___d17);
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b111___d19 = DEF_iCode__h4136 == (tUInt8)7u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b10___d18 = DEF_iCode__h4136 == (tUInt8)2u;
  DEF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0___d32 = DEF_ifun__h458 == (tUInt8)0u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1011___d20 = DEF_iCode__h4136 == (tUInt8)11u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1010___d24 = DEF_iCode__h4136 == (tUInt8)10u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1100___d30 = DEF_iCode__h4136 == (tUInt8)12u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1001___d26 = DEF_iCode__h4136 == (tUInt8)9u;
  DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1001_6_THEN__ETC___d206 = DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1001___d26 ? (tUInt8)4u : (tUInt8)4u;
  switch (DEF_iCode__h4136) {
  case (tUInt8)11u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d210 = (tUInt8)4u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d210 = DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1001_6_THEN__ETC___d206;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d210 = DEF_rA__h459;
  }
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000___d25 = DEF_iCode__h4136 == (tUInt8)8u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iMem__ETC___d27 = DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000___d25 || DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1001___d26;
  DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_THEN__ETC___d29 = DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000___d25 ? (tUInt8)9u : (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1001___d26 ? (tUInt8)10u : (tUInt8)10u);
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0___d10 = DEF_iCode__h4136 == (tUInt8)0u;
  DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_THEN_11__ETC___d13 = DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0___d10 ? (tUInt8)11u : (tUInt8)12u;
  switch (DEF_iCode__h4136) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_THEN_11__ETC___d13;
    break;
  case (tUInt8)6u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)2u;
    break;
  case (tUInt8)3u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)1u;
    break;
  case (tUInt8)4u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)3u;
    break;
  case (tUInt8)5u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)4u;
    break;
  case (tUInt8)2u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)5u;
    break;
  case (tUInt8)7u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)6u;
    break;
  case (tUInt8)11u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = DEF_rA__h459 == (tUInt8)4u ? (tUInt8)0u : (tUInt8)8u;
    break;
  case (tUInt8)10u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)7u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_THEN__ETC___d29;
    break;
  case (tUInt8)12u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = DEF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0___d32 ? (tUInt8)13u : (tUInt8)14u;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)0u;
  }
  switch (DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d44) {
  case (tUInt8)11u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_8;
    break;
  case (tUInt8)12u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_9;
    break;
  case (tUInt8)1u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_10;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_11;
    break;
  case (tUInt8)4u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_12;
    break;
  case (tUInt8)5u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_13;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_14;
    break;
  case (tUInt8)6u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_15;
    break;
  case (tUInt8)7u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_16;
    break;
  case (tUInt8)8u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_17;
    break;
  case (tUInt8)9u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_18;
    break;
  case (tUInt8)10u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_19;
    break;
  case (tUInt8)13u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_20;
    break;
  case (tUInt8)14u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_21;
    break;
  default:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_22;
  }
  switch (DEF_ifun__h458) {
  case (tUInt8)0u:
    DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0_2_THEN_1_ETC___d77 = (tUInt8)1u;
    break;
  case (tUInt8)1u:
    DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0_2_THEN_1_ETC___d77 = (tUInt8)2u;
    break;
  case (tUInt8)2u:
    DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0_2_THEN_1_ETC___d77 = (tUInt8)3u;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0_2_THEN_1_ETC___d77 = (tUInt8)4u;
  }
  DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_THEN__ETC___d81 = DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000___d25 ? (tUInt8)2u : (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1001___d26 ? (tUInt8)1u : (tUInt8)1u);
  switch (DEF_iCode__h4136) {
  case (tUInt8)6u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d89 = DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0_2_THEN_1_ETC___d77;
    break;
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)11u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d89 = (tUInt8)1u;
    break;
  case (tUInt8)10u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d89 = (tUInt8)2u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d89 = DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_THEN__ETC___d81;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d89 = (tUInt8)0u;
  }
  switch (DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d89) {
  case (tUInt8)1u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d97 = __str_literal_23;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d97 = __str_literal_24;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d97 = __str_literal_25;
    break;
  case (tUInt8)4u:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d97 = __str_literal_26;
    break;
  default:
    DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d97 = __str_literal_27;
  }
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5___d135 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000___d25;
  switch (DEF_iCode__h4136) {
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iM_ETC___d177 = DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5___d135;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iM_ETC___d177 = DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1100___d30;
  }
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1100_0___d152 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1100___d30;
  switch (DEF_iCode__h4136) {
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iM_ETC___d188 = DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000___d25;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iM_ETC___d188 = DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1100_0___d152;
  }
  DEF_cycle_EQ_30___d5 = DEF__read__h83 == 30u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1___d11 = DEF_iCode__h4136 == (tUInt8)1u;
  DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem_req_ETC___d12 = DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0___d10 || DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1___d11;
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4___d131 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b110___d14;
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5___d132 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11___d15;
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1011_0___d133 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1011___d20;
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1010_4___d134 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1010___d24;
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_35_A_ETC___d137 = DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5___d135 && !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1001___d26;
  DEF_NOT_cycle_EQ_30___d6 = !DEF_cycle_EQ_30___d5;
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_15_AND__ETC___d117 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0___d10 && !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1___d11;
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b100_6___d118 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b100___d16;
  DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d169 = DEF_NOT_cycle_EQ_30___d6 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_15_AND__ETC___d117 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4___d131 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5___d132 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b100_6___d118 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b101___d17 || DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1011___d20)))));
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b101_7___d119 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b101___d17;
  DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d236 = DEF_NOT_cycle_EQ_30___d6 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem_req_ETC___d12 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4___d131 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11___d15 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b100_6___d118 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b101_7___d119 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b10___d18 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b111___d19 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1011_0___d133 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1010_4___d134 && DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_35_A_ETC___d137)))))))));
  DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d176 = DEF_NOT_cycle_EQ_30___d6 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem_req_ETC___d12 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b110___d14 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11___d15 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b100___d16 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b101_7___d119 && DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1011_0___d133)))));
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b111_9___d102 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b111___d19;
  DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d260 = DEF_NOT_cycle_EQ_30___d6 && ((DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem_req_ETC___d12 || DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b110___d14) || ((DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5___d132 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b100_6___d118 && DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b101_7___d119)) && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b10___d18 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b111_9___d102 && DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5___d135))));
  DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d187 = DEF_NOT_cycle_EQ_30___d6 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_15_AND__ETC___d117 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b110___d14 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5___d132 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b100___d16 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b101_7___d119 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b10___d18 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b111_9___d102 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1011___d20 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1010___d24 || DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iM_ETC___d177)))))))));
  DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d130 = DEF_NOT_cycle_EQ_30___d6 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_15_AND__ETC___d117 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b110___d14 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11___d15 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b100_6___d118 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b101_7___d119 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b10___d18 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b111_9___d102 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1011___d20 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1010___d24 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iMem__ETC___d27 || DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1100___d30))))))))));
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b10_8___d101 = !DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b10___d18;
  DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d114 = (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem_req_ETC___d12 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b110___d14 || DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5_OR_iMem_re_ETC___d98)) || ((DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b10_8___d101 && DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b111_9___d102) || DEF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0___d32) ? __str_literal_28 : DEF_IF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b11_06_THEN_ETC___d113;
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d196 = DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4___d131 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11___d15 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b100_6___d118 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b101___d17 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b10_8___d101 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b111___d19 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1011_0___d133 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1010_4___d134 && DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iM_ETC___d188)))))));
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d203 = DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4___d131 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b100_6___d118 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b10_8___d101 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1011_0___d133 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1010_4___d134 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_35_A_ETC___d137 && !DEF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0___d32)))));
  DEF_IF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_ETC___d213 = DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d196 ? (tUInt8)31u & ((DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d203 << 4u) | DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d210) : (tUInt8)31u & ((DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d203 << 4u) | DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d210);
  DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d242 = DEF_NOT_cycle_EQ_30___d6 && ((DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_15_AND__ETC___d117 && DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4___d131) && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5_OR_iMem_re_ETC___d98 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b10_8___d101 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b111___d19 || DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000___d25))));
  DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d223 = DEF_NOT_cycle_EQ_30___d6 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_15_AND__ETC___d117 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b110___d14 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5___d132 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b100___d16 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b101___d17 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b10_8___d101 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b111_9___d102 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1011___d20 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1010___d24 || DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_OR_iMem__ETC___d27)))))))));
  DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d215 = DEF_NOT_cycle_EQ_30___d6 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem_req_ETC___d12 || DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d196);
  DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d163 = DEF_NOT_cycle_EQ_30___d6 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem_req_ETC___d12 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4___d131 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5___d132 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b100___d16 || (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b101___d17 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b10_8___d101 && (DEF_iMem_req_pc_BITS_47_TO_44_EQ_0b111___d19 || (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1011_0___d133 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1010_4___d134 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_35_A_ETC___d137 && DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1100_0___d152))))))))));
  DEF__0_CONCAT_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_ETC___d226 = (tUInt8)31u & DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d225;
  DEF_x__h4131 = DEF_pc__h4135 + DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d271;
  DEF__0_CONCAT_iMem_req_pc_BITS_39_TO_36_1___d170 = (tUInt8)31u & DEF_rA__h459;
  DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d151 = (tUInt8)31u & (((DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4___d131 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5___d132 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b10_8___d101 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1011_0___d133 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1010_4___d134 && (DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b1000_5_35_A_ETC___d137 && DEF_iMem_req_pc_BITS_43_TO_40_1_EQ_0b0___d32)))))) << 4u) | DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_OR_iMe_ETC___d150);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cycle_EQ_30___d5)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483650u, &__str_literal_29);
    if (DEF_cycle_EQ_30___d5)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483650u, &__str_literal_30);
    if (DEF_cycle_EQ_30___d5)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_display(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_display(sim_hdl,
		     this,
		     "s,s",
		     &__str_literal_32,
		     &DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d72);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_display(sim_hdl,
		     this,
		     "s,s",
		     &__str_literal_33,
		     &DEF_IF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iM_ETC___d97);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_display(sim_hdl,
		     this,
		     "s,s",
		     &__str_literal_34,
		     &DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b0_0_OR_iMem__ETC___d114);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_35);
    if (DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d130)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,5",
		    2147483649u,
		    &__str_literal_36,
		    DEF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_AN_ETC___d151);
    if (DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d163)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_37);
    if (DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d169)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,5",
		    2147483649u,
		    &__str_literal_38,
		    DEF__0_CONCAT_iMem_req_pc_BITS_39_TO_36_1___d170);
    if (DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d176)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_39);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_40);
    if (DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d187)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,5",
		    2147483649u,
		    &__str_literal_41,
		    DEF_IF_NOT_iMem_req_pc_BITS_47_TO_44_EQ_0b110_4_31_ETC___d213);
    if (DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d215)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_42);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_43);
    if (DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d223)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,5",
		    2147483649u,
		    &__str_literal_41,
		    DEF__0_CONCAT_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b110_ETC___d226);
    if (DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d236)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_42);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_44);
    if (DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_47_TO_ETC___d242)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32",
		    2147483649u,
		    &__str_literal_41,
		    DEF_IF_iMem_req_pc_BITS_47_TO_44_EQ_0b11_5_OR_iMem_ETC___d252);
    if (DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_47_TO_44__ETC___d260)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_45);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_display(sim_hdl, this, "s", &__str_literal_46);
  }
  if (DEF_NOT_cycle_EQ_30___d6)
    INST_pc.METH_write(DEF_x__h4131);
}


/* Methods */


/* Reset routines */

void MOD_mkTestBenchDecode::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_state.reset_RST(ARG_rst_in);
  INST_iMem.reset_RST_N(ARG_rst_in);
  INST_cycle.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTestBenchDecode::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTestBenchDecode::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cycle.dump_state(indent + 2u);
  INST_iMem.dump_state(indent + 2u);
  INST_pc.dump_state(indent + 2u);
  INST_state.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTestBenchDecode::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 5u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h83", 32u);
  num = INST_cycle.dump_VCD_defs(num);
  num = INST_pc.dump_VCD_defs(num);
  num = INST_state.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_iMem.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTestBenchDecode::dump_VCD(tVCDDumpType dt,
				     unsigned int levels,
				     MOD_mkTestBenchDecode &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkTestBenchDecode::vcd_defs(tVCDDumpType dt, MOD_mkTestBenchDecode &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__read__h83) != DEF__read__h83)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h83, 32u);
	backing.DEF__read__h83 = DEF__read__h83;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__read__h83, 32u);
      backing.DEF__read__h83 = DEF__read__h83;
    }
}

void MOD_mkTestBenchDecode::vcd_prims(tVCDDumpType dt, MOD_mkTestBenchDecode &backing)
{
  INST_cycle.dump_VCD(dt, backing.INST_cycle);
  INST_pc.dump_VCD(dt, backing.INST_pc);
  INST_state.dump_VCD(dt, backing.INST_state);
}

void MOD_mkTestBenchDecode::vcd_submodules(tVCDDumpType dt,
					   unsigned int levels,
					   MOD_mkTestBenchDecode &backing)
{
  INST_iMem.dump_VCD(dt, levels, backing.INST_iMem);
}
