
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.047092                       # Number of seconds simulated
sim_ticks                                 47092127500                       # Number of ticks simulated
final_tick                               474292567500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71137                       # Simulator instruction rate (inst/s)
host_op_rate                                   119252                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33500034                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210068                       # Number of bytes of host memory used
host_seconds                                  1405.73                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     167636860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             34240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             83904                       # Number of bytes read from this memory
system.physmem.bytes_read::total               118144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        34240                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34240                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                535                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1311                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1846                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               727085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1781699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2508785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          727085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             727085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              727085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1781699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2508785                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1514.902835                       # Cycle average of tags in use
system.l2.total_refs                           811905                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1699                       # Sample count of references to valid blocks.
system.l2.avg_refs                         477.872278                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           524.008209                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             471.553966                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             519.340660                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.127932                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.115125                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.126792                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.369849                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                41526                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               404223                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  445749                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           530940                       # number of Writeback hits
system.l2.Writeback_hits::total                530940                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             376301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                376301                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 41526                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                780524                       # number of demand (read+write) hits
system.l2.demand_hits::total                   822050                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                41526                       # number of overall hits
system.l2.overall_hits::cpu.data               780524                       # number of overall hits
system.l2.overall_hits::total                  822050                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                535                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                658                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1193                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 653                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 535                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1311                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1846                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                535                       # number of overall misses
system.l2.overall_misses::cpu.data               1311                       # number of overall misses
system.l2.overall_misses::total                  1846                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     28709000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     36282000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        64991000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34246000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34246000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      28709000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      70528000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         99237000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     28709000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     70528000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        99237000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            42061                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           404881                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              446942                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       530940                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            530940                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         376954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            376954                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             42061                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            781835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               823896                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            42061                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           781835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              823896                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012720                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.001625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002669                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.001732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001732                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012720                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.001677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002241                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012720                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.001677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002241                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53661.682243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55139.817629                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54476.948868                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52444.104135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52444.104135                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53661.682243                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53797.101449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53757.854821                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53661.682243                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53797.101449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53757.854821                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           658                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1193                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            653                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1846                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22182000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     28262500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     50444500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26359000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26359000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     54621500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     76803500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     54621500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76803500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012720                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.001625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002669                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.001732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001732                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.001677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002241                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.001677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002241                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41461.682243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42952.127660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42283.738474                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40366.003063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40366.003063                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41461.682243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41663.996949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41605.362947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41461.682243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41663.996949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41605.362947                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16061751                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16061751                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1111676                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9372584                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8849539                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.419415                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         94184255                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19872281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      121601245                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16061751                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8849539                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      59276097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8507580                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                7537878                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18184021                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                179766                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           94075741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.191408                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.857200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 36101972     38.38%     38.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3543428      3.77%     42.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3789274      4.03%     46.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7527920      8.00%     54.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 43113147     45.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             94075741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.170535                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.291100                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22766369                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6702048                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  56349096                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                868731                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7389485                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              203360781                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7389485                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24580955                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3585267                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  55248848                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3271174                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              200210794                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64801                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1380771                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1118126                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           235157700                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             489150284                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        300887804                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         188262480                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 35341886                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5871786                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33312539                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9104204                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2229023                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           455773                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  195195033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               18177                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 175676459                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7352641                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        27507433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     53760242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           6457                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      94075741                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.867394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.205995                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16700167     17.75%     17.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18582148     19.75%     37.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26081016     27.72%     65.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25917361     27.55%     92.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6795049      7.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        94075741                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2172458     15.19%     15.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              12133850     84.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            148777      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             101597150     57.83%     57.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            35863145     20.41%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30614199     17.43%     95.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7453188      4.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              175676459                       # Type of FU issued
system.cpu.iq.rate                           1.865242                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    14306308                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.081436                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          340324562                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         150014444                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    117941389                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           126763044                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           72709476                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56318058                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              120813365                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                69020625                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1986891                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4914899                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3279                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1874332                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5030                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7389485                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1340319                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                146570                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           195213210                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3609                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33312539                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9104204                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  71355                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9690                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3279                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1111132                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        95852                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1206984                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             175060328                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30279646                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            616129                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37598960                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12958075                       # Number of branches executed
system.cpu.iew.exec_stores                    7319314                       # Number of stores executed
system.cpu.iew.exec_rate                     1.858701                       # Inst execution rate
system.cpu.iew.wb_sent                      174548164                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     174259447                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 136442282                       # num instructions producing a value
system.cpu.iew.wb_consumers                 213087417                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.850197                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.640311                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        27576388                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1111676                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     86686256                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.933834                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.697927                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     28226815     32.56%     32.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14883857     17.17%     49.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6423397      7.41%     57.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8702539     10.04%     67.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28449648     32.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     86686256                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              167636860                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627501                       # Number of memory references committed
system.cpu.commit.loads                      28397630                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087432                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28449648                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    253449856                       # The number of ROB reads
system.cpu.rob.rob_writes                   397818766                       # The number of ROB writes
system.cpu.timesIdled                           18115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          108514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     167636860                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               0.941843                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.941843                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.061749                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.061749                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                259183170                       # number of integer regfile reads
system.cpu.int_regfile_writes               157320377                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  95166628                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50781364                       # number of floating regfile writes
system.cpu.misc_regfile_reads                70711237                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  41807                       # number of replacements
system.cpu.icache.tagsinuse                248.227885                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18140317                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  42061                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 431.285918                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     248.227885                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.969640                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.969640                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18140317                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18140317                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18140317                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18140317                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18140317                       # number of overall hits
system.cpu.icache.overall_hits::total        18140317                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        43704                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         43704                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        43704                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          43704                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        43704                       # number of overall misses
system.cpu.icache.overall_misses::total         43704                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    585379500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    585379500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    585379500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    585379500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    585379500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    585379500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18184021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18184021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18184021                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18184021                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18184021                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18184021                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002403                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002403                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002403                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002403                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002403                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13394.185887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13394.185887                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13394.185887                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13394.185887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13394.185887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13394.185887                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1643                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1643                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1643                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1643                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1643                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1643                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        42061                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42061                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        42061                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42061                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        42061                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42061                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    489122500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    489122500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    489122500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    489122500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    489122500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    489122500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002313                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002313                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002313                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002313                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002313                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002313                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11628.884240                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11628.884240                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11628.884240                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11628.884240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11628.884240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11628.884240                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 781579                       # number of replacements
system.cpu.dcache.tagsinuse                255.932176                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34529877                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 781835                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  44.165172                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           427271331000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.932176                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999735                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999735                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     27677548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27677548                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6852329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6852329                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34529877                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34529877                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34529877                       # number of overall hits
system.cpu.dcache.overall_hits::total        34529877                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       609657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        609657                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       377542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       377542                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       987199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         987199                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       987199                       # number of overall misses
system.cpu.dcache.overall_misses::total        987199                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7809433000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7809433000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4940141553                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4940141553                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  12749574553                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12749574553                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  12749574553                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12749574553                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28287205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28287205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35517076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35517076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35517076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35517076                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.021552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021552                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.052220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052220                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.027795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027795                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.027795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027795                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12809.551928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12809.551928                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13085.011874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13085.011874                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12914.898164                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12914.898164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12914.898164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12914.898164                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        55815                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5439                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.261997                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       530940                       # number of writebacks
system.cpu.dcache.writebacks::total            530940                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       204776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       204776                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          588                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          588                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       205364                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       205364                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       205364                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       205364                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       404881                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       404881                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       376954                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       376954                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       781835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       781835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       781835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781835                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4553177000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4553177000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4180222553                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4180222553                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8733399553                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8733399553                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8733399553                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8733399553                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.014313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.052138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.052138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.022013                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022013                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.022013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022013                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11245.716643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11245.716643                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11089.476575                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11089.476575                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11170.387042                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11170.387042                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11170.387042                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11170.387042                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
