- name: DCZID_EL0
  long_name: "Data Cache Zero ID register"
  purpose: |
       "
       See the ARMv8 architecture reference manual for a description of this
       register
       "
  size: 64
  arch: armv8-a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x3
        op2: 0x7
        crm: 0x0
        crn: 0x0
        operand_mnemonic: DCZID_EL0

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: BS
            lsb: 0
            msb: 3

          - name: DZP
            lsb: 4
            msb: 4

          - name: 0
            lsb: 5
            msb: 63
            reserved0: True
