#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 21:43:05 2018
# Process ID: 14796
# Current directory: C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2732 C:\Users\Fran\Desktop\practica_3 con divisor de frecuencia\practica_3.xpr
# Log file: C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/vivado.log
# Journal file: C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Fran/Desktop/practica_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 876.320 ; gain = 138.066
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity parity_machine
INFO: [VRFC 10-307] analyzing entity fdivider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port reset does not match with type std_logic of component port [C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.srcs/sim_1/new/state_machine_tb.vhd:44]
ERROR: [VRFC 10-619] entity port ce_out does not match with type std_logic of component port [C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.srcs/sim_1/new/state_machine_tb.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit state_machine_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity parity_machine
INFO: [VRFC 10-307] analyzing entity fdivider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.srcs/sim_1/new/state_machine_tb.vhd, line 48. Unresolved signal "clk_in" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 23:02:58 2018...
