0.7
2020.2
Oct 13 2023
20:47:58
D:/DVCON/VHDL/Assignment/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
D:/DVCON/VHDL/Assignment/Assignment1/Assignment1.srcs/sim_1/new/top_level_tb.sv,1717605698,systemVerilog,,,,top_level_tb,,uvm,,,,,,
D:/DVCON/VHDL/Assignment/Assignment1/Assignment1.srcs/sources_1/new/top_level.sv,1717605210,systemVerilog,,D:/DVCON/VHDL/Assignment/src/uart_rx.sv,,top_level,,uvm,,,,,,
D:/DVCON/VHDL/Assignment/src/count_sum.sv,1717613960,systemVerilog,,D:/DVCON/VHDL/Assignment/src/count_sum_tb.sv,,count_sum,,uvm,,,,,,
D:/DVCON/VHDL/Assignment/src/count_sum_tb.sv,1717613810,systemVerilog,,,,count_sum_tb,,uvm,,,,,,
