// Seed: 3402612163
module module_0 (
    output id_0,
    output reg id_1,
    input id_2
);
  genvar id_3;
  assign sample = id_2;
  always @(posedge 1'b0) begin
    id_1 <= id_2 < id_3;
  end
  assign id_3 = 1;
  logic id_4;
  logic id_5;
  logic id_6, id_7 = 1;
  assign id_6 = id_4;
  type_13(
      (1), ~id_1, 1
  );
  integer id_8 (
      .id_0(),
      .id_1(id_6),
      .id_2(1),
      .id_3(id_2)
  );
endmodule
