
ece198.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f1c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  0800a0c0  0800a0c0  0001a0c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5ac  0800a5ac  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a5ac  0800a5ac  0001a5ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5b4  0800a5b4  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5b4  0800a5b4  0001a5b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a5b8  0800a5b8  0001a5b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800a5bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  20000200  0800a7b8  00020200  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  0800a7b8  00020328  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009c20  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b24  00000000  00000000  00029e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000988  00000000  00000000  0002b970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008b8  00000000  00000000  0002c2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cfa  00000000  00000000  0002cbb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bca3  00000000  00000000  000448aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092e84  00000000  00000000  0005054d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e33d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d5c  00000000  00000000  000e3424  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000200 	.word	0x20000200
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a0a4 	.word	0x0800a0a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000204 	.word	0x20000204
 80001dc:	0800a0a4 	.word	0x0800a0a4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_ldivmod>:
 8000c98:	b97b      	cbnz	r3, 8000cba <__aeabi_ldivmod+0x22>
 8000c9a:	b972      	cbnz	r2, 8000cba <__aeabi_ldivmod+0x22>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bfbe      	ittt	lt
 8000ca0:	2000      	movlt	r0, #0
 8000ca2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ca6:	e006      	blt.n	8000cb6 <__aeabi_ldivmod+0x1e>
 8000ca8:	bf08      	it	eq
 8000caa:	2800      	cmpeq	r0, #0
 8000cac:	bf1c      	itt	ne
 8000cae:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cb2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cb6:	f000 b9f5 	b.w	80010a4 <__aeabi_idiv0>
 8000cba:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cbe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	db09      	blt.n	8000cda <__aeabi_ldivmod+0x42>
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	db1a      	blt.n	8000d00 <__aeabi_ldivmod+0x68>
 8000cca:	f000 f883 	bl	8000dd4 <__udivmoddi4>
 8000cce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd6:	b004      	add	sp, #16
 8000cd8:	4770      	bx	lr
 8000cda:	4240      	negs	r0, r0
 8000cdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	db1b      	blt.n	8000d1c <__aeabi_ldivmod+0x84>
 8000ce4:	f000 f876 	bl	8000dd4 <__udivmoddi4>
 8000ce8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf0:	b004      	add	sp, #16
 8000cf2:	4240      	negs	r0, r0
 8000cf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf8:	4252      	negs	r2, r2
 8000cfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfe:	4770      	bx	lr
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	f000 f865 	bl	8000dd4 <__udivmoddi4>
 8000d0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d12:	b004      	add	sp, #16
 8000d14:	4240      	negs	r0, r0
 8000d16:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1a:	4770      	bx	lr
 8000d1c:	4252      	negs	r2, r2
 8000d1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d22:	f000 f857 	bl	8000dd4 <__udivmoddi4>
 8000d26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2e:	b004      	add	sp, #16
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	4770      	bx	lr

08000d38 <__aeabi_uldivmod>:
 8000d38:	b953      	cbnz	r3, 8000d50 <__aeabi_uldivmod+0x18>
 8000d3a:	b94a      	cbnz	r2, 8000d50 <__aeabi_uldivmod+0x18>
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	bf08      	it	eq
 8000d40:	2800      	cmpeq	r0, #0
 8000d42:	bf1c      	itt	ne
 8000d44:	f04f 31ff 	movne.w	r1, #4294967295
 8000d48:	f04f 30ff 	movne.w	r0, #4294967295
 8000d4c:	f000 b9aa 	b.w	80010a4 <__aeabi_idiv0>
 8000d50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d58:	f000 f83c 	bl	8000dd4 <__udivmoddi4>
 8000d5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d64:	b004      	add	sp, #16
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_d2lz>:
 8000d68:	b538      	push	{r3, r4, r5, lr}
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	4604      	mov	r4, r0
 8000d70:	460d      	mov	r5, r1
 8000d72:	f7ff febb 	bl	8000aec <__aeabi_dcmplt>
 8000d76:	b928      	cbnz	r0, 8000d84 <__aeabi_d2lz+0x1c>
 8000d78:	4620      	mov	r0, r4
 8000d7a:	4629      	mov	r1, r5
 8000d7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d80:	f000 b80a 	b.w	8000d98 <__aeabi_d2ulz>
 8000d84:	4620      	mov	r0, r4
 8000d86:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d8a:	f000 f805 	bl	8000d98 <__aeabi_d2ulz>
 8000d8e:	4240      	negs	r0, r0
 8000d90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d94:	bd38      	pop	{r3, r4, r5, pc}
 8000d96:	bf00      	nop

08000d98 <__aeabi_d2ulz>:
 8000d98:	b5d0      	push	{r4, r6, r7, lr}
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	; (8000dcc <__aeabi_d2ulz+0x34>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4606      	mov	r6, r0
 8000da0:	460f      	mov	r7, r1
 8000da2:	f7ff fc31 	bl	8000608 <__aeabi_dmul>
 8000da6:	f7ff ff07 	bl	8000bb8 <__aeabi_d2uiz>
 8000daa:	4604      	mov	r4, r0
 8000dac:	f7ff fbb2 	bl	8000514 <__aeabi_ui2d>
 8000db0:	4b07      	ldr	r3, [pc, #28]	; (8000dd0 <__aeabi_d2ulz+0x38>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	f7ff fc28 	bl	8000608 <__aeabi_dmul>
 8000db8:	4602      	mov	r2, r0
 8000dba:	460b      	mov	r3, r1
 8000dbc:	4630      	mov	r0, r6
 8000dbe:	4639      	mov	r1, r7
 8000dc0:	f7ff fa6a 	bl	8000298 <__aeabi_dsub>
 8000dc4:	f7ff fef8 	bl	8000bb8 <__aeabi_d2uiz>
 8000dc8:	4621      	mov	r1, r4
 8000dca:	bdd0      	pop	{r4, r6, r7, pc}
 8000dcc:	3df00000 	.word	0x3df00000
 8000dd0:	41f00000 	.word	0x41f00000

08000dd4 <__udivmoddi4>:
 8000dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dd8:	9d08      	ldr	r5, [sp, #32]
 8000dda:	4604      	mov	r4, r0
 8000ddc:	468e      	mov	lr, r1
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d14d      	bne.n	8000e7e <__udivmoddi4+0xaa>
 8000de2:	428a      	cmp	r2, r1
 8000de4:	4694      	mov	ip, r2
 8000de6:	d969      	bls.n	8000ebc <__udivmoddi4+0xe8>
 8000de8:	fab2 f282 	clz	r2, r2
 8000dec:	b152      	cbz	r2, 8000e04 <__udivmoddi4+0x30>
 8000dee:	fa01 f302 	lsl.w	r3, r1, r2
 8000df2:	f1c2 0120 	rsb	r1, r2, #32
 8000df6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dfa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfe:	ea41 0e03 	orr.w	lr, r1, r3
 8000e02:	4094      	lsls	r4, r2
 8000e04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e08:	0c21      	lsrs	r1, r4, #16
 8000e0a:	fbbe f6f8 	udiv	r6, lr, r8
 8000e0e:	fa1f f78c 	uxth.w	r7, ip
 8000e12:	fb08 e316 	mls	r3, r8, r6, lr
 8000e16:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e1a:	fb06 f107 	mul.w	r1, r6, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d90a      	bls.n	8000e38 <__udivmoddi4+0x64>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e2a:	f080 811f 	bcs.w	800106c <__udivmoddi4+0x298>
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	f240 811c 	bls.w	800106c <__udivmoddi4+0x298>
 8000e34:	3e02      	subs	r6, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1a5b      	subs	r3, r3, r1
 8000e3a:	b2a4      	uxth	r4, r4
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e48:	fb00 f707 	mul.w	r7, r0, r7
 8000e4c:	42a7      	cmp	r7, r4
 8000e4e:	d90a      	bls.n	8000e66 <__udivmoddi4+0x92>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e58:	f080 810a 	bcs.w	8001070 <__udivmoddi4+0x29c>
 8000e5c:	42a7      	cmp	r7, r4
 8000e5e:	f240 8107 	bls.w	8001070 <__udivmoddi4+0x29c>
 8000e62:	4464      	add	r4, ip
 8000e64:	3802      	subs	r0, #2
 8000e66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e6a:	1be4      	subs	r4, r4, r7
 8000e6c:	2600      	movs	r6, #0
 8000e6e:	b11d      	cbz	r5, 8000e78 <__udivmoddi4+0xa4>
 8000e70:	40d4      	lsrs	r4, r2
 8000e72:	2300      	movs	r3, #0
 8000e74:	e9c5 4300 	strd	r4, r3, [r5]
 8000e78:	4631      	mov	r1, r6
 8000e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7e:	428b      	cmp	r3, r1
 8000e80:	d909      	bls.n	8000e96 <__udivmoddi4+0xc2>
 8000e82:	2d00      	cmp	r5, #0
 8000e84:	f000 80ef 	beq.w	8001066 <__udivmoddi4+0x292>
 8000e88:	2600      	movs	r6, #0
 8000e8a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8e:	4630      	mov	r0, r6
 8000e90:	4631      	mov	r1, r6
 8000e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e96:	fab3 f683 	clz	r6, r3
 8000e9a:	2e00      	cmp	r6, #0
 8000e9c:	d14a      	bne.n	8000f34 <__udivmoddi4+0x160>
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d302      	bcc.n	8000ea8 <__udivmoddi4+0xd4>
 8000ea2:	4282      	cmp	r2, r0
 8000ea4:	f200 80f9 	bhi.w	800109a <__udivmoddi4+0x2c6>
 8000ea8:	1a84      	subs	r4, r0, r2
 8000eaa:	eb61 0303 	sbc.w	r3, r1, r3
 8000eae:	2001      	movs	r0, #1
 8000eb0:	469e      	mov	lr, r3
 8000eb2:	2d00      	cmp	r5, #0
 8000eb4:	d0e0      	beq.n	8000e78 <__udivmoddi4+0xa4>
 8000eb6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eba:	e7dd      	b.n	8000e78 <__udivmoddi4+0xa4>
 8000ebc:	b902      	cbnz	r2, 8000ec0 <__udivmoddi4+0xec>
 8000ebe:	deff      	udf	#255	; 0xff
 8000ec0:	fab2 f282 	clz	r2, r2
 8000ec4:	2a00      	cmp	r2, #0
 8000ec6:	f040 8092 	bne.w	8000fee <__udivmoddi4+0x21a>
 8000eca:	eba1 010c 	sub.w	r1, r1, ip
 8000ece:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed2:	fa1f fe8c 	uxth.w	lr, ip
 8000ed6:	2601      	movs	r6, #1
 8000ed8:	0c20      	lsrs	r0, r4, #16
 8000eda:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ede:	fb07 1113 	mls	r1, r7, r3, r1
 8000ee2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ee6:	fb0e f003 	mul.w	r0, lr, r3
 8000eea:	4288      	cmp	r0, r1
 8000eec:	d908      	bls.n	8000f00 <__udivmoddi4+0x12c>
 8000eee:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ef6:	d202      	bcs.n	8000efe <__udivmoddi4+0x12a>
 8000ef8:	4288      	cmp	r0, r1
 8000efa:	f200 80cb 	bhi.w	8001094 <__udivmoddi4+0x2c0>
 8000efe:	4643      	mov	r3, r8
 8000f00:	1a09      	subs	r1, r1, r0
 8000f02:	b2a4      	uxth	r4, r4
 8000f04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f08:	fb07 1110 	mls	r1, r7, r0, r1
 8000f0c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f10:	fb0e fe00 	mul.w	lr, lr, r0
 8000f14:	45a6      	cmp	lr, r4
 8000f16:	d908      	bls.n	8000f2a <__udivmoddi4+0x156>
 8000f18:	eb1c 0404 	adds.w	r4, ip, r4
 8000f1c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f20:	d202      	bcs.n	8000f28 <__udivmoddi4+0x154>
 8000f22:	45a6      	cmp	lr, r4
 8000f24:	f200 80bb 	bhi.w	800109e <__udivmoddi4+0x2ca>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	eba4 040e 	sub.w	r4, r4, lr
 8000f2e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f32:	e79c      	b.n	8000e6e <__udivmoddi4+0x9a>
 8000f34:	f1c6 0720 	rsb	r7, r6, #32
 8000f38:	40b3      	lsls	r3, r6
 8000f3a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f3e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f42:	fa20 f407 	lsr.w	r4, r0, r7
 8000f46:	fa01 f306 	lsl.w	r3, r1, r6
 8000f4a:	431c      	orrs	r4, r3
 8000f4c:	40f9      	lsrs	r1, r7
 8000f4e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f52:	fa00 f306 	lsl.w	r3, r0, r6
 8000f56:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f5a:	0c20      	lsrs	r0, r4, #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fb09 1118 	mls	r1, r9, r8, r1
 8000f64:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f68:	fb08 f00e 	mul.w	r0, r8, lr
 8000f6c:	4288      	cmp	r0, r1
 8000f6e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f72:	d90b      	bls.n	8000f8c <__udivmoddi4+0x1b8>
 8000f74:	eb1c 0101 	adds.w	r1, ip, r1
 8000f78:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f7c:	f080 8088 	bcs.w	8001090 <__udivmoddi4+0x2bc>
 8000f80:	4288      	cmp	r0, r1
 8000f82:	f240 8085 	bls.w	8001090 <__udivmoddi4+0x2bc>
 8000f86:	f1a8 0802 	sub.w	r8, r8, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1a09      	subs	r1, r1, r0
 8000f8e:	b2a4      	uxth	r4, r4
 8000f90:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f94:	fb09 1110 	mls	r1, r9, r0, r1
 8000f98:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f9c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fa0:	458e      	cmp	lr, r1
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x1e2>
 8000fa4:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fac:	d26c      	bcs.n	8001088 <__udivmoddi4+0x2b4>
 8000fae:	458e      	cmp	lr, r1
 8000fb0:	d96a      	bls.n	8001088 <__udivmoddi4+0x2b4>
 8000fb2:	3802      	subs	r0, #2
 8000fb4:	4461      	add	r1, ip
 8000fb6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fba:	fba0 9402 	umull	r9, r4, r0, r2
 8000fbe:	eba1 010e 	sub.w	r1, r1, lr
 8000fc2:	42a1      	cmp	r1, r4
 8000fc4:	46c8      	mov	r8, r9
 8000fc6:	46a6      	mov	lr, r4
 8000fc8:	d356      	bcc.n	8001078 <__udivmoddi4+0x2a4>
 8000fca:	d053      	beq.n	8001074 <__udivmoddi4+0x2a0>
 8000fcc:	b15d      	cbz	r5, 8000fe6 <__udivmoddi4+0x212>
 8000fce:	ebb3 0208 	subs.w	r2, r3, r8
 8000fd2:	eb61 010e 	sbc.w	r1, r1, lr
 8000fd6:	fa01 f707 	lsl.w	r7, r1, r7
 8000fda:	fa22 f306 	lsr.w	r3, r2, r6
 8000fde:	40f1      	lsrs	r1, r6
 8000fe0:	431f      	orrs	r7, r3
 8000fe2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fe6:	2600      	movs	r6, #0
 8000fe8:	4631      	mov	r1, r6
 8000fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fee:	f1c2 0320 	rsb	r3, r2, #32
 8000ff2:	40d8      	lsrs	r0, r3
 8000ff4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ff8:	fa21 f303 	lsr.w	r3, r1, r3
 8000ffc:	4091      	lsls	r1, r2
 8000ffe:	4301      	orrs	r1, r0
 8001000:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001004:	fa1f fe8c 	uxth.w	lr, ip
 8001008:	fbb3 f0f7 	udiv	r0, r3, r7
 800100c:	fb07 3610 	mls	r6, r7, r0, r3
 8001010:	0c0b      	lsrs	r3, r1, #16
 8001012:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001016:	fb00 f60e 	mul.w	r6, r0, lr
 800101a:	429e      	cmp	r6, r3
 800101c:	fa04 f402 	lsl.w	r4, r4, r2
 8001020:	d908      	bls.n	8001034 <__udivmoddi4+0x260>
 8001022:	eb1c 0303 	adds.w	r3, ip, r3
 8001026:	f100 38ff 	add.w	r8, r0, #4294967295
 800102a:	d22f      	bcs.n	800108c <__udivmoddi4+0x2b8>
 800102c:	429e      	cmp	r6, r3
 800102e:	d92d      	bls.n	800108c <__udivmoddi4+0x2b8>
 8001030:	3802      	subs	r0, #2
 8001032:	4463      	add	r3, ip
 8001034:	1b9b      	subs	r3, r3, r6
 8001036:	b289      	uxth	r1, r1
 8001038:	fbb3 f6f7 	udiv	r6, r3, r7
 800103c:	fb07 3316 	mls	r3, r7, r6, r3
 8001040:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001044:	fb06 f30e 	mul.w	r3, r6, lr
 8001048:	428b      	cmp	r3, r1
 800104a:	d908      	bls.n	800105e <__udivmoddi4+0x28a>
 800104c:	eb1c 0101 	adds.w	r1, ip, r1
 8001050:	f106 38ff 	add.w	r8, r6, #4294967295
 8001054:	d216      	bcs.n	8001084 <__udivmoddi4+0x2b0>
 8001056:	428b      	cmp	r3, r1
 8001058:	d914      	bls.n	8001084 <__udivmoddi4+0x2b0>
 800105a:	3e02      	subs	r6, #2
 800105c:	4461      	add	r1, ip
 800105e:	1ac9      	subs	r1, r1, r3
 8001060:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001064:	e738      	b.n	8000ed8 <__udivmoddi4+0x104>
 8001066:	462e      	mov	r6, r5
 8001068:	4628      	mov	r0, r5
 800106a:	e705      	b.n	8000e78 <__udivmoddi4+0xa4>
 800106c:	4606      	mov	r6, r0
 800106e:	e6e3      	b.n	8000e38 <__udivmoddi4+0x64>
 8001070:	4618      	mov	r0, r3
 8001072:	e6f8      	b.n	8000e66 <__udivmoddi4+0x92>
 8001074:	454b      	cmp	r3, r9
 8001076:	d2a9      	bcs.n	8000fcc <__udivmoddi4+0x1f8>
 8001078:	ebb9 0802 	subs.w	r8, r9, r2
 800107c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001080:	3801      	subs	r0, #1
 8001082:	e7a3      	b.n	8000fcc <__udivmoddi4+0x1f8>
 8001084:	4646      	mov	r6, r8
 8001086:	e7ea      	b.n	800105e <__udivmoddi4+0x28a>
 8001088:	4620      	mov	r0, r4
 800108a:	e794      	b.n	8000fb6 <__udivmoddi4+0x1e2>
 800108c:	4640      	mov	r0, r8
 800108e:	e7d1      	b.n	8001034 <__udivmoddi4+0x260>
 8001090:	46d0      	mov	r8, sl
 8001092:	e77b      	b.n	8000f8c <__udivmoddi4+0x1b8>
 8001094:	3b02      	subs	r3, #2
 8001096:	4461      	add	r1, ip
 8001098:	e732      	b.n	8000f00 <__udivmoddi4+0x12c>
 800109a:	4630      	mov	r0, r6
 800109c:	e709      	b.n	8000eb2 <__udivmoddi4+0xde>
 800109e:	4464      	add	r4, ip
 80010a0:	3802      	subs	r0, #2
 80010a2:	e742      	b.n	8000f2a <__udivmoddi4+0x156>

080010a4 <__aeabi_idiv0>:
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <TrimRead>:



// Read the Trimming parameters saved in the NVM ROM of the device
void TrimRead(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08c      	sub	sp, #48	; 0x30
 80010ac:	af04      	add	r7, sp, #16
	uint8_t trimdata[32];
	// Read NVM from 0x88 to 0xA1
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0x88, 1, trimdata, 25, HAL_MAX_DELAY);
 80010ae:	f04f 33ff 	mov.w	r3, #4294967295
 80010b2:	9302      	str	r3, [sp, #8]
 80010b4:	2319      	movs	r3, #25
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	463b      	mov	r3, r7
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	2301      	movs	r3, #1
 80010be:	2288      	movs	r2, #136	; 0x88
 80010c0:	21ec      	movs	r1, #236	; 0xec
 80010c2:	4857      	ldr	r0, [pc, #348]	; (8001220 <TrimRead+0x178>)
 80010c4:	f002 fd60 	bl	8003b88 <HAL_I2C_Mem_Read>

	// Read NVM from 0xE1 to 0xE7
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0xE1, 1, (uint8_t *)trimdata+25, 7, HAL_MAX_DELAY);
 80010c8:	463b      	mov	r3, r7
 80010ca:	3319      	adds	r3, #25
 80010cc:	f04f 32ff 	mov.w	r2, #4294967295
 80010d0:	9202      	str	r2, [sp, #8]
 80010d2:	2207      	movs	r2, #7
 80010d4:	9201      	str	r2, [sp, #4]
 80010d6:	9300      	str	r3, [sp, #0]
 80010d8:	2301      	movs	r3, #1
 80010da:	22e1      	movs	r2, #225	; 0xe1
 80010dc:	21ec      	movs	r1, #236	; 0xec
 80010de:	4850      	ldr	r0, [pc, #320]	; (8001220 <TrimRead+0x178>)
 80010e0:	f002 fd52 	bl	8003b88 <HAL_I2C_Mem_Read>

	// Arrange the data as per the datasheet (page no. 24)
	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 80010e4:	787b      	ldrb	r3, [r7, #1]
 80010e6:	021b      	lsls	r3, r3, #8
 80010e8:	b21a      	sxth	r2, r3
 80010ea:	783b      	ldrb	r3, [r7, #0]
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	4b4b      	ldr	r3, [pc, #300]	; (8001224 <TrimRead+0x17c>)
 80010f6:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 80010f8:	78fb      	ldrb	r3, [r7, #3]
 80010fa:	021b      	lsls	r3, r3, #8
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	78bb      	ldrb	r3, [r7, #2]
 8001100:	b21b      	sxth	r3, r3
 8001102:	4313      	orrs	r3, r2
 8001104:	b21a      	sxth	r2, r3
 8001106:	4b48      	ldr	r3, [pc, #288]	; (8001228 <TrimRead+0x180>)
 8001108:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 800110a:	797b      	ldrb	r3, [r7, #5]
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	b21a      	sxth	r2, r3
 8001110:	793b      	ldrb	r3, [r7, #4]
 8001112:	b21b      	sxth	r3, r3
 8001114:	4313      	orrs	r3, r2
 8001116:	b21a      	sxth	r2, r3
 8001118:	4b44      	ldr	r3, [pc, #272]	; (800122c <TrimRead+0x184>)
 800111a:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[5];
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	021b      	lsls	r3, r3, #8
 8001120:	b21a      	sxth	r2, r3
 8001122:	797b      	ldrb	r3, [r7, #5]
 8001124:	b21b      	sxth	r3, r3
 8001126:	4313      	orrs	r3, r2
 8001128:	b21b      	sxth	r3, r3
 800112a:	b29a      	uxth	r2, r3
 800112c:	4b40      	ldr	r3, [pc, #256]	; (8001230 <TrimRead+0x188>)
 800112e:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[6];
 8001130:	7a7b      	ldrb	r3, [r7, #9]
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	b21a      	sxth	r2, r3
 8001136:	79bb      	ldrb	r3, [r7, #6]
 8001138:	b21b      	sxth	r3, r3
 800113a:	4313      	orrs	r3, r2
 800113c:	b21a      	sxth	r2, r3
 800113e:	4b3d      	ldr	r3, [pc, #244]	; (8001234 <TrimRead+0x18c>)
 8001140:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 8001142:	7afb      	ldrb	r3, [r7, #11]
 8001144:	021b      	lsls	r3, r3, #8
 8001146:	b21a      	sxth	r2, r3
 8001148:	7abb      	ldrb	r3, [r7, #10]
 800114a:	b21b      	sxth	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	b21a      	sxth	r2, r3
 8001150:	4b39      	ldr	r3, [pc, #228]	; (8001238 <TrimRead+0x190>)
 8001152:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 8001154:	7b7b      	ldrb	r3, [r7, #13]
 8001156:	021b      	lsls	r3, r3, #8
 8001158:	b21a      	sxth	r2, r3
 800115a:	7b3b      	ldrb	r3, [r7, #12]
 800115c:	b21b      	sxth	r3, r3
 800115e:	4313      	orrs	r3, r2
 8001160:	b21a      	sxth	r2, r3
 8001162:	4b36      	ldr	r3, [pc, #216]	; (800123c <TrimRead+0x194>)
 8001164:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	021b      	lsls	r3, r3, #8
 800116a:	b21a      	sxth	r2, r3
 800116c:	7bbb      	ldrb	r3, [r7, #14]
 800116e:	b21b      	sxth	r3, r3
 8001170:	4313      	orrs	r3, r2
 8001172:	b21a      	sxth	r2, r3
 8001174:	4b32      	ldr	r3, [pc, #200]	; (8001240 <TrimRead+0x198>)
 8001176:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 8001178:	7c7b      	ldrb	r3, [r7, #17]
 800117a:	021b      	lsls	r3, r3, #8
 800117c:	b21a      	sxth	r2, r3
 800117e:	7c3b      	ldrb	r3, [r7, #16]
 8001180:	b21b      	sxth	r3, r3
 8001182:	4313      	orrs	r3, r2
 8001184:	b21a      	sxth	r2, r3
 8001186:	4b2f      	ldr	r3, [pc, #188]	; (8001244 <TrimRead+0x19c>)
 8001188:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 800118a:	7cfb      	ldrb	r3, [r7, #19]
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	7cbb      	ldrb	r3, [r7, #18]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21a      	sxth	r2, r3
 8001198:	4b2b      	ldr	r3, [pc, #172]	; (8001248 <TrimRead+0x1a0>)
 800119a:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 800119c:	7d7b      	ldrb	r3, [r7, #21]
 800119e:	021b      	lsls	r3, r3, #8
 80011a0:	b21a      	sxth	r2, r3
 80011a2:	7d3b      	ldrb	r3, [r7, #20]
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	4313      	orrs	r3, r2
 80011a8:	b21a      	sxth	r2, r3
 80011aa:	4b28      	ldr	r3, [pc, #160]	; (800124c <TrimRead+0x1a4>)
 80011ac:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 80011ae:	7dfb      	ldrb	r3, [r7, #23]
 80011b0:	021b      	lsls	r3, r3, #8
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	7dbb      	ldrb	r3, [r7, #22]
 80011b6:	b21b      	sxth	r3, r3
 80011b8:	4313      	orrs	r3, r2
 80011ba:	b21a      	sxth	r2, r3
 80011bc:	4b24      	ldr	r3, [pc, #144]	; (8001250 <TrimRead+0x1a8>)
 80011be:	801a      	strh	r2, [r3, #0]
	dig_H1 = trimdata[24];
 80011c0:	7e3b      	ldrb	r3, [r7, #24]
 80011c2:	b29a      	uxth	r2, r3
 80011c4:	4b23      	ldr	r3, [pc, #140]	; (8001254 <TrimRead+0x1ac>)
 80011c6:	801a      	strh	r2, [r3, #0]
	dig_H2 = (trimdata[26]<<8) | trimdata[25];
 80011c8:	7ebb      	ldrb	r3, [r7, #26]
 80011ca:	021b      	lsls	r3, r3, #8
 80011cc:	b21a      	sxth	r2, r3
 80011ce:	7e7b      	ldrb	r3, [r7, #25]
 80011d0:	b21b      	sxth	r3, r3
 80011d2:	4313      	orrs	r3, r2
 80011d4:	b21a      	sxth	r2, r3
 80011d6:	4b20      	ldr	r3, [pc, #128]	; (8001258 <TrimRead+0x1b0>)
 80011d8:	801a      	strh	r2, [r3, #0]
	dig_H3 = (trimdata[27]);
 80011da:	7efb      	ldrb	r3, [r7, #27]
 80011dc:	b29a      	uxth	r2, r3
 80011de:	4b1f      	ldr	r3, [pc, #124]	; (800125c <TrimRead+0x1b4>)
 80011e0:	801a      	strh	r2, [r3, #0]
	dig_H4 = (trimdata[28]<<4) | (trimdata[29] & 0x0f);
 80011e2:	7f3b      	ldrb	r3, [r7, #28]
 80011e4:	011b      	lsls	r3, r3, #4
 80011e6:	b21a      	sxth	r2, r3
 80011e8:	7f7b      	ldrb	r3, [r7, #29]
 80011ea:	b21b      	sxth	r3, r3
 80011ec:	f003 030f 	and.w	r3, r3, #15
 80011f0:	b21b      	sxth	r3, r3
 80011f2:	4313      	orrs	r3, r2
 80011f4:	b21a      	sxth	r2, r3
 80011f6:	4b1a      	ldr	r3, [pc, #104]	; (8001260 <TrimRead+0x1b8>)
 80011f8:	801a      	strh	r2, [r3, #0]
	dig_H5 = (trimdata[30]<<4) | (trimdata[29]>>4);
 80011fa:	7fbb      	ldrb	r3, [r7, #30]
 80011fc:	011b      	lsls	r3, r3, #4
 80011fe:	b21a      	sxth	r2, r3
 8001200:	7f7b      	ldrb	r3, [r7, #29]
 8001202:	091b      	lsrs	r3, r3, #4
 8001204:	b2db      	uxtb	r3, r3
 8001206:	b21b      	sxth	r3, r3
 8001208:	4313      	orrs	r3, r2
 800120a:	b21a      	sxth	r2, r3
 800120c:	4b15      	ldr	r3, [pc, #84]	; (8001264 <TrimRead+0x1bc>)
 800120e:	801a      	strh	r2, [r3, #0]
	dig_H6 = (trimdata[31]);
 8001210:	7ffb      	ldrb	r3, [r7, #31]
 8001212:	b21a      	sxth	r2, r3
 8001214:	4b14      	ldr	r3, [pc, #80]	; (8001268 <TrimRead+0x1c0>)
 8001216:	801a      	strh	r2, [r3, #0]
}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	2000029c 	.word	0x2000029c
 8001224:	2000022c 	.word	0x2000022c
 8001228:	20000234 	.word	0x20000234
 800122c:	20000236 	.word	0x20000236
 8001230:	2000022e 	.word	0x2000022e
 8001234:	20000238 	.word	0x20000238
 8001238:	2000023a 	.word	0x2000023a
 800123c:	2000023c 	.word	0x2000023c
 8001240:	2000023e 	.word	0x2000023e
 8001244:	20000240 	.word	0x20000240
 8001248:	20000242 	.word	0x20000242
 800124c:	20000244 	.word	0x20000244
 8001250:	20000246 	.word	0x20000246
 8001254:	20000230 	.word	0x20000230
 8001258:	20000248 	.word	0x20000248
 800125c:	20000232 	.word	0x20000232
 8001260:	2000024a 	.word	0x2000024a
 8001264:	2000024c 	.word	0x2000024c
 8001268:	2000024e 	.word	0x2000024e

0800126c <BME280_Config>:
 *         IIR is used to avoid the short term fluctuations
 *         Check datasheet page no 18 and page no 30
 */

int BME280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t osrs_h, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 800126c:	b590      	push	{r4, r7, lr}
 800126e:	b089      	sub	sp, #36	; 0x24
 8001270:	af04      	add	r7, sp, #16
 8001272:	4604      	mov	r4, r0
 8001274:	4608      	mov	r0, r1
 8001276:	4611      	mov	r1, r2
 8001278:	461a      	mov	r2, r3
 800127a:	4623      	mov	r3, r4
 800127c:	71fb      	strb	r3, [r7, #7]
 800127e:	4603      	mov	r3, r0
 8001280:	71bb      	strb	r3, [r7, #6]
 8001282:	460b      	mov	r3, r1
 8001284:	717b      	strb	r3, [r7, #5]
 8001286:	4613      	mov	r3, r2
 8001288:	713b      	strb	r3, [r7, #4]
	// Read the Trimming parameters
	TrimRead();
 800128a:	f7ff ff0d 	bl	80010a8 <TrimRead>


	uint8_t datatowrite = 0;
 800128e:	2300      	movs	r3, #0
 8001290:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	73bb      	strb	r3, [r7, #14]

	// Reset the device
	datatowrite = 0xB6;  // reset sequence
 8001296:	23b6      	movs	r3, #182	; 0xb6
 8001298:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, RESET_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 800129a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800129e:	9302      	str	r3, [sp, #8]
 80012a0:	2301      	movs	r3, #1
 80012a2:	9301      	str	r3, [sp, #4]
 80012a4:	f107 030f 	add.w	r3, r7, #15
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	2301      	movs	r3, #1
 80012ac:	22e0      	movs	r2, #224	; 0xe0
 80012ae:	21ec      	movs	r1, #236	; 0xec
 80012b0:	4858      	ldr	r0, [pc, #352]	; (8001414 <BME280_Config+0x1a8>)
 80012b2:	f002 fb6f 	bl	8003994 <HAL_I2C_Mem_Write>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d002      	beq.n	80012c2 <BME280_Config+0x56>
	{
		return -1;
 80012bc:	f04f 33ff 	mov.w	r3, #4294967295
 80012c0:	e0a3      	b.n	800140a <BME280_Config+0x19e>
	}

	HAL_Delay (100);
 80012c2:	2064      	movs	r0, #100	; 0x64
 80012c4:	f001 fab4 	bl	8002830 <HAL_Delay>


	// write the humidity oversampling to 0xF2
	datatowrite = osrs_h;
 80012c8:	797b      	ldrb	r3, [r7, #5]
 80012ca:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_HUM_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80012cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d0:	9302      	str	r3, [sp, #8]
 80012d2:	2301      	movs	r3, #1
 80012d4:	9301      	str	r3, [sp, #4]
 80012d6:	f107 030f 	add.w	r3, r7, #15
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	2301      	movs	r3, #1
 80012de:	22f2      	movs	r2, #242	; 0xf2
 80012e0:	21ec      	movs	r1, #236	; 0xec
 80012e2:	484c      	ldr	r0, [pc, #304]	; (8001414 <BME280_Config+0x1a8>)
 80012e4:	f002 fb56 	bl	8003994 <HAL_I2C_Mem_Write>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d002      	beq.n	80012f4 <BME280_Config+0x88>
	{
		return -1;
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295
 80012f2:	e08a      	b.n	800140a <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 80012f4:	2064      	movs	r0, #100	; 0x64
 80012f6:	f001 fa9b 	bl	8002830 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_HUM_REG, 1, &datacheck, 1, 1000);
 80012fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012fe:	9302      	str	r3, [sp, #8]
 8001300:	2301      	movs	r3, #1
 8001302:	9301      	str	r3, [sp, #4]
 8001304:	f107 030e 	add.w	r3, r7, #14
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	2301      	movs	r3, #1
 800130c:	22f2      	movs	r2, #242	; 0xf2
 800130e:	21ec      	movs	r1, #236	; 0xec
 8001310:	4840      	ldr	r0, [pc, #256]	; (8001414 <BME280_Config+0x1a8>)
 8001312:	f002 fc39 	bl	8003b88 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001316:	7bba      	ldrb	r2, [r7, #14]
 8001318:	7bfb      	ldrb	r3, [r7, #15]
 800131a:	429a      	cmp	r2, r3
 800131c:	d002      	beq.n	8001324 <BME280_Config+0xb8>
	{
		return -1;
 800131e:	f04f 33ff 	mov.w	r3, #4294967295
 8001322:	e072      	b.n	800140a <BME280_Config+0x19e>
	}


	// write the standby time and IIR filter coeff to 0xF5
	datatowrite = (t_sb <<5) |(filter << 2);
 8001324:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001328:	015b      	lsls	r3, r3, #5
 800132a:	b25a      	sxtb	r2, r3
 800132c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	b25b      	sxtb	r3, r3
 8001334:	4313      	orrs	r3, r2
 8001336:	b25b      	sxtb	r3, r3
 8001338:	b2db      	uxtb	r3, r3
 800133a:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 800133c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001340:	9302      	str	r3, [sp, #8]
 8001342:	2301      	movs	r3, #1
 8001344:	9301      	str	r3, [sp, #4]
 8001346:	f107 030f 	add.w	r3, r7, #15
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	2301      	movs	r3, #1
 800134e:	22f5      	movs	r2, #245	; 0xf5
 8001350:	21ec      	movs	r1, #236	; 0xec
 8001352:	4830      	ldr	r0, [pc, #192]	; (8001414 <BME280_Config+0x1a8>)
 8001354:	f002 fb1e 	bl	8003994 <HAL_I2C_Mem_Write>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d002      	beq.n	8001364 <BME280_Config+0xf8>
	{
		return -1;
 800135e:	f04f 33ff 	mov.w	r3, #4294967295
 8001362:	e052      	b.n	800140a <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 8001364:	2064      	movs	r0, #100	; 0x64
 8001366:	f001 fa63 	bl	8002830 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datacheck, 1, 1000);
 800136a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800136e:	9302      	str	r3, [sp, #8]
 8001370:	2301      	movs	r3, #1
 8001372:	9301      	str	r3, [sp, #4]
 8001374:	f107 030e 	add.w	r3, r7, #14
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	2301      	movs	r3, #1
 800137c:	22f5      	movs	r2, #245	; 0xf5
 800137e:	21ec      	movs	r1, #236	; 0xec
 8001380:	4824      	ldr	r0, [pc, #144]	; (8001414 <BME280_Config+0x1a8>)
 8001382:	f002 fc01 	bl	8003b88 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001386:	7bba      	ldrb	r2, [r7, #14]
 8001388:	7bfb      	ldrb	r3, [r7, #15]
 800138a:	429a      	cmp	r2, r3
 800138c:	d002      	beq.n	8001394 <BME280_Config+0x128>
	{
		return -1;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
 8001392:	e03a      	b.n	800140a <BME280_Config+0x19e>
	}


	// write the pressure and temp oversampling along with mode to 0xF4
	datatowrite = (osrs_t <<5) |(osrs_p << 2) | mode;
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	015b      	lsls	r3, r3, #5
 8001398:	b25a      	sxtb	r2, r3
 800139a:	79bb      	ldrb	r3, [r7, #6]
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	b25b      	sxtb	r3, r3
 80013a0:	4313      	orrs	r3, r2
 80013a2:	b25a      	sxtb	r2, r3
 80013a4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	b25b      	sxtb	r3, r3
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80013b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013b4:	9302      	str	r3, [sp, #8]
 80013b6:	2301      	movs	r3, #1
 80013b8:	9301      	str	r3, [sp, #4]
 80013ba:	f107 030f 	add.w	r3, r7, #15
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2301      	movs	r3, #1
 80013c2:	22f4      	movs	r2, #244	; 0xf4
 80013c4:	21ec      	movs	r1, #236	; 0xec
 80013c6:	4813      	ldr	r0, [pc, #76]	; (8001414 <BME280_Config+0x1a8>)
 80013c8:	f002 fae4 	bl	8003994 <HAL_I2C_Mem_Write>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d002      	beq.n	80013d8 <BME280_Config+0x16c>
	{
		return -1;
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295
 80013d6:	e018      	b.n	800140a <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 80013d8:	2064      	movs	r0, #100	; 0x64
 80013da:	f001 fa29 	bl	8002830 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datacheck, 1, 1000);
 80013de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013e2:	9302      	str	r3, [sp, #8]
 80013e4:	2301      	movs	r3, #1
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	f107 030e 	add.w	r3, r7, #14
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	2301      	movs	r3, #1
 80013f0:	22f4      	movs	r2, #244	; 0xf4
 80013f2:	21ec      	movs	r1, #236	; 0xec
 80013f4:	4807      	ldr	r0, [pc, #28]	; (8001414 <BME280_Config+0x1a8>)
 80013f6:	f002 fbc7 	bl	8003b88 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 80013fa:	7bba      	ldrb	r2, [r7, #14]
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d002      	beq.n	8001408 <BME280_Config+0x19c>
	{
		return -1;
 8001402:	f04f 33ff 	mov.w	r3, #4294967295
 8001406:	e000      	b.n	800140a <BME280_Config+0x19e>
	}

	return 0;
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	bd90      	pop	{r4, r7, pc}
 8001412:	bf00      	nop
 8001414:	2000029c 	.word	0x2000029c

08001418 <BMEReadRaw>:


int BMEReadRaw(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af04      	add	r7, sp, #16
	uint8_t RawData[8];

	// Check the chip ID before reading
	HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, ID_REG, 1, &chipID, 1, 1000);
 800141e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001422:	9302      	str	r3, [sp, #8]
 8001424:	2301      	movs	r3, #1
 8001426:	9301      	str	r3, [sp, #4]
 8001428:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <BMEReadRaw+0x8c>)
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	2301      	movs	r3, #1
 800142e:	22d0      	movs	r2, #208	; 0xd0
 8001430:	21ec      	movs	r1, #236	; 0xec
 8001432:	481d      	ldr	r0, [pc, #116]	; (80014a8 <BMEReadRaw+0x90>)
 8001434:	f002 fba8 	bl	8003b88 <HAL_I2C_Mem_Read>

	if (chipID == 0x60)
 8001438:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <BMEReadRaw+0x8c>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b60      	cmp	r3, #96	; 0x60
 800143e:	d12a      	bne.n	8001496 <BMEReadRaw+0x7e>
	{
		// Read the Registers 0xF7 to 0xFE
		HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, PRESS_MSB_REG, 1, RawData, 8, HAL_MAX_DELAY);
 8001440:	f04f 33ff 	mov.w	r3, #4294967295
 8001444:	9302      	str	r3, [sp, #8]
 8001446:	2308      	movs	r3, #8
 8001448:	9301      	str	r3, [sp, #4]
 800144a:	463b      	mov	r3, r7
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	2301      	movs	r3, #1
 8001450:	22f7      	movs	r2, #247	; 0xf7
 8001452:	21ec      	movs	r1, #236	; 0xec
 8001454:	4814      	ldr	r0, [pc, #80]	; (80014a8 <BMEReadRaw+0x90>)
 8001456:	f002 fb97 	bl	8003b88 <HAL_I2C_Mem_Read>

		/* Calculate the Raw data for the parameters
		 * Here the Pressure and Temperature are in 20 bit format and humidity in 16 bit format
		 */
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 800145a:	783b      	ldrb	r3, [r7, #0]
 800145c:	031a      	lsls	r2, r3, #12
 800145e:	787b      	ldrb	r3, [r7, #1]
 8001460:	011b      	lsls	r3, r3, #4
 8001462:	4313      	orrs	r3, r2
 8001464:	78ba      	ldrb	r2, [r7, #2]
 8001466:	0912      	lsrs	r2, r2, #4
 8001468:	b2d2      	uxtb	r2, r2
 800146a:	4313      	orrs	r3, r2
 800146c:	4a0f      	ldr	r2, [pc, #60]	; (80014ac <BMEReadRaw+0x94>)
 800146e:	6013      	str	r3, [r2, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 8001470:	78fb      	ldrb	r3, [r7, #3]
 8001472:	031a      	lsls	r2, r3, #12
 8001474:	793b      	ldrb	r3, [r7, #4]
 8001476:	011b      	lsls	r3, r3, #4
 8001478:	4313      	orrs	r3, r2
 800147a:	797a      	ldrb	r2, [r7, #5]
 800147c:	0912      	lsrs	r2, r2, #4
 800147e:	b2d2      	uxtb	r2, r2
 8001480:	4313      	orrs	r3, r2
 8001482:	4a0b      	ldr	r2, [pc, #44]	; (80014b0 <BMEReadRaw+0x98>)
 8001484:	6013      	str	r3, [r2, #0]
		hRaw = (RawData[6]<<8)|(RawData[7]);
 8001486:	79bb      	ldrb	r3, [r7, #6]
 8001488:	021b      	lsls	r3, r3, #8
 800148a:	79fa      	ldrb	r2, [r7, #7]
 800148c:	4313      	orrs	r3, r2
 800148e:	4a09      	ldr	r2, [pc, #36]	; (80014b4 <BMEReadRaw+0x9c>)
 8001490:	6013      	str	r3, [r2, #0]

		return 0;
 8001492:	2300      	movs	r3, #0
 8001494:	e001      	b.n	800149a <BMEReadRaw+0x82>
	}

	else return -1;
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
}
 800149a:	4618      	mov	r0, r3
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	2000021c 	.word	0x2000021c
 80014a8:	2000029c 	.word	0x2000029c
 80014ac:	20000224 	.word	0x20000224
 80014b0:	20000220 	.word	0x20000220
 80014b4:	20000228 	.word	0x20000228

080014b8 <BME280_compensate_T_int32>:
/* Returns temperature in DegC, resolution is 0.01 DegC. Output value of “5123” equals 51.23 DegC.
   t_fine carries fine temperature as global value
*/
int32_t t_fine;
int32_t BME280_compensate_T_int32(int32_t adc_T)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b087      	sub	sp, #28
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	10da      	asrs	r2, r3, #3
 80014c4:	4b19      	ldr	r3, [pc, #100]	; (800152c <BME280_compensate_T_int32+0x74>)
 80014c6:	881b      	ldrh	r3, [r3, #0]
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	4a18      	ldr	r2, [pc, #96]	; (8001530 <BME280_compensate_T_int32+0x78>)
 80014ce:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014d2:	fb02 f303 	mul.w	r3, r2, r3
 80014d6:	12db      	asrs	r3, r3, #11
 80014d8:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))>> 12) *((int32_t)dig_T3)) >> 14;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	111b      	asrs	r3, r3, #4
 80014de:	4a13      	ldr	r2, [pc, #76]	; (800152c <BME280_compensate_T_int32+0x74>)
 80014e0:	8812      	ldrh	r2, [r2, #0]
 80014e2:	1a9b      	subs	r3, r3, r2
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	1112      	asrs	r2, r2, #4
 80014e8:	4910      	ldr	r1, [pc, #64]	; (800152c <BME280_compensate_T_int32+0x74>)
 80014ea:	8809      	ldrh	r1, [r1, #0]
 80014ec:	1a52      	subs	r2, r2, r1
 80014ee:	fb02 f303 	mul.w	r3, r2, r3
 80014f2:	131b      	asrs	r3, r3, #12
 80014f4:	4a0f      	ldr	r2, [pc, #60]	; (8001534 <BME280_compensate_T_int32+0x7c>)
 80014f6:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014fa:	fb02 f303 	mul.w	r3, r2, r3
 80014fe:	139b      	asrs	r3, r3, #14
 8001500:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8001502:	697a      	ldr	r2, [r7, #20]
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	4413      	add	r3, r2
 8001508:	4a0b      	ldr	r2, [pc, #44]	; (8001538 <BME280_compensate_T_int32+0x80>)
 800150a:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 800150c:	4b0a      	ldr	r3, [pc, #40]	; (8001538 <BME280_compensate_T_int32+0x80>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4613      	mov	r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	3380      	adds	r3, #128	; 0x80
 8001518:	121b      	asrs	r3, r3, #8
 800151a:	60fb      	str	r3, [r7, #12]
	return T;
 800151c:	68fb      	ldr	r3, [r7, #12]
}
 800151e:	4618      	mov	r0, r3
 8001520:	371c      	adds	r7, #28
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	2000022c 	.word	0x2000022c
 8001530:	20000234 	.word	0x20000234
 8001534:	20000236 	.word	0x20000236
 8001538:	20000250 	.word	0x20000250

0800153c <BME280_compensate_P_int64>:
#if SUPPORT_64BIT
/* Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
   Output value of “24674867” represents 24674867/256 = 96386.2 Pa = 963.862 hPa
*/
uint32_t BME280_compensate_P_int64(int32_t adc_P)
{
 800153c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001540:	b0ca      	sub	sp, #296	; 0x128
 8001542:	af00      	add	r7, sp, #0
 8001544:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8001548:	4baf      	ldr	r3, [pc, #700]	; (8001808 <BME280_compensate_P_int64+0x2cc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	17da      	asrs	r2, r3, #31
 800154e:	461c      	mov	r4, r3
 8001550:	4615      	mov	r5, r2
 8001552:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 8001556:	f145 3bff 	adc.w	fp, r5, #4294967295
 800155a:	e9c7 ab48 	strd	sl, fp, [r7, #288]	; 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 800155e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001562:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001566:	fb03 f102 	mul.w	r1, r3, r2
 800156a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800156e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001572:	fb02 f303 	mul.w	r3, r2, r3
 8001576:	18ca      	adds	r2, r1, r3
 8001578:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800157c:	fba3 8903 	umull	r8, r9, r3, r3
 8001580:	eb02 0309 	add.w	r3, r2, r9
 8001584:	4699      	mov	r9, r3
 8001586:	4ba1      	ldr	r3, [pc, #644]	; (800180c <BME280_compensate_P_int64+0x2d0>)
 8001588:	f9b3 3000 	ldrsh.w	r3, [r3]
 800158c:	b21b      	sxth	r3, r3
 800158e:	17da      	asrs	r2, r3, #31
 8001590:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001594:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001598:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800159c:	4603      	mov	r3, r0
 800159e:	fb03 f209 	mul.w	r2, r3, r9
 80015a2:	460b      	mov	r3, r1
 80015a4:	fb08 f303 	mul.w	r3, r8, r3
 80015a8:	4413      	add	r3, r2
 80015aa:	4602      	mov	r2, r0
 80015ac:	fba8 1202 	umull	r1, r2, r8, r2
 80015b0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80015b4:	460a      	mov	r2, r1
 80015b6:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 80015ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80015be:	4413      	add	r3, r2
 80015c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80015c4:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 80015c8:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
 80015cc:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 80015d0:	4b8f      	ldr	r3, [pc, #572]	; (8001810 <BME280_compensate_P_int64+0x2d4>)
 80015d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	17da      	asrs	r2, r3, #31
 80015da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80015de:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80015e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80015e6:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 80015ea:	462a      	mov	r2, r5
 80015ec:	fb02 f203 	mul.w	r2, r2, r3
 80015f0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80015f4:	4621      	mov	r1, r4
 80015f6:	fb01 f303 	mul.w	r3, r1, r3
 80015fa:	441a      	add	r2, r3
 80015fc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001600:	4621      	mov	r1, r4
 8001602:	fba3 1301 	umull	r1, r3, r3, r1
 8001606:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800160a:	460b      	mov	r3, r1
 800160c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001610:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001614:	18d3      	adds	r3, r2, r3
 8001616:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800161a:	f04f 0000 	mov.w	r0, #0
 800161e:	f04f 0100 	mov.w	r1, #0
 8001622:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001626:	462b      	mov	r3, r5
 8001628:	0459      	lsls	r1, r3, #17
 800162a:	4623      	mov	r3, r4
 800162c:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001630:	4623      	mov	r3, r4
 8001632:	0458      	lsls	r0, r3, #17
 8001634:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001638:	1814      	adds	r4, r2, r0
 800163a:	643c      	str	r4, [r7, #64]	; 0x40
 800163c:	414b      	adcs	r3, r1
 800163e:	647b      	str	r3, [r7, #68]	; 0x44
 8001640:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001644:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 8001648:	4b72      	ldr	r3, [pc, #456]	; (8001814 <BME280_compensate_P_int64+0x2d8>)
 800164a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164e:	b21b      	sxth	r3, r3
 8001650:	17da      	asrs	r2, r3, #31
 8001652:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001656:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800165a:	f04f 0000 	mov.w	r0, #0
 800165e:	f04f 0100 	mov.w	r1, #0
 8001662:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001666:	00d9      	lsls	r1, r3, #3
 8001668:	2000      	movs	r0, #0
 800166a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 800166e:	1814      	adds	r4, r2, r0
 8001670:	63bc      	str	r4, [r7, #56]	; 0x38
 8001672:	414b      	adcs	r3, r1
 8001674:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001676:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800167a:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 800167e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001682:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001686:	fb03 f102 	mul.w	r1, r3, r2
 800168a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800168e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001692:	fb02 f303 	mul.w	r3, r2, r3
 8001696:	18ca      	adds	r2, r1, r3
 8001698:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800169c:	fba3 1303 	umull	r1, r3, r3, r3
 80016a0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80016a4:	460b      	mov	r3, r1
 80016a6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80016aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80016ae:	18d3      	adds	r3, r2, r3
 80016b0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80016b4:	4b58      	ldr	r3, [pc, #352]	; (8001818 <BME280_compensate_P_int64+0x2dc>)
 80016b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ba:	b21b      	sxth	r3, r3
 80016bc:	17da      	asrs	r2, r3, #31
 80016be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80016c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80016c6:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 80016ca:	462b      	mov	r3, r5
 80016cc:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80016d0:	4642      	mov	r2, r8
 80016d2:	fb02 f203 	mul.w	r2, r2, r3
 80016d6:	464b      	mov	r3, r9
 80016d8:	4621      	mov	r1, r4
 80016da:	fb01 f303 	mul.w	r3, r1, r3
 80016de:	4413      	add	r3, r2
 80016e0:	4622      	mov	r2, r4
 80016e2:	4641      	mov	r1, r8
 80016e4:	fba2 1201 	umull	r1, r2, r2, r1
 80016e8:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80016ec:	460a      	mov	r2, r1
 80016ee:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 80016f2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80016f6:	4413      	add	r3, r2
 80016f8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80016fc:	f04f 0000 	mov.w	r0, #0
 8001700:	f04f 0100 	mov.w	r1, #0
 8001704:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8001708:	4623      	mov	r3, r4
 800170a:	0a18      	lsrs	r0, r3, #8
 800170c:	462b      	mov	r3, r5
 800170e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001712:	462b      	mov	r3, r5
 8001714:	1219      	asrs	r1, r3, #8
 8001716:	4b41      	ldr	r3, [pc, #260]	; (800181c <BME280_compensate_P_int64+0x2e0>)
 8001718:	f9b3 3000 	ldrsh.w	r3, [r3]
 800171c:	b21b      	sxth	r3, r3
 800171e:	17da      	asrs	r2, r3, #31
 8001720:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001724:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001728:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800172c:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001730:	464a      	mov	r2, r9
 8001732:	fb02 f203 	mul.w	r2, r2, r3
 8001736:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800173a:	4644      	mov	r4, r8
 800173c:	fb04 f303 	mul.w	r3, r4, r3
 8001740:	441a      	add	r2, r3
 8001742:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001746:	4644      	mov	r4, r8
 8001748:	fba3 4304 	umull	r4, r3, r3, r4
 800174c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001750:	4623      	mov	r3, r4
 8001752:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001756:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800175a:	18d3      	adds	r3, r2, r3
 800175c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 800176c:	464c      	mov	r4, r9
 800176e:	0323      	lsls	r3, r4, #12
 8001770:	4644      	mov	r4, r8
 8001772:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001776:	4644      	mov	r4, r8
 8001778:	0322      	lsls	r2, r4, #12
 800177a:	1884      	adds	r4, r0, r2
 800177c:	633c      	str	r4, [r7, #48]	; 0x30
 800177e:	eb41 0303 	adc.w	r3, r1, r3
 8001782:	637b      	str	r3, [r7, #52]	; 0x34
 8001784:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8001788:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 800178c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001790:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8001794:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8001798:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800179c:	4b20      	ldr	r3, [pc, #128]	; (8001820 <BME280_compensate_P_int64+0x2e4>)
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	2200      	movs	r2, #0
 80017a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80017a8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80017ac:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80017b0:	462b      	mov	r3, r5
 80017b2:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80017b6:	4642      	mov	r2, r8
 80017b8:	fb02 f203 	mul.w	r2, r2, r3
 80017bc:	464b      	mov	r3, r9
 80017be:	4621      	mov	r1, r4
 80017c0:	fb01 f303 	mul.w	r3, r1, r3
 80017c4:	4413      	add	r3, r2
 80017c6:	4622      	mov	r2, r4
 80017c8:	4641      	mov	r1, r8
 80017ca:	fba2 1201 	umull	r1, r2, r2, r1
 80017ce:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 80017d2:	460a      	mov	r2, r1
 80017d4:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 80017d8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80017dc:	4413      	add	r3, r2
 80017de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	f04f 0300 	mov.w	r3, #0
 80017ea:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 80017ee:	4629      	mov	r1, r5
 80017f0:	104a      	asrs	r2, r1, #1
 80017f2:	4629      	mov	r1, r5
 80017f4:	17cb      	asrs	r3, r1, #31
 80017f6:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	if (var1 == 0)
 80017fa:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80017fe:	4313      	orrs	r3, r2
 8001800:	d110      	bne.n	8001824 <BME280_compensate_P_int64+0x2e8>
	{
		return 0; // avoid exception caused by division by zero
 8001802:	2300      	movs	r3, #0
 8001804:	e154      	b.n	8001ab0 <BME280_compensate_P_int64+0x574>
 8001806:	bf00      	nop
 8001808:	20000250 	.word	0x20000250
 800180c:	20000240 	.word	0x20000240
 8001810:	2000023e 	.word	0x2000023e
 8001814:	2000023c 	.word	0x2000023c
 8001818:	2000023a 	.word	0x2000023a
 800181c:	20000238 	.word	0x20000238
 8001820:	2000022e 	.word	0x2000022e
	}
	p = 1048576-adc_P;
 8001824:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001828:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800182c:	17da      	asrs	r2, r3, #31
 800182e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001830:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001832:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001836:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p<<31)-var2)*3125)/var1;
 800183a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800183e:	105b      	asrs	r3, r3, #1
 8001840:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001844:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001848:	07db      	lsls	r3, r3, #31
 800184a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800184e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001852:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8001856:	4621      	mov	r1, r4
 8001858:	1a89      	subs	r1, r1, r2
 800185a:	67b9      	str	r1, [r7, #120]	; 0x78
 800185c:	4629      	mov	r1, r5
 800185e:	eb61 0303 	sbc.w	r3, r1, r3
 8001862:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001864:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001868:	4622      	mov	r2, r4
 800186a:	462b      	mov	r3, r5
 800186c:	1891      	adds	r1, r2, r2
 800186e:	6239      	str	r1, [r7, #32]
 8001870:	415b      	adcs	r3, r3
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
 8001874:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001878:	4621      	mov	r1, r4
 800187a:	1851      	adds	r1, r2, r1
 800187c:	61b9      	str	r1, [r7, #24]
 800187e:	4629      	mov	r1, r5
 8001880:	414b      	adcs	r3, r1
 8001882:	61fb      	str	r3, [r7, #28]
 8001884:	f04f 0200 	mov.w	r2, #0
 8001888:	f04f 0300 	mov.w	r3, #0
 800188c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001890:	4649      	mov	r1, r9
 8001892:	018b      	lsls	r3, r1, #6
 8001894:	4641      	mov	r1, r8
 8001896:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800189a:	4641      	mov	r1, r8
 800189c:	018a      	lsls	r2, r1, #6
 800189e:	4641      	mov	r1, r8
 80018a0:	1889      	adds	r1, r1, r2
 80018a2:	6139      	str	r1, [r7, #16]
 80018a4:	4649      	mov	r1, r9
 80018a6:	eb43 0101 	adc.w	r1, r3, r1
 80018aa:	6179      	str	r1, [r7, #20]
 80018ac:	f04f 0200 	mov.w	r2, #0
 80018b0:	f04f 0300 	mov.w	r3, #0
 80018b4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80018b8:	4649      	mov	r1, r9
 80018ba:	008b      	lsls	r3, r1, #2
 80018bc:	4641      	mov	r1, r8
 80018be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018c2:	4641      	mov	r1, r8
 80018c4:	008a      	lsls	r2, r1, #2
 80018c6:	4610      	mov	r0, r2
 80018c8:	4619      	mov	r1, r3
 80018ca:	4603      	mov	r3, r0
 80018cc:	4622      	mov	r2, r4
 80018ce:	189b      	adds	r3, r3, r2
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	460b      	mov	r3, r1
 80018d4:	462a      	mov	r2, r5
 80018d6:	eb42 0303 	adc.w	r3, r2, r3
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	f04f 0300 	mov.w	r3, #0
 80018e4:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80018e8:	4649      	mov	r1, r9
 80018ea:	008b      	lsls	r3, r1, #2
 80018ec:	4641      	mov	r1, r8
 80018ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018f2:	4641      	mov	r1, r8
 80018f4:	008a      	lsls	r2, r1, #2
 80018f6:	4610      	mov	r0, r2
 80018f8:	4619      	mov	r1, r3
 80018fa:	4603      	mov	r3, r0
 80018fc:	4622      	mov	r2, r4
 80018fe:	189b      	adds	r3, r3, r2
 8001900:	673b      	str	r3, [r7, #112]	; 0x70
 8001902:	462b      	mov	r3, r5
 8001904:	460a      	mov	r2, r1
 8001906:	eb42 0303 	adc.w	r3, r2, r3
 800190a:	677b      	str	r3, [r7, #116]	; 0x74
 800190c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001910:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001914:	f7ff f9c0 	bl	8000c98 <__aeabi_ldivmod>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8001920:	4b66      	ldr	r3, [pc, #408]	; (8001abc <BME280_compensate_P_int64+0x580>)
 8001922:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001926:	b21b      	sxth	r3, r3
 8001928:	17da      	asrs	r2, r3, #31
 800192a:	66bb      	str	r3, [r7, #104]	; 0x68
 800192c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800192e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001932:	f04f 0000 	mov.w	r0, #0
 8001936:	f04f 0100 	mov.w	r1, #0
 800193a:	0b50      	lsrs	r0, r2, #13
 800193c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001940:	1359      	asrs	r1, r3, #13
 8001942:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001946:	462b      	mov	r3, r5
 8001948:	fb00 f203 	mul.w	r2, r0, r3
 800194c:	4623      	mov	r3, r4
 800194e:	fb03 f301 	mul.w	r3, r3, r1
 8001952:	4413      	add	r3, r2
 8001954:	4622      	mov	r2, r4
 8001956:	fba2 1200 	umull	r1, r2, r2, r0
 800195a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800195e:	460a      	mov	r2, r1
 8001960:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001964:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001968:	4413      	add	r3, r2
 800196a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800196e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001972:	f04f 0000 	mov.w	r0, #0
 8001976:	f04f 0100 	mov.w	r1, #0
 800197a:	0b50      	lsrs	r0, r2, #13
 800197c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001980:	1359      	asrs	r1, r3, #13
 8001982:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001986:	462b      	mov	r3, r5
 8001988:	fb00 f203 	mul.w	r2, r0, r3
 800198c:	4623      	mov	r3, r4
 800198e:	fb03 f301 	mul.w	r3, r3, r1
 8001992:	4413      	add	r3, r2
 8001994:	4622      	mov	r2, r4
 8001996:	fba2 1200 	umull	r1, r2, r2, r0
 800199a:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800199e:	460a      	mov	r2, r1
 80019a0:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 80019a4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80019a8:	4413      	add	r3, r2
 80019aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	f04f 0300 	mov.w	r3, #0
 80019b6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80019ba:	4621      	mov	r1, r4
 80019bc:	0e4a      	lsrs	r2, r1, #25
 80019be:	4629      	mov	r1, r5
 80019c0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80019c4:	4629      	mov	r1, r5
 80019c6:	164b      	asrs	r3, r1, #25
 80019c8:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 80019cc:	4b3c      	ldr	r3, [pc, #240]	; (8001ac0 <BME280_compensate_P_int64+0x584>)
 80019ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019d2:	b21b      	sxth	r3, r3
 80019d4:	17da      	asrs	r2, r3, #31
 80019d6:	663b      	str	r3, [r7, #96]	; 0x60
 80019d8:	667a      	str	r2, [r7, #100]	; 0x64
 80019da:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80019de:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80019e2:	462a      	mov	r2, r5
 80019e4:	fb02 f203 	mul.w	r2, r2, r3
 80019e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80019ec:	4621      	mov	r1, r4
 80019ee:	fb01 f303 	mul.w	r3, r1, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80019f8:	4621      	mov	r1, r4
 80019fa:	fba2 1201 	umull	r1, r2, r2, r1
 80019fe:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001a02:	460a      	mov	r2, r1
 8001a04:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8001a08:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001a0c:	4413      	add	r3, r2
 8001a0e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001a12:	f04f 0200 	mov.w	r2, #0
 8001a16:	f04f 0300 	mov.w	r3, #0
 8001a1a:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001a1e:	4621      	mov	r1, r4
 8001a20:	0cca      	lsrs	r2, r1, #19
 8001a22:	4629      	mov	r1, r5
 8001a24:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001a28:	4629      	mov	r1, r5
 8001a2a:	14cb      	asrs	r3, r1, #19
 8001a2c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8001a30:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8001a34:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001a38:	1884      	adds	r4, r0, r2
 8001a3a:	65bc      	str	r4, [r7, #88]	; 0x58
 8001a3c:	eb41 0303 	adc.w	r3, r1, r3
 8001a40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a42:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001a46:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	1889      	adds	r1, r1, r2
 8001a4e:	6539      	str	r1, [r7, #80]	; 0x50
 8001a50:	4629      	mov	r1, r5
 8001a52:	eb43 0101 	adc.w	r1, r3, r1
 8001a56:	6579      	str	r1, [r7, #84]	; 0x54
 8001a58:	f04f 0000 	mov.w	r0, #0
 8001a5c:	f04f 0100 	mov.w	r1, #0
 8001a60:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001a64:	4623      	mov	r3, r4
 8001a66:	0a18      	lsrs	r0, r3, #8
 8001a68:	462b      	mov	r3, r5
 8001a6a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001a6e:	462b      	mov	r3, r5
 8001a70:	1219      	asrs	r1, r3, #8
 8001a72:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <BME280_compensate_P_int64+0x588>)
 8001a74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a78:	b21b      	sxth	r3, r3
 8001a7a:	17da      	asrs	r2, r3, #31
 8001a7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a7e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	f04f 0300 	mov.w	r3, #0
 8001a88:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8001a8c:	464c      	mov	r4, r9
 8001a8e:	0123      	lsls	r3, r4, #4
 8001a90:	4644      	mov	r4, r8
 8001a92:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001a96:	4644      	mov	r4, r8
 8001a98:	0122      	lsls	r2, r4, #4
 8001a9a:	1884      	adds	r4, r0, r2
 8001a9c:	603c      	str	r4, [r7, #0]
 8001a9e:	eb41 0303 	adc.w	r3, r1, r3
 8001aa2:	607b      	str	r3, [r7, #4]
 8001aa4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001aa8:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	return (uint32_t)p;
 8001aac:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001abc:	20000246 	.word	0x20000246
 8001ac0:	20000244 	.word	0x20000244
 8001ac4:	20000242 	.word	0x20000242

08001ac8 <bme280_compensate_H_int32>:

/* Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
   Output value of “47445” represents 47445/1024 = 46.333 %RH
*/
uint32_t bme280_compensate_H_int32(int32_t adc_H)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b085      	sub	sp, #20
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
	int32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((int32_t)76800));
 8001ad0:	4b2c      	ldr	r3, [pc, #176]	; (8001b84 <bme280_compensate_H_int32+0xbc>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001ad8:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	039a      	lsls	r2, r3, #14
 8001ade:	4b2a      	ldr	r3, [pc, #168]	; (8001b88 <bme280_compensate_H_int32+0xc0>)
 8001ae0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ae4:	051b      	lsls	r3, r3, #20
 8001ae6:	1ad2      	subs	r2, r2, r3
 8001ae8:	4b28      	ldr	r3, [pc, #160]	; (8001b8c <bme280_compensate_H_int32+0xc4>)
 8001aea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aee:	4619      	mov	r1, r3
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	fb01 f303 	mul.w	r3, r1, r3
 8001af6:	1ad3      	subs	r3, r2, r3
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 8001af8:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001afc:	13db      	asrs	r3, r3, #15
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 8001afe:	4a24      	ldr	r2, [pc, #144]	; (8001b90 <bme280_compensate_H_int32+0xc8>)
 8001b00:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001b04:	4611      	mov	r1, r2
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	fb01 f202 	mul.w	r2, r1, r2
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 8001b0c:	1292      	asrs	r2, r2, #10
 8001b0e:	4921      	ldr	r1, [pc, #132]	; (8001b94 <bme280_compensate_H_int32+0xcc>)
 8001b10:	8809      	ldrh	r1, [r1, #0]
 8001b12:	4608      	mov	r0, r1
 8001b14:	68f9      	ldr	r1, [r7, #12]
 8001b16:	fb00 f101 	mul.w	r1, r0, r1
 8001b1a:	12c9      	asrs	r1, r1, #11
 8001b1c:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
 8001b20:	fb01 f202 	mul.w	r2, r1, r2
							((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2) +\
 8001b24:	1292      	asrs	r2, r2, #10
 8001b26:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8001b2a:	491b      	ldr	r1, [pc, #108]	; (8001b98 <bme280_compensate_H_int32+0xd0>)
 8001b2c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001b30:	fb01 f202 	mul.w	r2, r1, r2
 8001b34:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
					8192) >> 14));
 8001b38:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001b3a:	fb02 f303 	mul.w	r3, r2, r3
 8001b3e:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	13db      	asrs	r3, r3, #15
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	13d2      	asrs	r2, r2, #15
 8001b48:	fb02 f303 	mul.w	r3, r2, r3
 8001b4c:	11db      	asrs	r3, r3, #7
			((int32_t)dig_H1)) >> 4));
 8001b4e:	4a13      	ldr	r2, [pc, #76]	; (8001b9c <bme280_compensate_H_int32+0xd4>)
 8001b50:	8812      	ldrh	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001b52:	fb02 f303 	mul.w	r3, r2, r3
			((int32_t)dig_H1)) >> 4));
 8001b56:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001b58:	68fa      	ldr	r2, [r7, #12]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001b64:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001b6c:	bfa8      	it	ge
 8001b6e:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001b72:	60fb      	str	r3, [r7, #12]
	return (uint32_t)(v_x1_u32r>>12);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	131b      	asrs	r3, r3, #12
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3714      	adds	r7, #20
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	20000250 	.word	0x20000250
 8001b88:	2000024a 	.word	0x2000024a
 8001b8c:	2000024c 	.word	0x2000024c
 8001b90:	2000024e 	.word	0x2000024e
 8001b94:	20000232 	.word	0x20000232
 8001b98:	20000248 	.word	0x20000248
 8001b9c:	20000230 	.word	0x20000230

08001ba0 <BME280_Measure>:

/* measure the temp, pressure and humidity
 * the values will be stored in the parameters passed to the function
 */
void BME280_Measure (void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	if (BMEReadRaw() == 0)
 8001ba4:	f7ff fc38 	bl	8001418 <BMEReadRaw>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d163      	bne.n	8001c76 <BME280_Measure+0xd6>
	{
		  if (tRaw == 0x800000) Temperature = 0; // value in case temp measurement was disabled
 8001bae:	4b39      	ldr	r3, [pc, #228]	; (8001c94 <BME280_Measure+0xf4>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001bb6:	d104      	bne.n	8001bc2 <BME280_Measure+0x22>
 8001bb8:	4b37      	ldr	r3, [pc, #220]	; (8001c98 <BME280_Measure+0xf8>)
 8001bba:	f04f 0200 	mov.w	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	e016      	b.n	8001bf0 <BME280_Measure+0x50>
		  else
		  {
			  Temperature = (BME280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
 8001bc2:	4b34      	ldr	r3, [pc, #208]	; (8001c94 <BME280_Measure+0xf4>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff fc76 	bl	80014b8 <BME280_compensate_T_int32>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7fe fcb0 	bl	8000534 <__aeabi_i2d>
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	4b30      	ldr	r3, [pc, #192]	; (8001c9c <BME280_Measure+0xfc>)
 8001bda:	f7fe fe3f 	bl	800085c <__aeabi_ddiv>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	4610      	mov	r0, r2
 8001be4:	4619      	mov	r1, r3
 8001be6:	f7ff f807 	bl	8000bf8 <__aeabi_d2f>
 8001bea:	4603      	mov	r3, r0
 8001bec:	4a2a      	ldr	r2, [pc, #168]	; (8001c98 <BME280_Measure+0xf8>)
 8001bee:	6013      	str	r3, [r2, #0]
		  }

		  if (pRaw == 0x800000) Pressure = 0; // value in case temp measurement was disabled
 8001bf0:	4b2b      	ldr	r3, [pc, #172]	; (8001ca0 <BME280_Measure+0x100>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001bf8:	d104      	bne.n	8001c04 <BME280_Measure+0x64>
 8001bfa:	4b2a      	ldr	r3, [pc, #168]	; (8001ca4 <BME280_Measure+0x104>)
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	e016      	b.n	8001c32 <BME280_Measure+0x92>
		  else
		  {
#if SUPPORT_64BIT
			  Pressure = (BME280_compensate_P_int64 (pRaw))/256.0;  // as per datasheet, the pressure is x256
 8001c04:	4b26      	ldr	r3, [pc, #152]	; (8001ca0 <BME280_Measure+0x100>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff fc97 	bl	800153c <BME280_compensate_P_int64>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fc7f 	bl	8000514 <__aeabi_ui2d>
 8001c16:	f04f 0200 	mov.w	r2, #0
 8001c1a:	4b23      	ldr	r3, [pc, #140]	; (8001ca8 <BME280_Measure+0x108>)
 8001c1c:	f7fe fe1e 	bl	800085c <__aeabi_ddiv>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	4610      	mov	r0, r2
 8001c26:	4619      	mov	r1, r3
 8001c28:	f7fe ffe6 	bl	8000bf8 <__aeabi_d2f>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	4a1d      	ldr	r2, [pc, #116]	; (8001ca4 <BME280_Measure+0x104>)
 8001c30:	6013      	str	r3, [r2, #0]
			  Pressure = (BME280_compensate_P_int32 (pRaw));  // as per datasheet, the pressure is Pa

#endif
		  }

		  if (hRaw == 0x8000) Humidity = 0; // value in case temp measurement was disabled
 8001c32:	4b1e      	ldr	r3, [pc, #120]	; (8001cac <BME280_Measure+0x10c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c3a:	d104      	bne.n	8001c46 <BME280_Measure+0xa6>
 8001c3c:	4b1c      	ldr	r3, [pc, #112]	; (8001cb0 <BME280_Measure+0x110>)
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
	// if the device is detached
	else
	{
		Temperature = Pressure = Humidity = 0;
	}
}
 8001c44:	e023      	b.n	8001c8e <BME280_Measure+0xee>
			  Humidity = (bme280_compensate_H_int32 (hRaw))/1024.0;  // as per datasheet, the temp is x1024
 8001c46:	4b19      	ldr	r3, [pc, #100]	; (8001cac <BME280_Measure+0x10c>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff ff3c 	bl	8001ac8 <bme280_compensate_H_int32>
 8001c50:	4603      	mov	r3, r0
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7fe fc5e 	bl	8000514 <__aeabi_ui2d>
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	4b15      	ldr	r3, [pc, #84]	; (8001cb4 <BME280_Measure+0x114>)
 8001c5e:	f7fe fdfd 	bl	800085c <__aeabi_ddiv>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4610      	mov	r0, r2
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f7fe ffc5 	bl	8000bf8 <__aeabi_d2f>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	4a0f      	ldr	r2, [pc, #60]	; (8001cb0 <BME280_Measure+0x110>)
 8001c72:	6013      	str	r3, [r2, #0]
}
 8001c74:	e00b      	b.n	8001c8e <BME280_Measure+0xee>
		Temperature = Pressure = Humidity = 0;
 8001c76:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <BME280_Measure+0x110>)
 8001c78:	f04f 0200 	mov.w	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <BME280_Measure+0x110>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a08      	ldr	r2, [pc, #32]	; (8001ca4 <BME280_Measure+0x104>)
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	4b07      	ldr	r3, [pc, #28]	; (8001ca4 <BME280_Measure+0x104>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a03      	ldr	r2, [pc, #12]	; (8001c98 <BME280_Measure+0xf8>)
 8001c8c:	6013      	str	r3, [r2, #0]
}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000220 	.word	0x20000220
 8001c98:	200002f0 	.word	0x200002f0
 8001c9c:	40590000 	.word	0x40590000
 8001ca0:	20000224 	.word	0x20000224
 8001ca4:	200002f4 	.word	0x200002f4
 8001ca8:	40700000 	.word	0x40700000
 8001cac:	20000228 	.word	0x20000228
 8001cb0:	200002f8 	.word	0x200002f8
 8001cb4:	40900000 	.word	0x40900000

08001cb8 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af02      	add	r7, sp, #8
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	f023 030f 	bic.w	r3, r3, #15
 8001cc8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	011b      	lsls	r3, r3, #4
 8001cce:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
 8001cd2:	f043 030c 	orr.w	r3, r3, #12
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	f043 0308 	orr.w	r3, r3, #8
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001ce4:	7bbb      	ldrb	r3, [r7, #14]
 8001ce6:	f043 030c 	orr.w	r3, r3, #12
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001cee:	7bbb      	ldrb	r3, [r7, #14]
 8001cf0:	f043 0308 	orr.w	r3, r3, #8
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001cf8:	f107 0208 	add.w	r2, r7, #8
 8001cfc:	2364      	movs	r3, #100	; 0x64
 8001cfe:	9300      	str	r3, [sp, #0]
 8001d00:	2304      	movs	r3, #4
 8001d02:	214e      	movs	r1, #78	; 0x4e
 8001d04:	4803      	ldr	r0, [pc, #12]	; (8001d14 <lcd_send_cmd+0x5c>)
 8001d06:	f001 fd47 	bl	8003798 <HAL_I2C_Master_Transmit>
}
 8001d0a:	bf00      	nop
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	2000029c 	.word	0x2000029c

08001d18 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af02      	add	r7, sp, #8
 8001d1e:	4603      	mov	r3, r0
 8001d20:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	f023 030f 	bic.w	r3, r3, #15
 8001d28:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	011b      	lsls	r3, r3, #4
 8001d2e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
 8001d32:	f043 030d 	orr.w	r3, r3, #13
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8001d3a:	7bfb      	ldrb	r3, [r7, #15]
 8001d3c:	f043 0309 	orr.w	r3, r3, #9
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8001d44:	7bbb      	ldrb	r3, [r7, #14]
 8001d46:	f043 030d 	orr.w	r3, r3, #13
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8001d4e:	7bbb      	ldrb	r3, [r7, #14]
 8001d50:	f043 0309 	orr.w	r3, r3, #9
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001d58:	f107 0208 	add.w	r2, r7, #8
 8001d5c:	2364      	movs	r3, #100	; 0x64
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	2304      	movs	r3, #4
 8001d62:	214e      	movs	r1, #78	; 0x4e
 8001d64:	4803      	ldr	r0, [pc, #12]	; (8001d74 <lcd_send_data+0x5c>)
 8001d66:	f001 fd17 	bl	8003798 <HAL_I2C_Master_Transmit>
}
 8001d6a:	bf00      	nop
 8001d6c:	3710      	adds	r7, #16
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	2000029c 	.word	0x2000029c

08001d78 <lcd_clear>:

void lcd_clear (void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
	lcd_send_cmd (LCD_CLEARDISPLAY);
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	f7ff ff9b 	bl	8001cb8 <lcd_send_cmd>
	HAL_Delay(2);
 8001d82:	2002      	movs	r0, #2
 8001d84:	f000 fd54 	bl	8002830 <HAL_Delay>
}
 8001d88:	bf00      	nop
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <lcd_init>:

void lcd_init (void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001d90:	2032      	movs	r0, #50	; 0x32
 8001d92:	f000 fd4d 	bl	8002830 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001d96:	2030      	movs	r0, #48	; 0x30
 8001d98:	f7ff ff8e 	bl	8001cb8 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001d9c:	2005      	movs	r0, #5
 8001d9e:	f000 fd47 	bl	8002830 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001da2:	2030      	movs	r0, #48	; 0x30
 8001da4:	f7ff ff88 	bl	8001cb8 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001da8:	2001      	movs	r0, #1
 8001daa:	f000 fd41 	bl	8002830 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001dae:	2030      	movs	r0, #48	; 0x30
 8001db0:	f7ff ff82 	bl	8001cb8 <lcd_send_cmd>
	HAL_Delay(10);
 8001db4:	200a      	movs	r0, #10
 8001db6:	f000 fd3b 	bl	8002830 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001dba:	2020      	movs	r0, #32
 8001dbc:	f7ff ff7c 	bl	8001cb8 <lcd_send_cmd>
	HAL_Delay(10);
 8001dc0:	200a      	movs	r0, #10
 8001dc2:	f000 fd35 	bl	8002830 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001dc6:	2028      	movs	r0, #40	; 0x28
 8001dc8:	f7ff ff76 	bl	8001cb8 <lcd_send_cmd>
	HAL_Delay(1);
 8001dcc:	2001      	movs	r0, #1
 8001dce:	f000 fd2f 	bl	8002830 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001dd2:	2008      	movs	r0, #8
 8001dd4:	f7ff ff70 	bl	8001cb8 <lcd_send_cmd>
	HAL_Delay(1);
 8001dd8:	2001      	movs	r0, #1
 8001dda:	f000 fd29 	bl	8002830 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001dde:	2001      	movs	r0, #1
 8001de0:	f7ff ff6a 	bl	8001cb8 <lcd_send_cmd>
	HAL_Delay(1);
 8001de4:	2001      	movs	r0, #1
 8001de6:	f000 fd23 	bl	8002830 <HAL_Delay>
	HAL_Delay(1);
 8001dea:	2001      	movs	r0, #1
 8001dec:	f000 fd20 	bl	8002830 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001df0:	2006      	movs	r0, #6
 8001df2:	f7ff ff61 	bl	8001cb8 <lcd_send_cmd>
	HAL_Delay(1);
 8001df6:	2001      	movs	r0, #1
 8001df8:	f000 fd1a 	bl	8002830 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001dfc:	200c      	movs	r0, #12
 8001dfe:	f7ff ff5b 	bl	8001cb8 <lcd_send_cmd>
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	b082      	sub	sp, #8
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001e0e:	e006      	b.n	8001e1e <lcd_send_string+0x18>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	1c5a      	adds	r2, r3, #1
 8001e14:	607a      	str	r2, [r7, #4]
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff7d 	bl	8001d18 <lcd_send_data>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d1f4      	bne.n	8001e10 <lcd_send_string+0xa>
}
 8001e26:	bf00      	nop
 8001e28:	bf00      	nop
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <lcd_home>:

void lcd_home(){
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
	lcd_send_cmd (LCD_RETURNHOME);
 8001e34:	2002      	movs	r0, #2
 8001e36:	f7ff ff3f 	bl	8001cb8 <lcd_send_cmd>
	HAL_Delay(2);
 8001e3a:	2002      	movs	r0, #2
 8001e3c:	f000 fcf8 	bl	8002830 <HAL_Delay>
}
 8001e40:	bf00      	nop
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <lcd_create_char>:
}
void lcd_no_autoscroll(){
    _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
    lcd_send_cmd(LCD_ENTRYMODESET | _displaymode);
}
void lcd_create_char(uint8_t location, uint8_t charmap[]){
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	6039      	str	r1, [r7, #0]
 8001e4e:	71fb      	strb	r3, [r7, #7]
    location &= 0x7; // we only have 8 locations 0-7
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	71fb      	strb	r3, [r7, #7]
    lcd_send_cmd(LCD_SETCGRAMADDR | (location << 3));
 8001e58:	79fb      	ldrb	r3, [r7, #7]
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	b25b      	sxtb	r3, r3
 8001e5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e62:	b25b      	sxtb	r3, r3
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff ff26 	bl	8001cb8 <lcd_send_cmd>
    for (uint8_t i = 0; i != 8; i++)
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	73fb      	strb	r3, [r7, #15]
 8001e70:	e009      	b.n	8001e86 <lcd_create_char+0x42>
    	lcd_send_data(charmap[i]);
 8001e72:	7bfb      	ldrb	r3, [r7, #15]
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	4413      	add	r3, r2
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff ff4c 	bl	8001d18 <lcd_send_data>
    for (uint8_t i = 0; i != 8; i++)
 8001e80:	7bfb      	ldrb	r3, [r7, #15]
 8001e82:	3301      	adds	r3, #1
 8001e84:	73fb      	strb	r3, [r7, #15]
 8001e86:	7bfb      	ldrb	r3, [r7, #15]
 8001e88:	2b08      	cmp	r3, #8
 8001e8a:	d1f2      	bne.n	8001e72 <lcd_create_char+0x2e>
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
	...

08001e98 <lcd_set_cursor>:
void lcd_set_cursor(uint8_t col, uint8_t row){
 8001e98:	b590      	push	{r4, r7, lr}
 8001e9a:	b087      	sub	sp, #28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	460a      	mov	r2, r1
 8001ea2:	71fb      	strb	r3, [r7, #7]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	71bb      	strb	r3, [r7, #6]
    int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001ea8:	4b10      	ldr	r3, [pc, #64]	; (8001eec <lcd_set_cursor+0x54>)
 8001eaa:	f107 0408 	add.w	r4, r7, #8
 8001eae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001eb0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (row > 4)
 8001eb4:	79bb      	ldrb	r3, [r7, #6]
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	d901      	bls.n	8001ebe <lcd_set_cursor+0x26>
        row = 4 - 1; // we count rows starting w/0
 8001eba:	2303      	movs	r3, #3
 8001ebc:	71bb      	strb	r3, [r7, #6]
    lcd_send_cmd(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001ebe:	79bb      	ldrb	r3, [r7, #6]
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	3318      	adds	r3, #24
 8001ec4:	443b      	add	r3, r7
 8001ec6:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001eca:	b2da      	uxtb	r2, r3
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	4413      	add	r3, r2
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	b25b      	sxtb	r3, r3
 8001ed4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001ed8:	b25b      	sxtb	r3, r3
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff feeb 	bl	8001cb8 <lcd_send_cmd>
}
 8001ee2:	bf00      	nop
 8001ee4:	371c      	adds	r7, #28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd90      	pop	{r4, r7, pc}
 8001eea:	bf00      	nop
 8001eec:	0800a0c0 	.word	0x0800a0c0

08001ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ef0:	b5b0      	push	{r4, r5, r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ef6:	f000 fc29 	bl	800274c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001efa:	f000 f893 	bl	8002024 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001efe:	f000 f97b 	bl	80021f8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001f02:	f000 f8f9 	bl	80020f8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001f06:	f000 f949 	bl	800219c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  BME280_Config(OSRS_2, OSRS_16, OSRS_1, MODE_NORMAL, T_SB_0p5, IIR_16);
 8001f0a:	2304      	movs	r3, #4
 8001f0c:	9301      	str	r3, [sp, #4]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	2303      	movs	r3, #3
 8001f14:	2201      	movs	r2, #1
 8001f16:	2105      	movs	r1, #5
 8001f18:	2002      	movs	r0, #2
 8001f1a:	f7ff f9a7 	bl	800126c <BME280_Config>
  lcd_init();
 8001f1e:	f7ff ff35 	bl	8001d8c <lcd_init>
  lcd_clear();
 8001f22:	f7ff ff29 	bl	8001d78 <lcd_clear>
  lcd_create_char(0,thermometer);
 8001f26:	4936      	ldr	r1, [pc, #216]	; (8002000 <main+0x110>)
 8001f28:	2000      	movs	r0, #0
 8001f2a:	f7ff ff8b 	bl	8001e44 <lcd_create_char>
  lcd_create_char(1,droplet);
 8001f2e:	4935      	ldr	r1, [pc, #212]	; (8002004 <main+0x114>)
 8001f30:	2001      	movs	r0, #1
 8001f32:	f7ff ff87 	bl	8001e44 <lcd_create_char>
  lcd_create_char(2,wifi);
 8001f36:	4934      	ldr	r1, [pc, #208]	; (8002008 <main+0x118>)
 8001f38:	2002      	movs	r0, #2
 8001f3a:	f7ff ff83 	bl	8001e44 <lcd_create_char>
  lcd_home();
 8001f3e:	f7ff ff77 	bl	8001e30 <lcd_home>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  BME280_Measure();
 8001f42:	f7ff fe2d 	bl	8001ba0 <BME280_Measure>
	  HAL_ADC_Start(&hadc1);
 8001f46:	4831      	ldr	r0, [pc, #196]	; (800200c <main+0x11c>)
 8001f48:	f000 fcda 	bl	8002900 <HAL_ADC_Start>
	  if(HAL_ADC_PollForConversion(&hadc1,12)==HAL_OK){
 8001f4c:	210c      	movs	r1, #12
 8001f4e:	482f      	ldr	r0, [pc, #188]	; (800200c <main+0x11c>)
 8001f50:	f000 fdbd 	bl	8002ace <HAL_ADC_PollForConversion>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d14b      	bne.n	8001ff2 <main+0x102>
		  //SoilMoisture = HAL_ADC_GetValue(&hadc1);
		  SoilMoisture=log10(sqrt(((moisture_air-HAL_ADC_GetValue(&hadc1)) * 100.0 / (moisture_air-moisture_water)+1)))*100;
 8001f5a:	4b2d      	ldr	r3, [pc, #180]	; (8002010 <main+0x120>)
 8001f5c:	881b      	ldrh	r3, [r3, #0]
 8001f5e:	461c      	mov	r4, r3
 8001f60:	482a      	ldr	r0, [pc, #168]	; (800200c <main+0x11c>)
 8001f62:	f000 fe3f 	bl	8002be4 <HAL_ADC_GetValue>
 8001f66:	4603      	mov	r3, r0
 8001f68:	1ae3      	subs	r3, r4, r3
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7fe fad2 	bl	8000514 <__aeabi_ui2d>
 8001f70:	f04f 0200 	mov.w	r2, #0
 8001f74:	4b27      	ldr	r3, [pc, #156]	; (8002014 <main+0x124>)
 8001f76:	f7fe fb47 	bl	8000608 <__aeabi_dmul>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4614      	mov	r4, r2
 8001f80:	461d      	mov	r5, r3
 8001f82:	4b23      	ldr	r3, [pc, #140]	; (8002010 <main+0x120>)
 8001f84:	881b      	ldrh	r3, [r3, #0]
 8001f86:	461a      	mov	r2, r3
 8001f88:	4b23      	ldr	r3, [pc, #140]	; (8002018 <main+0x128>)
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7fe fad0 	bl	8000534 <__aeabi_i2d>
 8001f94:	4602      	mov	r2, r0
 8001f96:	460b      	mov	r3, r1
 8001f98:	4620      	mov	r0, r4
 8001f9a:	4629      	mov	r1, r5
 8001f9c:	f7fe fc5e 	bl	800085c <__aeabi_ddiv>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	4610      	mov	r0, r2
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	f04f 0200 	mov.w	r2, #0
 8001fac:	4b1b      	ldr	r3, [pc, #108]	; (800201c <main+0x12c>)
 8001fae:	f7fe f975 	bl	800029c <__adddf3>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	ec43 2b17 	vmov	d7, r2, r3
 8001fba:	eeb0 0a47 	vmov.f32	s0, s14
 8001fbe:	eef0 0a67 	vmov.f32	s1, s15
 8001fc2:	f007 fd4b 	bl	8009a5c <sqrt>
 8001fc6:	eeb0 7a40 	vmov.f32	s14, s0
 8001fca:	eef0 7a60 	vmov.f32	s15, s1
 8001fce:	eeb0 0a47 	vmov.f32	s0, s14
 8001fd2:	eef0 0a67 	vmov.f32	s1, s15
 8001fd6:	f007 fd03 	bl	80099e0 <log10>
 8001fda:	ec51 0b10 	vmov	r0, r1, d0
 8001fde:	f04f 0200 	mov.w	r2, #0
 8001fe2:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <main+0x124>)
 8001fe4:	f7fe fb10 	bl	8000608 <__aeabi_dmul>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	460b      	mov	r3, r1
 8001fec:	490c      	ldr	r1, [pc, #48]	; (8002020 <main+0x130>)
 8001fee:	e9c1 2300 	strd	r2, r3, [r1]
	  }
	  HAL_ADC_Stop(&hadc1);
 8001ff2:	4806      	ldr	r0, [pc, #24]	; (800200c <main+0x11c>)
 8001ff4:	f000 fd38 	bl	8002a68 <HAL_ADC_Stop>
	  Print_LCD();
 8001ff8:	f000 f948 	bl	800228c <Print_LCD>
	  BME280_Measure();
 8001ffc:	e7a1      	b.n	8001f42 <main+0x52>
 8001ffe:	bf00      	nop
 8002000:	20000008 	.word	0x20000008
 8002004:	20000000 	.word	0x20000000
 8002008:	20000010 	.word	0x20000010
 800200c:	20000254 	.word	0x20000254
 8002010:	2000001a 	.word	0x2000001a
 8002014:	40590000 	.word	0x40590000
 8002018:	20000018 	.word	0x20000018
 800201c:	3ff00000 	.word	0x3ff00000
 8002020:	20000300 	.word	0x20000300

08002024 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b094      	sub	sp, #80	; 0x50
 8002028:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800202a:	f107 0320 	add.w	r3, r7, #32
 800202e:	2230      	movs	r2, #48	; 0x30
 8002030:	2100      	movs	r1, #0
 8002032:	4618      	mov	r0, r3
 8002034:	f003 f85a 	bl	80050ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002038:	f107 030c 	add.w	r3, r7, #12
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	60da      	str	r2, [r3, #12]
 8002046:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002048:	2300      	movs	r3, #0
 800204a:	60bb      	str	r3, [r7, #8]
 800204c:	4b28      	ldr	r3, [pc, #160]	; (80020f0 <SystemClock_Config+0xcc>)
 800204e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002050:	4a27      	ldr	r2, [pc, #156]	; (80020f0 <SystemClock_Config+0xcc>)
 8002052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002056:	6413      	str	r3, [r2, #64]	; 0x40
 8002058:	4b25      	ldr	r3, [pc, #148]	; (80020f0 <SystemClock_Config+0xcc>)
 800205a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002060:	60bb      	str	r3, [r7, #8]
 8002062:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002064:	2300      	movs	r3, #0
 8002066:	607b      	str	r3, [r7, #4]
 8002068:	4b22      	ldr	r3, [pc, #136]	; (80020f4 <SystemClock_Config+0xd0>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002070:	4a20      	ldr	r2, [pc, #128]	; (80020f4 <SystemClock_Config+0xd0>)
 8002072:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002076:	6013      	str	r3, [r2, #0]
 8002078:	4b1e      	ldr	r3, [pc, #120]	; (80020f4 <SystemClock_Config+0xd0>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002080:	607b      	str	r3, [r7, #4]
 8002082:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002084:	2301      	movs	r3, #1
 8002086:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002088:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800208c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800208e:	2302      	movs	r3, #2
 8002090:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002092:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002096:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002098:	2304      	movs	r3, #4
 800209a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 800209c:	2354      	movs	r3, #84	; 0x54
 800209e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020a0:	2302      	movs	r3, #2
 80020a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80020a4:	2304      	movs	r3, #4
 80020a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020a8:	f107 0320 	add.w	r3, r7, #32
 80020ac:	4618      	mov	r0, r3
 80020ae:	f002 fb6f 	bl	8004790 <HAL_RCC_OscConfig>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80020b8:	f000 f8e2 	bl	8002280 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020bc:	230f      	movs	r3, #15
 80020be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020c0:	2302      	movs	r3, #2
 80020c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020c4:	2300      	movs	r3, #0
 80020c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020ce:	2300      	movs	r3, #0
 80020d0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020d2:	f107 030c 	add.w	r3, r7, #12
 80020d6:	2102      	movs	r1, #2
 80020d8:	4618      	mov	r0, r3
 80020da:	f002 fdd1 	bl	8004c80 <HAL_RCC_ClockConfig>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80020e4:	f000 f8cc 	bl	8002280 <Error_Handler>
  }
}
 80020e8:	bf00      	nop
 80020ea:	3750      	adds	r7, #80	; 0x50
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40023800 	.word	0x40023800
 80020f4:	40007000 	.word	0x40007000

080020f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80020fe:	463b      	mov	r3, r7
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800210a:	4b21      	ldr	r3, [pc, #132]	; (8002190 <MX_ADC1_Init+0x98>)
 800210c:	4a21      	ldr	r2, [pc, #132]	; (8002194 <MX_ADC1_Init+0x9c>)
 800210e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002110:	4b1f      	ldr	r3, [pc, #124]	; (8002190 <MX_ADC1_Init+0x98>)
 8002112:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002116:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002118:	4b1d      	ldr	r3, [pc, #116]	; (8002190 <MX_ADC1_Init+0x98>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800211e:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <MX_ADC1_Init+0x98>)
 8002120:	2200      	movs	r2, #0
 8002122:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002124:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <MX_ADC1_Init+0x98>)
 8002126:	2200      	movs	r2, #0
 8002128:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800212a:	4b19      	ldr	r3, [pc, #100]	; (8002190 <MX_ADC1_Init+0x98>)
 800212c:	2200      	movs	r2, #0
 800212e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002132:	4b17      	ldr	r3, [pc, #92]	; (8002190 <MX_ADC1_Init+0x98>)
 8002134:	2200      	movs	r2, #0
 8002136:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002138:	4b15      	ldr	r3, [pc, #84]	; (8002190 <MX_ADC1_Init+0x98>)
 800213a:	4a17      	ldr	r2, [pc, #92]	; (8002198 <MX_ADC1_Init+0xa0>)
 800213c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800213e:	4b14      	ldr	r3, [pc, #80]	; (8002190 <MX_ADC1_Init+0x98>)
 8002140:	2200      	movs	r2, #0
 8002142:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002144:	4b12      	ldr	r3, [pc, #72]	; (8002190 <MX_ADC1_Init+0x98>)
 8002146:	2201      	movs	r2, #1
 8002148:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800214a:	4b11      	ldr	r3, [pc, #68]	; (8002190 <MX_ADC1_Init+0x98>)
 800214c:	2200      	movs	r2, #0
 800214e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002152:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <MX_ADC1_Init+0x98>)
 8002154:	2201      	movs	r2, #1
 8002156:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002158:	480d      	ldr	r0, [pc, #52]	; (8002190 <MX_ADC1_Init+0x98>)
 800215a:	f000 fb8d 	bl	8002878 <HAL_ADC_Init>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002164:	f000 f88c 	bl	8002280 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002168:	230a      	movs	r3, #10
 800216a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800216c:	2301      	movs	r3, #1
 800216e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002170:	2300      	movs	r3, #0
 8002172:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002174:	463b      	mov	r3, r7
 8002176:	4619      	mov	r1, r3
 8002178:	4805      	ldr	r0, [pc, #20]	; (8002190 <MX_ADC1_Init+0x98>)
 800217a:	f000 fd41 	bl	8002c00 <HAL_ADC_ConfigChannel>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002184:	f000 f87c 	bl	8002280 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002188:	bf00      	nop
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	20000254 	.word	0x20000254
 8002194:	40012000 	.word	0x40012000
 8002198:	0f000001 	.word	0x0f000001

0800219c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021a0:	4b12      	ldr	r3, [pc, #72]	; (80021ec <MX_I2C1_Init+0x50>)
 80021a2:	4a13      	ldr	r2, [pc, #76]	; (80021f0 <MX_I2C1_Init+0x54>)
 80021a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80021a6:	4b11      	ldr	r3, [pc, #68]	; (80021ec <MX_I2C1_Init+0x50>)
 80021a8:	4a12      	ldr	r2, [pc, #72]	; (80021f4 <MX_I2C1_Init+0x58>)
 80021aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021ac:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <MX_I2C1_Init+0x50>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80021b2:	4b0e      	ldr	r3, [pc, #56]	; (80021ec <MX_I2C1_Init+0x50>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <MX_I2C1_Init+0x50>)
 80021ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021c0:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <MX_I2C1_Init+0x50>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80021c6:	4b09      	ldr	r3, [pc, #36]	; (80021ec <MX_I2C1_Init+0x50>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021cc:	4b07      	ldr	r3, [pc, #28]	; (80021ec <MX_I2C1_Init+0x50>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021d2:	4b06      	ldr	r3, [pc, #24]	; (80021ec <MX_I2C1_Init+0x50>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021d8:	4804      	ldr	r0, [pc, #16]	; (80021ec <MX_I2C1_Init+0x50>)
 80021da:	f001 f999 	bl	8003510 <HAL_I2C_Init>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80021e4:	f000 f84c 	bl	8002280 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	2000029c 	.word	0x2000029c
 80021f0:	40005400 	.word	0x40005400
 80021f4:	000186a0 	.word	0x000186a0

080021f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	4b1e      	ldr	r3, [pc, #120]	; (800227c <MX_GPIO_Init+0x84>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4a1d      	ldr	r2, [pc, #116]	; (800227c <MX_GPIO_Init+0x84>)
 8002208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4b1b      	ldr	r3, [pc, #108]	; (800227c <MX_GPIO_Init+0x84>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	4b17      	ldr	r3, [pc, #92]	; (800227c <MX_GPIO_Init+0x84>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	4a16      	ldr	r2, [pc, #88]	; (800227c <MX_GPIO_Init+0x84>)
 8002224:	f043 0304 	orr.w	r3, r3, #4
 8002228:	6313      	str	r3, [r2, #48]	; 0x30
 800222a:	4b14      	ldr	r3, [pc, #80]	; (800227c <MX_GPIO_Init+0x84>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f003 0304 	and.w	r3, r3, #4
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	607b      	str	r3, [r7, #4]
 800223a:	4b10      	ldr	r3, [pc, #64]	; (800227c <MX_GPIO_Init+0x84>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223e:	4a0f      	ldr	r2, [pc, #60]	; (800227c <MX_GPIO_Init+0x84>)
 8002240:	f043 0301 	orr.w	r3, r3, #1
 8002244:	6313      	str	r3, [r2, #48]	; 0x30
 8002246:	4b0d      	ldr	r3, [pc, #52]	; (800227c <MX_GPIO_Init+0x84>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	607b      	str	r3, [r7, #4]
 8002250:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	603b      	str	r3, [r7, #0]
 8002256:	4b09      	ldr	r3, [pc, #36]	; (800227c <MX_GPIO_Init+0x84>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	4a08      	ldr	r2, [pc, #32]	; (800227c <MX_GPIO_Init+0x84>)
 800225c:	f043 0302 	orr.w	r3, r3, #2
 8002260:	6313      	str	r3, [r2, #48]	; 0x30
 8002262:	4b06      	ldr	r3, [pc, #24]	; (800227c <MX_GPIO_Init+0x84>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	603b      	str	r3, [r7, #0]
 800226c:	683b      	ldr	r3, [r7, #0]

}
 800226e:	bf00      	nop
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	40023800 	.word	0x40023800

08002280 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002284:	b672      	cpsid	i
}
 8002286:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002288:	e7fe      	b.n	8002288 <Error_Handler+0x8>
	...

0800228c <Print_LCD>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}

void Print_LCD(){
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
	lcd_set_cursor(0, 0);
 8002290:	2100      	movs	r1, #0
 8002292:	2000      	movs	r0, #0
 8002294:	f7ff fe00 	bl	8001e98 <lcd_set_cursor>
	lcd_send_data(1);
 8002298:	2001      	movs	r0, #1
 800229a:	f7ff fd3d 	bl	8001d18 <lcd_send_data>
	sprintf(text,"%.2f",SoilMoisture);
 800229e:	4b31      	ldr	r3, [pc, #196]	; (8002364 <Print_LCD+0xd8>)
 80022a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a4:	4930      	ldr	r1, [pc, #192]	; (8002368 <Print_LCD+0xdc>)
 80022a6:	4831      	ldr	r0, [pc, #196]	; (800236c <Print_LCD+0xe0>)
 80022a8:	f003 fda8 	bl	8005dfc <siprintf>
	lcd_send_string(text);
 80022ac:	482f      	ldr	r0, [pc, #188]	; (800236c <Print_LCD+0xe0>)
 80022ae:	f7ff fdaa 	bl	8001e06 <lcd_send_string>
	lcd_send_string("%");
 80022b2:	482f      	ldr	r0, [pc, #188]	; (8002370 <Print_LCD+0xe4>)
 80022b4:	f7ff fda7 	bl	8001e06 <lcd_send_string>
	lcd_set_cursor(0, 1);
 80022b8:	2101      	movs	r1, #1
 80022ba:	2000      	movs	r0, #0
 80022bc:	f7ff fdec 	bl	8001e98 <lcd_set_cursor>
	lcd_send_data(0);
 80022c0:	2000      	movs	r0, #0
 80022c2:	f7ff fd29 	bl	8001d18 <lcd_send_data>
	sprintf(text,"%.2f",Temperature);
 80022c6:	4b2b      	ldr	r3, [pc, #172]	; (8002374 <Print_LCD+0xe8>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7fe f944 	bl	8000558 <__aeabi_f2d>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4924      	ldr	r1, [pc, #144]	; (8002368 <Print_LCD+0xdc>)
 80022d6:	4825      	ldr	r0, [pc, #148]	; (800236c <Print_LCD+0xe0>)
 80022d8:	f003 fd90 	bl	8005dfc <siprintf>
	lcd_send_string(text);
 80022dc:	4823      	ldr	r0, [pc, #140]	; (800236c <Print_LCD+0xe0>)
 80022de:	f7ff fd92 	bl	8001e06 <lcd_send_string>
	lcd_send_data(0b11011111);
 80022e2:	20df      	movs	r0, #223	; 0xdf
 80022e4:	f7ff fd18 	bl	8001d18 <lcd_send_data>
	lcd_send_string("C");
 80022e8:	4823      	ldr	r0, [pc, #140]	; (8002378 <Print_LCD+0xec>)
 80022ea:	f7ff fd8c 	bl	8001e06 <lcd_send_string>
	lcd_set_cursor(0, 2);
 80022ee:	2102      	movs	r1, #2
 80022f0:	2000      	movs	r0, #0
 80022f2:	f7ff fdd1 	bl	8001e98 <lcd_set_cursor>
	lcd_send_data(1);
 80022f6:	2001      	movs	r0, #1
 80022f8:	f7ff fd0e 	bl	8001d18 <lcd_send_data>
	sprintf(text,"%.2f",Humidity);
 80022fc:	4b1f      	ldr	r3, [pc, #124]	; (800237c <Print_LCD+0xf0>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f7fe f929 	bl	8000558 <__aeabi_f2d>
 8002306:	4602      	mov	r2, r0
 8002308:	460b      	mov	r3, r1
 800230a:	4917      	ldr	r1, [pc, #92]	; (8002368 <Print_LCD+0xdc>)
 800230c:	4817      	ldr	r0, [pc, #92]	; (800236c <Print_LCD+0xe0>)
 800230e:	f003 fd75 	bl	8005dfc <siprintf>
	lcd_send_string(text);
 8002312:	4816      	ldr	r0, [pc, #88]	; (800236c <Print_LCD+0xe0>)
 8002314:	f7ff fd77 	bl	8001e06 <lcd_send_string>
	lcd_send_string("%");
 8002318:	4815      	ldr	r0, [pc, #84]	; (8002370 <Print_LCD+0xe4>)
 800231a:	f7ff fd74 	bl	8001e06 <lcd_send_string>
	lcd_set_cursor(0, 3);
 800231e:	2103      	movs	r1, #3
 8002320:	2000      	movs	r0, #0
 8002322:	f7ff fdb9 	bl	8001e98 <lcd_set_cursor>
	lcd_send_string("Pres:");
 8002326:	4816      	ldr	r0, [pc, #88]	; (8002380 <Print_LCD+0xf4>)
 8002328:	f7ff fd6d 	bl	8001e06 <lcd_send_string>
	sprintf(text,"%.2f",Pressure);
 800232c:	4b15      	ldr	r3, [pc, #84]	; (8002384 <Print_LCD+0xf8>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4618      	mov	r0, r3
 8002332:	f7fe f911 	bl	8000558 <__aeabi_f2d>
 8002336:	4602      	mov	r2, r0
 8002338:	460b      	mov	r3, r1
 800233a:	490b      	ldr	r1, [pc, #44]	; (8002368 <Print_LCD+0xdc>)
 800233c:	480b      	ldr	r0, [pc, #44]	; (800236c <Print_LCD+0xe0>)
 800233e:	f003 fd5d 	bl	8005dfc <siprintf>
	lcd_send_string(text);
 8002342:	480a      	ldr	r0, [pc, #40]	; (800236c <Print_LCD+0xe0>)
 8002344:	f7ff fd5f 	bl	8001e06 <lcd_send_string>
	lcd_send_string("hPa");
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <Print_LCD+0xfc>)
 800234a:	f7ff fd5c 	bl	8001e06 <lcd_send_string>
	HAL_Delay (500);
 800234e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002352:	f000 fa6d 	bl	8002830 <HAL_Delay>
	lcd_clear();
 8002356:	f7ff fd0f 	bl	8001d78 <lcd_clear>
	lcd_home();
 800235a:	f7ff fd69 	bl	8001e30 <lcd_home>
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	20000300 	.word	0x20000300
 8002368:	0800a0d0 	.word	0x0800a0d0
 800236c:	20000308 	.word	0x20000308
 8002370:	0800a0d8 	.word	0x0800a0d8
 8002374:	200002f0 	.word	0x200002f0
 8002378:	0800a0dc 	.word	0x0800a0dc
 800237c:	200002f8 	.word	0x200002f8
 8002380:	0800a0e0 	.word	0x0800a0e0
 8002384:	200002f4 	.word	0x200002f4
 8002388:	0800a0e8 	.word	0x0800a0e8

0800238c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	607b      	str	r3, [r7, #4]
 8002396:	4b10      	ldr	r3, [pc, #64]	; (80023d8 <HAL_MspInit+0x4c>)
 8002398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239a:	4a0f      	ldr	r2, [pc, #60]	; (80023d8 <HAL_MspInit+0x4c>)
 800239c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023a0:	6453      	str	r3, [r2, #68]	; 0x44
 80023a2:	4b0d      	ldr	r3, [pc, #52]	; (80023d8 <HAL_MspInit+0x4c>)
 80023a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023aa:	607b      	str	r3, [r7, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ae:	2300      	movs	r3, #0
 80023b0:	603b      	str	r3, [r7, #0]
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <HAL_MspInit+0x4c>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	4a08      	ldr	r2, [pc, #32]	; (80023d8 <HAL_MspInit+0x4c>)
 80023b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023bc:	6413      	str	r3, [r2, #64]	; 0x40
 80023be:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <HAL_MspInit+0x4c>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c6:	603b      	str	r3, [r7, #0]
 80023c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	40023800 	.word	0x40023800

080023dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08a      	sub	sp, #40	; 0x28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	f107 0314 	add.w	r3, r7, #20
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a17      	ldr	r2, [pc, #92]	; (8002458 <HAL_ADC_MspInit+0x7c>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d127      	bne.n	800244e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	4b16      	ldr	r3, [pc, #88]	; (800245c <HAL_ADC_MspInit+0x80>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002406:	4a15      	ldr	r2, [pc, #84]	; (800245c <HAL_ADC_MspInit+0x80>)
 8002408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800240c:	6453      	str	r3, [r2, #68]	; 0x44
 800240e:	4b13      	ldr	r3, [pc, #76]	; (800245c <HAL_ADC_MspInit+0x80>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002416:	613b      	str	r3, [r7, #16]
 8002418:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	4b0f      	ldr	r3, [pc, #60]	; (800245c <HAL_ADC_MspInit+0x80>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002422:	4a0e      	ldr	r2, [pc, #56]	; (800245c <HAL_ADC_MspInit+0x80>)
 8002424:	f043 0304 	orr.w	r3, r3, #4
 8002428:	6313      	str	r3, [r2, #48]	; 0x30
 800242a:	4b0c      	ldr	r3, [pc, #48]	; (800245c <HAL_ADC_MspInit+0x80>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	f003 0304 	and.w	r3, r3, #4
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002436:	2301      	movs	r3, #1
 8002438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800243a:	2303      	movs	r3, #3
 800243c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243e:	2300      	movs	r3, #0
 8002440:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002442:	f107 0314 	add.w	r3, r7, #20
 8002446:	4619      	mov	r1, r3
 8002448:	4805      	ldr	r0, [pc, #20]	; (8002460 <HAL_ADC_MspInit+0x84>)
 800244a:	f000 fedd 	bl	8003208 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800244e:	bf00      	nop
 8002450:	3728      	adds	r7, #40	; 0x28
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40012000 	.word	0x40012000
 800245c:	40023800 	.word	0x40023800
 8002460:	40020800 	.word	0x40020800

08002464 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b08a      	sub	sp, #40	; 0x28
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800246c:	f107 0314 	add.w	r3, r7, #20
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	605a      	str	r2, [r3, #4]
 8002476:	609a      	str	r2, [r3, #8]
 8002478:	60da      	str	r2, [r3, #12]
 800247a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a19      	ldr	r2, [pc, #100]	; (80024e8 <HAL_I2C_MspInit+0x84>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d12c      	bne.n	80024e0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002486:	2300      	movs	r3, #0
 8002488:	613b      	str	r3, [r7, #16]
 800248a:	4b18      	ldr	r3, [pc, #96]	; (80024ec <HAL_I2C_MspInit+0x88>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248e:	4a17      	ldr	r2, [pc, #92]	; (80024ec <HAL_I2C_MspInit+0x88>)
 8002490:	f043 0302 	orr.w	r3, r3, #2
 8002494:	6313      	str	r3, [r2, #48]	; 0x30
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <HAL_I2C_MspInit+0x88>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	613b      	str	r3, [r7, #16]
 80024a0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024a2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024a8:	2312      	movs	r3, #18
 80024aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024ac:	2301      	movs	r3, #1
 80024ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b0:	2303      	movs	r3, #3
 80024b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024b4:	2304      	movs	r3, #4
 80024b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b8:	f107 0314 	add.w	r3, r7, #20
 80024bc:	4619      	mov	r1, r3
 80024be:	480c      	ldr	r0, [pc, #48]	; (80024f0 <HAL_I2C_MspInit+0x8c>)
 80024c0:	f000 fea2 	bl	8003208 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024c4:	2300      	movs	r3, #0
 80024c6:	60fb      	str	r3, [r7, #12]
 80024c8:	4b08      	ldr	r3, [pc, #32]	; (80024ec <HAL_I2C_MspInit+0x88>)
 80024ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024cc:	4a07      	ldr	r2, [pc, #28]	; (80024ec <HAL_I2C_MspInit+0x88>)
 80024ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024d2:	6413      	str	r3, [r2, #64]	; 0x40
 80024d4:	4b05      	ldr	r3, [pc, #20]	; (80024ec <HAL_I2C_MspInit+0x88>)
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80024e0:	bf00      	nop
 80024e2:	3728      	adds	r7, #40	; 0x28
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40005400 	.word	0x40005400
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40020400 	.word	0x40020400

080024f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024f8:	e7fe      	b.n	80024f8 <NMI_Handler+0x4>

080024fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024fa:	b480      	push	{r7}
 80024fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024fe:	e7fe      	b.n	80024fe <HardFault_Handler+0x4>

08002500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002504:	e7fe      	b.n	8002504 <MemManage_Handler+0x4>

08002506 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002506:	b480      	push	{r7}
 8002508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800250a:	e7fe      	b.n	800250a <BusFault_Handler+0x4>

0800250c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002510:	e7fe      	b.n	8002510 <UsageFault_Handler+0x4>

08002512 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002512:	b480      	push	{r7}
 8002514:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002516:	bf00      	nop
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800252e:	b480      	push	{r7}
 8002530:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002540:	f000 f956 	bl	80027f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002544:	bf00      	nop
 8002546:	bd80      	pop	{r7, pc}

08002548 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
	return 1;
 800254c:	2301      	movs	r3, #1
}
 800254e:	4618      	mov	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <_kill>:

int _kill(int pid, int sig)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002562:	f002 fd99 	bl	8005098 <__errno>
 8002566:	4603      	mov	r3, r0
 8002568:	2216      	movs	r2, #22
 800256a:	601a      	str	r2, [r3, #0]
	return -1;
 800256c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002570:	4618      	mov	r0, r3
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <_exit>:

void _exit (int status)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002580:	f04f 31ff 	mov.w	r1, #4294967295
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f7ff ffe7 	bl	8002558 <_kill>
	while (1) {}		/* Make sure we hang here */
 800258a:	e7fe      	b.n	800258a <_exit+0x12>

0800258c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
 800259c:	e00a      	b.n	80025b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800259e:	f3af 8000 	nop.w
 80025a2:	4601      	mov	r1, r0
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	1c5a      	adds	r2, r3, #1
 80025a8:	60ba      	str	r2, [r7, #8]
 80025aa:	b2ca      	uxtb	r2, r1
 80025ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	3301      	adds	r3, #1
 80025b2:	617b      	str	r3, [r7, #20]
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	dbf0      	blt.n	800259e <_read+0x12>
	}

return len;
 80025bc:	687b      	ldr	r3, [r7, #4]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3718      	adds	r7, #24
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b086      	sub	sp, #24
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	60f8      	str	r0, [r7, #12]
 80025ce:	60b9      	str	r1, [r7, #8]
 80025d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	e009      	b.n	80025ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	1c5a      	adds	r2, r3, #1
 80025dc:	60ba      	str	r2, [r7, #8]
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	3301      	adds	r3, #1
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	697a      	ldr	r2, [r7, #20]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	dbf1      	blt.n	80025d8 <_write+0x12>
	}
	return len;
 80025f4:	687b      	ldr	r3, [r7, #4]
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <_close>:

int _close(int file)
{
 80025fe:	b480      	push	{r7}
 8002600:	b083      	sub	sp, #12
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
	return -1;
 8002606:	f04f 33ff 	mov.w	r3, #4294967295
}
 800260a:	4618      	mov	r0, r3
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002626:	605a      	str	r2, [r3, #4]
	return 0;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <_isatty>:

int _isatty(int file)
{
 8002636:	b480      	push	{r7}
 8002638:	b083      	sub	sp, #12
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
	return 1;
 800263e:	2301      	movs	r3, #1
}
 8002640:	4618      	mov	r0, r3
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
	return 0;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3714      	adds	r7, #20
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
	...

08002668 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002670:	4a14      	ldr	r2, [pc, #80]	; (80026c4 <_sbrk+0x5c>)
 8002672:	4b15      	ldr	r3, [pc, #84]	; (80026c8 <_sbrk+0x60>)
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800267c:	4b13      	ldr	r3, [pc, #76]	; (80026cc <_sbrk+0x64>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d102      	bne.n	800268a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002684:	4b11      	ldr	r3, [pc, #68]	; (80026cc <_sbrk+0x64>)
 8002686:	4a12      	ldr	r2, [pc, #72]	; (80026d0 <_sbrk+0x68>)
 8002688:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800268a:	4b10      	ldr	r3, [pc, #64]	; (80026cc <_sbrk+0x64>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4413      	add	r3, r2
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	429a      	cmp	r2, r3
 8002696:	d207      	bcs.n	80026a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002698:	f002 fcfe 	bl	8005098 <__errno>
 800269c:	4603      	mov	r3, r0
 800269e:	220c      	movs	r2, #12
 80026a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026a2:	f04f 33ff 	mov.w	r3, #4294967295
 80026a6:	e009      	b.n	80026bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026a8:	4b08      	ldr	r3, [pc, #32]	; (80026cc <_sbrk+0x64>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ae:	4b07      	ldr	r3, [pc, #28]	; (80026cc <_sbrk+0x64>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4413      	add	r3, r2
 80026b6:	4a05      	ldr	r2, [pc, #20]	; (80026cc <_sbrk+0x64>)
 80026b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026ba:	68fb      	ldr	r3, [r7, #12]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3718      	adds	r7, #24
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	20018000 	.word	0x20018000
 80026c8:	00000400 	.word	0x00000400
 80026cc:	20000310 	.word	0x20000310
 80026d0:	20000328 	.word	0x20000328

080026d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026d8:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <SystemInit+0x20>)
 80026da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026de:	4a05      	ldr	r2, [pc, #20]	; (80026f4 <SystemInit+0x20>)
 80026e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026e8:	bf00      	nop
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000ed00 	.word	0xe000ed00

080026f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80026f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002730 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026fc:	480d      	ldr	r0, [pc, #52]	; (8002734 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80026fe:	490e      	ldr	r1, [pc, #56]	; (8002738 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002700:	4a0e      	ldr	r2, [pc, #56]	; (800273c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002702:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002704:	e002      	b.n	800270c <LoopCopyDataInit>

08002706 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002706:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002708:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800270a:	3304      	adds	r3, #4

0800270c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800270c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800270e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002710:	d3f9      	bcc.n	8002706 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002712:	4a0b      	ldr	r2, [pc, #44]	; (8002740 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002714:	4c0b      	ldr	r4, [pc, #44]	; (8002744 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002716:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002718:	e001      	b.n	800271e <LoopFillZerobss>

0800271a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800271a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800271c:	3204      	adds	r2, #4

0800271e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800271e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002720:	d3fb      	bcc.n	800271a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002722:	f7ff ffd7 	bl	80026d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002726:	f002 fcbd 	bl	80050a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800272a:	f7ff fbe1 	bl	8001ef0 <main>
  bx  lr    
 800272e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002730:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002738:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 800273c:	0800a5bc 	.word	0x0800a5bc
  ldr r2, =_sbss
 8002740:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002744:	20000328 	.word	0x20000328

08002748 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002748:	e7fe      	b.n	8002748 <ADC_IRQHandler>
	...

0800274c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002750:	4b0e      	ldr	r3, [pc, #56]	; (800278c <HAL_Init+0x40>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a0d      	ldr	r2, [pc, #52]	; (800278c <HAL_Init+0x40>)
 8002756:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800275a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800275c:	4b0b      	ldr	r3, [pc, #44]	; (800278c <HAL_Init+0x40>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a0a      	ldr	r2, [pc, #40]	; (800278c <HAL_Init+0x40>)
 8002762:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002766:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002768:	4b08      	ldr	r3, [pc, #32]	; (800278c <HAL_Init+0x40>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a07      	ldr	r2, [pc, #28]	; (800278c <HAL_Init+0x40>)
 800276e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002772:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002774:	2003      	movs	r0, #3
 8002776:	f000 fd13 	bl	80031a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800277a:	200f      	movs	r0, #15
 800277c:	f000 f808 	bl	8002790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002780:	f7ff fe04 	bl	800238c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40023c00 	.word	0x40023c00

08002790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002798:	4b12      	ldr	r3, [pc, #72]	; (80027e4 <HAL_InitTick+0x54>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b12      	ldr	r3, [pc, #72]	; (80027e8 <HAL_InitTick+0x58>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	4619      	mov	r1, r3
 80027a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 fd1d 	bl	80031ee <HAL_SYSTICK_Config>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e00e      	b.n	80027dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b0f      	cmp	r3, #15
 80027c2:	d80a      	bhi.n	80027da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027c4:	2200      	movs	r2, #0
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	f04f 30ff 	mov.w	r0, #4294967295
 80027cc:	f000 fcf3 	bl	80031b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027d0:	4a06      	ldr	r2, [pc, #24]	; (80027ec <HAL_InitTick+0x5c>)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e000      	b.n	80027dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	2000001c 	.word	0x2000001c
 80027e8:	20000024 	.word	0x20000024
 80027ec:	20000020 	.word	0x20000020

080027f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027f4:	4b06      	ldr	r3, [pc, #24]	; (8002810 <HAL_IncTick+0x20>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	461a      	mov	r2, r3
 80027fa:	4b06      	ldr	r3, [pc, #24]	; (8002814 <HAL_IncTick+0x24>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4413      	add	r3, r2
 8002800:	4a04      	ldr	r2, [pc, #16]	; (8002814 <HAL_IncTick+0x24>)
 8002802:	6013      	str	r3, [r2, #0]
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	20000024 	.word	0x20000024
 8002814:	20000314 	.word	0x20000314

08002818 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  return uwTick;
 800281c:	4b03      	ldr	r3, [pc, #12]	; (800282c <HAL_GetTick+0x14>)
 800281e:	681b      	ldr	r3, [r3, #0]
}
 8002820:	4618      	mov	r0, r3
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	20000314 	.word	0x20000314

08002830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002838:	f7ff ffee 	bl	8002818 <HAL_GetTick>
 800283c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002848:	d005      	beq.n	8002856 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800284a:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <HAL_Delay+0x44>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	461a      	mov	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4413      	add	r3, r2
 8002854:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002856:	bf00      	nop
 8002858:	f7ff ffde 	bl	8002818 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	429a      	cmp	r2, r3
 8002866:	d8f7      	bhi.n	8002858 <HAL_Delay+0x28>
  {
  }
}
 8002868:	bf00      	nop
 800286a:	bf00      	nop
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000024 	.word	0x20000024

08002878 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002880:	2300      	movs	r3, #0
 8002882:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e033      	b.n	80028f6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002892:	2b00      	cmp	r3, #0
 8002894:	d109      	bne.n	80028aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7ff fda0 	bl	80023dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2200      	movs	r2, #0
 80028a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ae:	f003 0310 	and.w	r3, r3, #16
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d118      	bne.n	80028e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80028be:	f023 0302 	bic.w	r3, r3, #2
 80028c2:	f043 0202 	orr.w	r2, r3, #2
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 faba 	bl	8002e44 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	f023 0303 	bic.w	r3, r3, #3
 80028de:	f043 0201 	orr.w	r2, r3, #1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	641a      	str	r2, [r3, #64]	; 0x40
 80028e6:	e001      	b.n	80028ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002908:	2300      	movs	r3, #0
 800290a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002912:	2b01      	cmp	r3, #1
 8002914:	d101      	bne.n	800291a <HAL_ADC_Start+0x1a>
 8002916:	2302      	movs	r3, #2
 8002918:	e097      	b.n	8002a4a <HAL_ADC_Start+0x14a>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2201      	movs	r2, #1
 800291e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	2b01      	cmp	r3, #1
 800292e:	d018      	beq.n	8002962 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f042 0201 	orr.w	r2, r2, #1
 800293e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002940:	4b45      	ldr	r3, [pc, #276]	; (8002a58 <HAL_ADC_Start+0x158>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a45      	ldr	r2, [pc, #276]	; (8002a5c <HAL_ADC_Start+0x15c>)
 8002946:	fba2 2303 	umull	r2, r3, r2, r3
 800294a:	0c9a      	lsrs	r2, r3, #18
 800294c:	4613      	mov	r3, r2
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	4413      	add	r3, r2
 8002952:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002954:	e002      	b.n	800295c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	3b01      	subs	r3, #1
 800295a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1f9      	bne.n	8002956 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	2b01      	cmp	r3, #1
 800296e:	d15f      	bne.n	8002a30 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002974:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002978:	f023 0301 	bic.w	r3, r3, #1
 800297c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800298e:	2b00      	cmp	r3, #0
 8002990:	d007      	beq.n	80029a2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002996:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800299a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029ae:	d106      	bne.n	80029be <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b4:	f023 0206 	bic.w	r2, r3, #6
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	645a      	str	r2, [r3, #68]	; 0x44
 80029bc:	e002      	b.n	80029c4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029cc:	4b24      	ldr	r3, [pc, #144]	; (8002a60 <HAL_ADC_Start+0x160>)
 80029ce:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80029d8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 031f 	and.w	r3, r3, #31
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10f      	bne.n	8002a06 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d129      	bne.n	8002a48 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689a      	ldr	r2, [r3, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	e020      	b.n	8002a48 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a16      	ldr	r2, [pc, #88]	; (8002a64 <HAL_ADC_Start+0x164>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d11b      	bne.n	8002a48 <HAL_ADC_Start+0x148>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d114      	bne.n	8002a48 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a2c:	609a      	str	r2, [r3, #8]
 8002a2e:	e00b      	b.n	8002a48 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a34:	f043 0210 	orr.w	r2, r3, #16
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a40:	f043 0201 	orr.w	r2, r3, #1
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	2000001c 	.word	0x2000001c
 8002a5c:	431bde83 	.word	0x431bde83
 8002a60:	40012300 	.word	0x40012300
 8002a64:	40012000 	.word	0x40012000

08002a68 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d101      	bne.n	8002a7e <HAL_ADC_Stop+0x16>
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	e021      	b.n	8002ac2 <HAL_ADC_Stop+0x5a>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689a      	ldr	r2, [r3, #8]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 0201 	bic.w	r2, r2, #1
 8002a94:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d109      	bne.n	8002ab8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002aac:	f023 0301 	bic.w	r3, r3, #1
 8002ab0:	f043 0201 	orr.w	r2, r3, #1
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr

08002ace <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b084      	sub	sp, #16
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
 8002ad6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aea:	d113      	bne.n	8002b14 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002af6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002afa:	d10b      	bne.n	8002b14 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b00:	f043 0220 	orr.w	r2, r3, #32
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e063      	b.n	8002bdc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002b14:	f7ff fe80 	bl	8002818 <HAL_GetTick>
 8002b18:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b1a:	e021      	b.n	8002b60 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b22:	d01d      	beq.n	8002b60 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d007      	beq.n	8002b3a <HAL_ADC_PollForConversion+0x6c>
 8002b2a:	f7ff fe75 	bl	8002818 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	683a      	ldr	r2, [r7, #0]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d212      	bcs.n	8002b60 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0302 	and.w	r3, r3, #2
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d00b      	beq.n	8002b60 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4c:	f043 0204 	orr.w	r2, r3, #4
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e03d      	b.n	8002bdc <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d1d6      	bne.n	8002b1c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f06f 0212 	mvn.w	r2, #18
 8002b76:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d123      	bne.n	8002bda <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d11f      	bne.n	8002bda <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d006      	beq.n	8002bb6 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d111      	bne.n	8002bda <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d105      	bne.n	8002bda <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	f043 0201 	orr.w	r2, r3, #1
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
	...

08002c00 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d101      	bne.n	8002c1c <HAL_ADC_ConfigChannel+0x1c>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	e105      	b.n	8002e28 <HAL_ADC_ConfigChannel+0x228>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2b09      	cmp	r3, #9
 8002c2a:	d925      	bls.n	8002c78 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68d9      	ldr	r1, [r3, #12]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	461a      	mov	r2, r3
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	4413      	add	r3, r2
 8002c40:	3b1e      	subs	r3, #30
 8002c42:	2207      	movs	r2, #7
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	43da      	mvns	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	400a      	ands	r2, r1
 8002c50:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68d9      	ldr	r1, [r3, #12]
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	689a      	ldr	r2, [r3, #8]
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	4618      	mov	r0, r3
 8002c64:	4603      	mov	r3, r0
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	4403      	add	r3, r0
 8002c6a:	3b1e      	subs	r3, #30
 8002c6c:	409a      	lsls	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	430a      	orrs	r2, r1
 8002c74:	60da      	str	r2, [r3, #12]
 8002c76:	e022      	b.n	8002cbe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6919      	ldr	r1, [r3, #16]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	461a      	mov	r2, r3
 8002c86:	4613      	mov	r3, r2
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	4413      	add	r3, r2
 8002c8c:	2207      	movs	r2, #7
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	43da      	mvns	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	400a      	ands	r2, r1
 8002c9a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	6919      	ldr	r1, [r3, #16]
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	689a      	ldr	r2, [r3, #8]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	4618      	mov	r0, r3
 8002cae:	4603      	mov	r3, r0
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	4403      	add	r3, r0
 8002cb4:	409a      	lsls	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	2b06      	cmp	r3, #6
 8002cc4:	d824      	bhi.n	8002d10 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685a      	ldr	r2, [r3, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	3b05      	subs	r3, #5
 8002cd8:	221f      	movs	r2, #31
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43da      	mvns	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	400a      	ands	r2, r1
 8002ce6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	3b05      	subs	r3, #5
 8002d02:	fa00 f203 	lsl.w	r2, r0, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	635a      	str	r2, [r3, #52]	; 0x34
 8002d0e:	e04c      	b.n	8002daa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b0c      	cmp	r3, #12
 8002d16:	d824      	bhi.n	8002d62 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	4613      	mov	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	4413      	add	r3, r2
 8002d28:	3b23      	subs	r3, #35	; 0x23
 8002d2a:	221f      	movs	r2, #31
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	43da      	mvns	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	400a      	ands	r2, r1
 8002d38:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	4618      	mov	r0, r3
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	3b23      	subs	r3, #35	; 0x23
 8002d54:	fa00 f203 	lsl.w	r2, r0, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	631a      	str	r2, [r3, #48]	; 0x30
 8002d60:	e023      	b.n	8002daa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4413      	add	r3, r2
 8002d72:	3b41      	subs	r3, #65	; 0x41
 8002d74:	221f      	movs	r2, #31
 8002d76:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7a:	43da      	mvns	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	400a      	ands	r2, r1
 8002d82:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	4618      	mov	r0, r3
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	4613      	mov	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	4413      	add	r3, r2
 8002d9c:	3b41      	subs	r3, #65	; 0x41
 8002d9e:	fa00 f203 	lsl.w	r2, r0, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	430a      	orrs	r2, r1
 8002da8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002daa:	4b22      	ldr	r3, [pc, #136]	; (8002e34 <HAL_ADC_ConfigChannel+0x234>)
 8002dac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a21      	ldr	r2, [pc, #132]	; (8002e38 <HAL_ADC_ConfigChannel+0x238>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d109      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x1cc>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2b12      	cmp	r3, #18
 8002dbe:	d105      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a19      	ldr	r2, [pc, #100]	; (8002e38 <HAL_ADC_ConfigChannel+0x238>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d123      	bne.n	8002e1e <HAL_ADC_ConfigChannel+0x21e>
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b10      	cmp	r3, #16
 8002ddc:	d003      	beq.n	8002de6 <HAL_ADC_ConfigChannel+0x1e6>
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2b11      	cmp	r3, #17
 8002de4:	d11b      	bne.n	8002e1e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2b10      	cmp	r3, #16
 8002df8:	d111      	bne.n	8002e1e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002dfa:	4b10      	ldr	r3, [pc, #64]	; (8002e3c <HAL_ADC_ConfigChannel+0x23c>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a10      	ldr	r2, [pc, #64]	; (8002e40 <HAL_ADC_ConfigChannel+0x240>)
 8002e00:	fba2 2303 	umull	r2, r3, r2, r3
 8002e04:	0c9a      	lsrs	r2, r3, #18
 8002e06:	4613      	mov	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	4413      	add	r3, r2
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e10:	e002      	b.n	8002e18 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	3b01      	subs	r3, #1
 8002e16:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f9      	bne.n	8002e12 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3714      	adds	r7, #20
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr
 8002e34:	40012300 	.word	0x40012300
 8002e38:	40012000 	.word	0x40012000
 8002e3c:	2000001c 	.word	0x2000001c
 8002e40:	431bde83 	.word	0x431bde83

08002e44 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e4c:	4b79      	ldr	r3, [pc, #484]	; (8003034 <ADC_Init+0x1f0>)
 8002e4e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	431a      	orrs	r2, r3
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6859      	ldr	r1, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	021a      	lsls	r2, r3, #8
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002e9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6859      	ldr	r1, [r3, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ebe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6899      	ldr	r1, [r3, #8]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68da      	ldr	r2, [r3, #12]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed6:	4a58      	ldr	r2, [pc, #352]	; (8003038 <ADC_Init+0x1f4>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d022      	beq.n	8002f22 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002eea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6899      	ldr	r1, [r3, #8]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	6899      	ldr	r1, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	609a      	str	r2, [r3, #8]
 8002f20:	e00f      	b.n	8002f42 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f40:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689a      	ldr	r2, [r3, #8]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 0202 	bic.w	r2, r2, #2
 8002f50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6899      	ldr	r1, [r3, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	7e1b      	ldrb	r3, [r3, #24]
 8002f5c:	005a      	lsls	r2, r3, #1
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d01b      	beq.n	8002fa8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f7e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	685a      	ldr	r2, [r3, #4]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f8e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6859      	ldr	r1, [r3, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	035a      	lsls	r2, r3, #13
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	e007      	b.n	8002fb8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	685a      	ldr	r2, [r3, #4]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fb6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002fc6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	051a      	lsls	r2, r3, #20
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002fec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6899      	ldr	r1, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ffa:	025a      	lsls	r2, r3, #9
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	430a      	orrs	r2, r1
 8003002:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003012:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6899      	ldr	r1, [r3, #8]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	029a      	lsls	r2, r3, #10
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	430a      	orrs	r2, r1
 8003026:	609a      	str	r2, [r3, #8]
}
 8003028:	bf00      	nop
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	40012300 	.word	0x40012300
 8003038:	0f000001 	.word	0x0f000001

0800303c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f003 0307 	and.w	r3, r3, #7
 800304a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800304c:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <__NVIC_SetPriorityGrouping+0x44>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003058:	4013      	ands	r3, r2
 800305a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003064:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800306c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800306e:	4a04      	ldr	r2, [pc, #16]	; (8003080 <__NVIC_SetPriorityGrouping+0x44>)
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	60d3      	str	r3, [r2, #12]
}
 8003074:	bf00      	nop
 8003076:	3714      	adds	r7, #20
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr
 8003080:	e000ed00 	.word	0xe000ed00

08003084 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003088:	4b04      	ldr	r3, [pc, #16]	; (800309c <__NVIC_GetPriorityGrouping+0x18>)
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	0a1b      	lsrs	r3, r3, #8
 800308e:	f003 0307 	and.w	r3, r3, #7
}
 8003092:	4618      	mov	r0, r3
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr
 800309c:	e000ed00 	.word	0xe000ed00

080030a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	4603      	mov	r3, r0
 80030a8:	6039      	str	r1, [r7, #0]
 80030aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	db0a      	blt.n	80030ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	b2da      	uxtb	r2, r3
 80030b8:	490c      	ldr	r1, [pc, #48]	; (80030ec <__NVIC_SetPriority+0x4c>)
 80030ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030be:	0112      	lsls	r2, r2, #4
 80030c0:	b2d2      	uxtb	r2, r2
 80030c2:	440b      	add	r3, r1
 80030c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030c8:	e00a      	b.n	80030e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	b2da      	uxtb	r2, r3
 80030ce:	4908      	ldr	r1, [pc, #32]	; (80030f0 <__NVIC_SetPriority+0x50>)
 80030d0:	79fb      	ldrb	r3, [r7, #7]
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	3b04      	subs	r3, #4
 80030d8:	0112      	lsls	r2, r2, #4
 80030da:	b2d2      	uxtb	r2, r2
 80030dc:	440b      	add	r3, r1
 80030de:	761a      	strb	r2, [r3, #24]
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	e000e100 	.word	0xe000e100
 80030f0:	e000ed00 	.word	0xe000ed00

080030f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b089      	sub	sp, #36	; 0x24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	f1c3 0307 	rsb	r3, r3, #7
 800310e:	2b04      	cmp	r3, #4
 8003110:	bf28      	it	cs
 8003112:	2304      	movcs	r3, #4
 8003114:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	3304      	adds	r3, #4
 800311a:	2b06      	cmp	r3, #6
 800311c:	d902      	bls.n	8003124 <NVIC_EncodePriority+0x30>
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	3b03      	subs	r3, #3
 8003122:	e000      	b.n	8003126 <NVIC_EncodePriority+0x32>
 8003124:	2300      	movs	r3, #0
 8003126:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003128:	f04f 32ff 	mov.w	r2, #4294967295
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	fa02 f303 	lsl.w	r3, r2, r3
 8003132:	43da      	mvns	r2, r3
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	401a      	ands	r2, r3
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800313c:	f04f 31ff 	mov.w	r1, #4294967295
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	fa01 f303 	lsl.w	r3, r1, r3
 8003146:	43d9      	mvns	r1, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800314c:	4313      	orrs	r3, r2
         );
}
 800314e:	4618      	mov	r0, r3
 8003150:	3724      	adds	r7, #36	; 0x24
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
	...

0800315c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	3b01      	subs	r3, #1
 8003168:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800316c:	d301      	bcc.n	8003172 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800316e:	2301      	movs	r3, #1
 8003170:	e00f      	b.n	8003192 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003172:	4a0a      	ldr	r2, [pc, #40]	; (800319c <SysTick_Config+0x40>)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	3b01      	subs	r3, #1
 8003178:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800317a:	210f      	movs	r1, #15
 800317c:	f04f 30ff 	mov.w	r0, #4294967295
 8003180:	f7ff ff8e 	bl	80030a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003184:	4b05      	ldr	r3, [pc, #20]	; (800319c <SysTick_Config+0x40>)
 8003186:	2200      	movs	r2, #0
 8003188:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800318a:	4b04      	ldr	r3, [pc, #16]	; (800319c <SysTick_Config+0x40>)
 800318c:	2207      	movs	r2, #7
 800318e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	e000e010 	.word	0xe000e010

080031a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f7ff ff47 	bl	800303c <__NVIC_SetPriorityGrouping>
}
 80031ae:	bf00      	nop
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b086      	sub	sp, #24
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	4603      	mov	r3, r0
 80031be:	60b9      	str	r1, [r7, #8]
 80031c0:	607a      	str	r2, [r7, #4]
 80031c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031c4:	2300      	movs	r3, #0
 80031c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031c8:	f7ff ff5c 	bl	8003084 <__NVIC_GetPriorityGrouping>
 80031cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	68b9      	ldr	r1, [r7, #8]
 80031d2:	6978      	ldr	r0, [r7, #20]
 80031d4:	f7ff ff8e 	bl	80030f4 <NVIC_EncodePriority>
 80031d8:	4602      	mov	r2, r0
 80031da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031de:	4611      	mov	r1, r2
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff ff5d 	bl	80030a0 <__NVIC_SetPriority>
}
 80031e6:	bf00      	nop
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b082      	sub	sp, #8
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7ff ffb0 	bl	800315c <SysTick_Config>
 80031fc:	4603      	mov	r3, r0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
	...

08003208 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003208:	b480      	push	{r7}
 800320a:	b089      	sub	sp, #36	; 0x24
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003216:	2300      	movs	r3, #0
 8003218:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800321a:	2300      	movs	r3, #0
 800321c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800321e:	2300      	movs	r3, #0
 8003220:	61fb      	str	r3, [r7, #28]
 8003222:	e159      	b.n	80034d8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003224:	2201      	movs	r2, #1
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	4013      	ands	r3, r2
 8003236:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	429a      	cmp	r2, r3
 800323e:	f040 8148 	bne.w	80034d2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f003 0303 	and.w	r3, r3, #3
 800324a:	2b01      	cmp	r3, #1
 800324c:	d005      	beq.n	800325a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003256:	2b02      	cmp	r3, #2
 8003258:	d130      	bne.n	80032bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	2203      	movs	r2, #3
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	43db      	mvns	r3, r3
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	4013      	ands	r3, r2
 8003270:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	4313      	orrs	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003290:	2201      	movs	r2, #1
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	43db      	mvns	r3, r3
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4013      	ands	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	091b      	lsrs	r3, r3, #4
 80032a6:	f003 0201 	and.w	r2, r3, #1
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	2b03      	cmp	r3, #3
 80032c6:	d017      	beq.n	80032f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	2203      	movs	r2, #3
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	43db      	mvns	r3, r3
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	4013      	ands	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	689a      	ldr	r2, [r3, #8]
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	2b02      	cmp	r3, #2
 8003302:	d123      	bne.n	800334c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	08da      	lsrs	r2, r3, #3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	3208      	adds	r2, #8
 800330c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003310:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	220f      	movs	r2, #15
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43db      	mvns	r3, r3
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	4013      	ands	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	4313      	orrs	r3, r2
 800333c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	08da      	lsrs	r2, r3, #3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3208      	adds	r2, #8
 8003346:	69b9      	ldr	r1, [r7, #24]
 8003348:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	2203      	movs	r2, #3
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	43db      	mvns	r3, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4013      	ands	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f003 0203 	and.w	r2, r3, #3
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4313      	orrs	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 80a2 	beq.w	80034d2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800338e:	2300      	movs	r3, #0
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	4b57      	ldr	r3, [pc, #348]	; (80034f0 <HAL_GPIO_Init+0x2e8>)
 8003394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003396:	4a56      	ldr	r2, [pc, #344]	; (80034f0 <HAL_GPIO_Init+0x2e8>)
 8003398:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800339c:	6453      	str	r3, [r2, #68]	; 0x44
 800339e:	4b54      	ldr	r3, [pc, #336]	; (80034f0 <HAL_GPIO_Init+0x2e8>)
 80033a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033aa:	4a52      	ldr	r2, [pc, #328]	; (80034f4 <HAL_GPIO_Init+0x2ec>)
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	089b      	lsrs	r3, r3, #2
 80033b0:	3302      	adds	r3, #2
 80033b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	220f      	movs	r2, #15
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	43db      	mvns	r3, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4013      	ands	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a49      	ldr	r2, [pc, #292]	; (80034f8 <HAL_GPIO_Init+0x2f0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d019      	beq.n	800340a <HAL_GPIO_Init+0x202>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a48      	ldr	r2, [pc, #288]	; (80034fc <HAL_GPIO_Init+0x2f4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d013      	beq.n	8003406 <HAL_GPIO_Init+0x1fe>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a47      	ldr	r2, [pc, #284]	; (8003500 <HAL_GPIO_Init+0x2f8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d00d      	beq.n	8003402 <HAL_GPIO_Init+0x1fa>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a46      	ldr	r2, [pc, #280]	; (8003504 <HAL_GPIO_Init+0x2fc>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d007      	beq.n	80033fe <HAL_GPIO_Init+0x1f6>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a45      	ldr	r2, [pc, #276]	; (8003508 <HAL_GPIO_Init+0x300>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d101      	bne.n	80033fa <HAL_GPIO_Init+0x1f2>
 80033f6:	2304      	movs	r3, #4
 80033f8:	e008      	b.n	800340c <HAL_GPIO_Init+0x204>
 80033fa:	2307      	movs	r3, #7
 80033fc:	e006      	b.n	800340c <HAL_GPIO_Init+0x204>
 80033fe:	2303      	movs	r3, #3
 8003400:	e004      	b.n	800340c <HAL_GPIO_Init+0x204>
 8003402:	2302      	movs	r3, #2
 8003404:	e002      	b.n	800340c <HAL_GPIO_Init+0x204>
 8003406:	2301      	movs	r3, #1
 8003408:	e000      	b.n	800340c <HAL_GPIO_Init+0x204>
 800340a:	2300      	movs	r3, #0
 800340c:	69fa      	ldr	r2, [r7, #28]
 800340e:	f002 0203 	and.w	r2, r2, #3
 8003412:	0092      	lsls	r2, r2, #2
 8003414:	4093      	lsls	r3, r2
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4313      	orrs	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800341c:	4935      	ldr	r1, [pc, #212]	; (80034f4 <HAL_GPIO_Init+0x2ec>)
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	089b      	lsrs	r3, r3, #2
 8003422:	3302      	adds	r3, #2
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800342a:	4b38      	ldr	r3, [pc, #224]	; (800350c <HAL_GPIO_Init+0x304>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	43db      	mvns	r3, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4013      	ands	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	4313      	orrs	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800344e:	4a2f      	ldr	r2, [pc, #188]	; (800350c <HAL_GPIO_Init+0x304>)
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003454:	4b2d      	ldr	r3, [pc, #180]	; (800350c <HAL_GPIO_Init+0x304>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	43db      	mvns	r3, r3
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	4013      	ands	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d003      	beq.n	8003478 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4313      	orrs	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003478:	4a24      	ldr	r2, [pc, #144]	; (800350c <HAL_GPIO_Init+0x304>)
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800347e:	4b23      	ldr	r3, [pc, #140]	; (800350c <HAL_GPIO_Init+0x304>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	43db      	mvns	r3, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4013      	ands	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034a2:	4a1a      	ldr	r2, [pc, #104]	; (800350c <HAL_GPIO_Init+0x304>)
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034a8:	4b18      	ldr	r3, [pc, #96]	; (800350c <HAL_GPIO_Init+0x304>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4013      	ands	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034cc:	4a0f      	ldr	r2, [pc, #60]	; (800350c <HAL_GPIO_Init+0x304>)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	3301      	adds	r3, #1
 80034d6:	61fb      	str	r3, [r7, #28]
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	2b0f      	cmp	r3, #15
 80034dc:	f67f aea2 	bls.w	8003224 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	3724      	adds	r7, #36	; 0x24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40023800 	.word	0x40023800
 80034f4:	40013800 	.word	0x40013800
 80034f8:	40020000 	.word	0x40020000
 80034fc:	40020400 	.word	0x40020400
 8003500:	40020800 	.word	0x40020800
 8003504:	40020c00 	.word	0x40020c00
 8003508:	40021000 	.word	0x40021000
 800350c:	40013c00 	.word	0x40013c00

08003510 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d101      	bne.n	8003522 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e12b      	b.n	800377a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d106      	bne.n	800353c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f7fe ff94 	bl	8002464 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2224      	movs	r2, #36	; 0x24
 8003540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f022 0201 	bic.w	r2, r2, #1
 8003552:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003562:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003572:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003574:	f001 fd7c 	bl	8005070 <HAL_RCC_GetPCLK1Freq>
 8003578:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	4a81      	ldr	r2, [pc, #516]	; (8003784 <HAL_I2C_Init+0x274>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d807      	bhi.n	8003594 <HAL_I2C_Init+0x84>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	4a80      	ldr	r2, [pc, #512]	; (8003788 <HAL_I2C_Init+0x278>)
 8003588:	4293      	cmp	r3, r2
 800358a:	bf94      	ite	ls
 800358c:	2301      	movls	r3, #1
 800358e:	2300      	movhi	r3, #0
 8003590:	b2db      	uxtb	r3, r3
 8003592:	e006      	b.n	80035a2 <HAL_I2C_Init+0x92>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	4a7d      	ldr	r2, [pc, #500]	; (800378c <HAL_I2C_Init+0x27c>)
 8003598:	4293      	cmp	r3, r2
 800359a:	bf94      	ite	ls
 800359c:	2301      	movls	r3, #1
 800359e:	2300      	movhi	r3, #0
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e0e7      	b.n	800377a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	4a78      	ldr	r2, [pc, #480]	; (8003790 <HAL_I2C_Init+0x280>)
 80035ae:	fba2 2303 	umull	r2, r3, r2, r3
 80035b2:	0c9b      	lsrs	r3, r3, #18
 80035b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68ba      	ldr	r2, [r7, #8]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	4a6a      	ldr	r2, [pc, #424]	; (8003784 <HAL_I2C_Init+0x274>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d802      	bhi.n	80035e4 <HAL_I2C_Init+0xd4>
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	3301      	adds	r3, #1
 80035e2:	e009      	b.n	80035f8 <HAL_I2C_Init+0xe8>
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035ea:	fb02 f303 	mul.w	r3, r2, r3
 80035ee:	4a69      	ldr	r2, [pc, #420]	; (8003794 <HAL_I2C_Init+0x284>)
 80035f0:	fba2 2303 	umull	r2, r3, r2, r3
 80035f4:	099b      	lsrs	r3, r3, #6
 80035f6:	3301      	adds	r3, #1
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	430b      	orrs	r3, r1
 80035fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800360a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	495c      	ldr	r1, [pc, #368]	; (8003784 <HAL_I2C_Init+0x274>)
 8003614:	428b      	cmp	r3, r1
 8003616:	d819      	bhi.n	800364c <HAL_I2C_Init+0x13c>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	1e59      	subs	r1, r3, #1
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	fbb1 f3f3 	udiv	r3, r1, r3
 8003626:	1c59      	adds	r1, r3, #1
 8003628:	f640 73fc 	movw	r3, #4092	; 0xffc
 800362c:	400b      	ands	r3, r1
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00a      	beq.n	8003648 <HAL_I2C_Init+0x138>
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	1e59      	subs	r1, r3, #1
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003640:	3301      	adds	r3, #1
 8003642:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003646:	e051      	b.n	80036ec <HAL_I2C_Init+0x1dc>
 8003648:	2304      	movs	r3, #4
 800364a:	e04f      	b.n	80036ec <HAL_I2C_Init+0x1dc>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d111      	bne.n	8003678 <HAL_I2C_Init+0x168>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	1e58      	subs	r0, r3, #1
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6859      	ldr	r1, [r3, #4]
 800365c:	460b      	mov	r3, r1
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	440b      	add	r3, r1
 8003662:	fbb0 f3f3 	udiv	r3, r0, r3
 8003666:	3301      	adds	r3, #1
 8003668:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800366c:	2b00      	cmp	r3, #0
 800366e:	bf0c      	ite	eq
 8003670:	2301      	moveq	r3, #1
 8003672:	2300      	movne	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	e012      	b.n	800369e <HAL_I2C_Init+0x18e>
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	1e58      	subs	r0, r3, #1
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6859      	ldr	r1, [r3, #4]
 8003680:	460b      	mov	r3, r1
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	440b      	add	r3, r1
 8003686:	0099      	lsls	r1, r3, #2
 8003688:	440b      	add	r3, r1
 800368a:	fbb0 f3f3 	udiv	r3, r0, r3
 800368e:	3301      	adds	r3, #1
 8003690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003694:	2b00      	cmp	r3, #0
 8003696:	bf0c      	ite	eq
 8003698:	2301      	moveq	r3, #1
 800369a:	2300      	movne	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <HAL_I2C_Init+0x196>
 80036a2:	2301      	movs	r3, #1
 80036a4:	e022      	b.n	80036ec <HAL_I2C_Init+0x1dc>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10e      	bne.n	80036cc <HAL_I2C_Init+0x1bc>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	1e58      	subs	r0, r3, #1
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6859      	ldr	r1, [r3, #4]
 80036b6:	460b      	mov	r3, r1
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	440b      	add	r3, r1
 80036bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80036c0:	3301      	adds	r3, #1
 80036c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036ca:	e00f      	b.n	80036ec <HAL_I2C_Init+0x1dc>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	1e58      	subs	r0, r3, #1
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6859      	ldr	r1, [r3, #4]
 80036d4:	460b      	mov	r3, r1
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	440b      	add	r3, r1
 80036da:	0099      	lsls	r1, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	fbb0 f3f3 	udiv	r3, r0, r3
 80036e2:	3301      	adds	r3, #1
 80036e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036ec:	6879      	ldr	r1, [r7, #4]
 80036ee:	6809      	ldr	r1, [r1, #0]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	69da      	ldr	r2, [r3, #28]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	431a      	orrs	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	430a      	orrs	r2, r1
 800370e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800371a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6911      	ldr	r1, [r2, #16]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	68d2      	ldr	r2, [r2, #12]
 8003726:	4311      	orrs	r1, r2
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6812      	ldr	r2, [r2, #0]
 800372c:	430b      	orrs	r3, r1
 800372e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	695a      	ldr	r2, [r3, #20]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	431a      	orrs	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f042 0201 	orr.w	r2, r2, #1
 800375a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2220      	movs	r2, #32
 8003766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	000186a0 	.word	0x000186a0
 8003788:	001e847f 	.word	0x001e847f
 800378c:	003d08ff 	.word	0x003d08ff
 8003790:	431bde83 	.word	0x431bde83
 8003794:	10624dd3 	.word	0x10624dd3

08003798 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b088      	sub	sp, #32
 800379c:	af02      	add	r7, sp, #8
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	607a      	str	r2, [r7, #4]
 80037a2:	461a      	mov	r2, r3
 80037a4:	460b      	mov	r3, r1
 80037a6:	817b      	strh	r3, [r7, #10]
 80037a8:	4613      	mov	r3, r2
 80037aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037ac:	f7ff f834 	bl	8002818 <HAL_GetTick>
 80037b0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b20      	cmp	r3, #32
 80037bc:	f040 80e0 	bne.w	8003980 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	2319      	movs	r3, #25
 80037c6:	2201      	movs	r2, #1
 80037c8:	4970      	ldr	r1, [pc, #448]	; (800398c <HAL_I2C_Master_Transmit+0x1f4>)
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 fe02 	bl	80043d4 <I2C_WaitOnFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80037d6:	2302      	movs	r3, #2
 80037d8:	e0d3      	b.n	8003982 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d101      	bne.n	80037e8 <HAL_I2C_Master_Transmit+0x50>
 80037e4:	2302      	movs	r3, #2
 80037e6:	e0cc      	b.n	8003982 <HAL_I2C_Master_Transmit+0x1ea>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d007      	beq.n	800380e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f042 0201 	orr.w	r2, r2, #1
 800380c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800381c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2221      	movs	r2, #33	; 0x21
 8003822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2210      	movs	r2, #16
 800382a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	893a      	ldrh	r2, [r7, #8]
 800383e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003844:	b29a      	uxth	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	4a50      	ldr	r2, [pc, #320]	; (8003990 <HAL_I2C_Master_Transmit+0x1f8>)
 800384e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003850:	8979      	ldrh	r1, [r7, #10]
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	6a3a      	ldr	r2, [r7, #32]
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f000 fbbc 	bl	8003fd4 <I2C_MasterRequestWrite>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e08d      	b.n	8003982 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003866:	2300      	movs	r3, #0
 8003868:	613b      	str	r3, [r7, #16]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	613b      	str	r3, [r7, #16]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	613b      	str	r3, [r7, #16]
 800387a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800387c:	e066      	b.n	800394c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	6a39      	ldr	r1, [r7, #32]
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f000 fe7c 	bl	8004580 <I2C_WaitOnTXEFlagUntilTimeout>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00d      	beq.n	80038aa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	2b04      	cmp	r3, #4
 8003894:	d107      	bne.n	80038a6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e06b      	b.n	8003982 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ae:	781a      	ldrb	r2, [r3, #0]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ba:	1c5a      	adds	r2, r3, #1
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	3b01      	subs	r3, #1
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038d2:	3b01      	subs	r3, #1
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	f003 0304 	and.w	r3, r3, #4
 80038e4:	2b04      	cmp	r3, #4
 80038e6:	d11b      	bne.n	8003920 <HAL_I2C_Master_Transmit+0x188>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d017      	beq.n	8003920 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f4:	781a      	ldrb	r2, [r3, #0]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003900:	1c5a      	adds	r2, r3, #1
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800390a:	b29b      	uxth	r3, r3
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003920:	697a      	ldr	r2, [r7, #20]
 8003922:	6a39      	ldr	r1, [r7, #32]
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f000 fe6c 	bl	8004602 <I2C_WaitOnBTFFlagUntilTimeout>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d00d      	beq.n	800394c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003934:	2b04      	cmp	r3, #4
 8003936:	d107      	bne.n	8003948 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003946:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e01a      	b.n	8003982 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003950:	2b00      	cmp	r3, #0
 8003952:	d194      	bne.n	800387e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003962:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2220      	movs	r2, #32
 8003968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800397c:	2300      	movs	r3, #0
 800397e:	e000      	b.n	8003982 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003980:	2302      	movs	r3, #2
  }
}
 8003982:	4618      	mov	r0, r3
 8003984:	3718      	adds	r7, #24
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	00100002 	.word	0x00100002
 8003990:	ffff0000 	.word	0xffff0000

08003994 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b088      	sub	sp, #32
 8003998:	af02      	add	r7, sp, #8
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	4608      	mov	r0, r1
 800399e:	4611      	mov	r1, r2
 80039a0:	461a      	mov	r2, r3
 80039a2:	4603      	mov	r3, r0
 80039a4:	817b      	strh	r3, [r7, #10]
 80039a6:	460b      	mov	r3, r1
 80039a8:	813b      	strh	r3, [r7, #8]
 80039aa:	4613      	mov	r3, r2
 80039ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039ae:	f7fe ff33 	bl	8002818 <HAL_GetTick>
 80039b2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	2b20      	cmp	r3, #32
 80039be:	f040 80d9 	bne.w	8003b74 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	9300      	str	r3, [sp, #0]
 80039c6:	2319      	movs	r3, #25
 80039c8:	2201      	movs	r2, #1
 80039ca:	496d      	ldr	r1, [pc, #436]	; (8003b80 <HAL_I2C_Mem_Write+0x1ec>)
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f000 fd01 	bl	80043d4 <I2C_WaitOnFlagUntilTimeout>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d001      	beq.n	80039dc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80039d8:	2302      	movs	r3, #2
 80039da:	e0cc      	b.n	8003b76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d101      	bne.n	80039ea <HAL_I2C_Mem_Write+0x56>
 80039e6:	2302      	movs	r3, #2
 80039e8:	e0c5      	b.n	8003b76 <HAL_I2C_Mem_Write+0x1e2>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d007      	beq.n	8003a10 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0201 	orr.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2221      	movs	r2, #33	; 0x21
 8003a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2240      	movs	r2, #64	; 0x40
 8003a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6a3a      	ldr	r2, [r7, #32]
 8003a3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003a40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	4a4d      	ldr	r2, [pc, #308]	; (8003b84 <HAL_I2C_Mem_Write+0x1f0>)
 8003a50:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a52:	88f8      	ldrh	r0, [r7, #6]
 8003a54:	893a      	ldrh	r2, [r7, #8]
 8003a56:	8979      	ldrh	r1, [r7, #10]
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	9301      	str	r3, [sp, #4]
 8003a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	4603      	mov	r3, r0
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f000 fb38 	bl	80040d8 <I2C_RequestMemoryWrite>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d052      	beq.n	8003b14 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e081      	b.n	8003b76 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a76:	68f8      	ldr	r0, [r7, #12]
 8003a78:	f000 fd82 	bl	8004580 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00d      	beq.n	8003a9e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	2b04      	cmp	r3, #4
 8003a88:	d107      	bne.n	8003a9a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e06b      	b.n	8003b76 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa2:	781a      	ldrb	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aae:	1c5a      	adds	r2, r3, #1
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab8:	3b01      	subs	r3, #1
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	695b      	ldr	r3, [r3, #20]
 8003ad4:	f003 0304 	and.w	r3, r3, #4
 8003ad8:	2b04      	cmp	r3, #4
 8003ada:	d11b      	bne.n	8003b14 <HAL_I2C_Mem_Write+0x180>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d017      	beq.n	8003b14 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae8:	781a      	ldrb	r2, [r3, #0]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af4:	1c5a      	adds	r2, r3, #1
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003afe:	3b01      	subs	r3, #1
 8003b00:	b29a      	uxth	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1aa      	bne.n	8003a72 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b1c:	697a      	ldr	r2, [r7, #20]
 8003b1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f000 fd6e 	bl	8004602 <I2C_WaitOnBTFFlagUntilTimeout>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00d      	beq.n	8003b48 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b30:	2b04      	cmp	r3, #4
 8003b32:	d107      	bne.n	8003b44 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b42:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e016      	b.n	8003b76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b70:	2300      	movs	r3, #0
 8003b72:	e000      	b.n	8003b76 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003b74:	2302      	movs	r3, #2
  }
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3718      	adds	r7, #24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	00100002 	.word	0x00100002
 8003b84:	ffff0000 	.word	0xffff0000

08003b88 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b08c      	sub	sp, #48	; 0x30
 8003b8c:	af02      	add	r7, sp, #8
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	4608      	mov	r0, r1
 8003b92:	4611      	mov	r1, r2
 8003b94:	461a      	mov	r2, r3
 8003b96:	4603      	mov	r3, r0
 8003b98:	817b      	strh	r3, [r7, #10]
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	813b      	strh	r3, [r7, #8]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ba2:	f7fe fe39 	bl	8002818 <HAL_GetTick>
 8003ba6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b20      	cmp	r3, #32
 8003bb2:	f040 8208 	bne.w	8003fc6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	2319      	movs	r3, #25
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	497b      	ldr	r1, [pc, #492]	; (8003dac <HAL_I2C_Mem_Read+0x224>)
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f000 fc07 	bl	80043d4 <I2C_WaitOnFlagUntilTimeout>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003bcc:	2302      	movs	r3, #2
 8003bce:	e1fb      	b.n	8003fc8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d101      	bne.n	8003bde <HAL_I2C_Mem_Read+0x56>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	e1f4      	b.n	8003fc8 <HAL_I2C_Mem_Read+0x440>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d007      	beq.n	8003c04 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0201 	orr.w	r2, r2, #1
 8003c02:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c12:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2222      	movs	r2, #34	; 0x22
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2240      	movs	r2, #64	; 0x40
 8003c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c2e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003c34:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c3a:	b29a      	uxth	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	4a5b      	ldr	r2, [pc, #364]	; (8003db0 <HAL_I2C_Mem_Read+0x228>)
 8003c44:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c46:	88f8      	ldrh	r0, [r7, #6]
 8003c48:	893a      	ldrh	r2, [r7, #8]
 8003c4a:	8979      	ldrh	r1, [r7, #10]
 8003c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4e:	9301      	str	r3, [sp, #4]
 8003c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c52:	9300      	str	r3, [sp, #0]
 8003c54:	4603      	mov	r3, r0
 8003c56:	68f8      	ldr	r0, [r7, #12]
 8003c58:	f000 fad4 	bl	8004204 <I2C_RequestMemoryRead>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e1b0      	b.n	8003fc8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d113      	bne.n	8003c96 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c6e:	2300      	movs	r3, #0
 8003c70:	623b      	str	r3, [r7, #32]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	623b      	str	r3, [r7, #32]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	623b      	str	r3, [r7, #32]
 8003c82:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c92:	601a      	str	r2, [r3, #0]
 8003c94:	e184      	b.n	8003fa0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d11b      	bne.n	8003cd6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cae:	2300      	movs	r3, #0
 8003cb0:	61fb      	str	r3, [r7, #28]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	695b      	ldr	r3, [r3, #20]
 8003cb8:	61fb      	str	r3, [r7, #28]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	61fb      	str	r3, [r7, #28]
 8003cc2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cd2:	601a      	str	r2, [r3, #0]
 8003cd4:	e164      	b.n	8003fa0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d11b      	bne.n	8003d16 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cfc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61bb      	str	r3, [r7, #24]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	695b      	ldr	r3, [r3, #20]
 8003d08:	61bb      	str	r3, [r7, #24]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	61bb      	str	r3, [r7, #24]
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	e144      	b.n	8003fa0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d16:	2300      	movs	r3, #0
 8003d18:	617b      	str	r3, [r7, #20]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	617b      	str	r3, [r7, #20]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	617b      	str	r3, [r7, #20]
 8003d2a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003d2c:	e138      	b.n	8003fa0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d32:	2b03      	cmp	r3, #3
 8003d34:	f200 80f1 	bhi.w	8003f1a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d123      	bne.n	8003d88 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d42:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 fc9d 	bl	8004684 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e139      	b.n	8003fc8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	691a      	ldr	r2, [r3, #16]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5e:	b2d2      	uxtb	r2, r2
 8003d60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d66:	1c5a      	adds	r2, r3, #1
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	b29a      	uxth	r2, r3
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d86:	e10b      	b.n	8003fa0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d14e      	bne.n	8003e2e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d96:	2200      	movs	r2, #0
 8003d98:	4906      	ldr	r1, [pc, #24]	; (8003db4 <HAL_I2C_Mem_Read+0x22c>)
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 fb1a 	bl	80043d4 <I2C_WaitOnFlagUntilTimeout>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d008      	beq.n	8003db8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e10e      	b.n	8003fc8 <HAL_I2C_Mem_Read+0x440>
 8003daa:	bf00      	nop
 8003dac:	00100002 	.word	0x00100002
 8003db0:	ffff0000 	.word	0xffff0000
 8003db4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	691a      	ldr	r2, [r3, #16]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd2:	b2d2      	uxtb	r2, r2
 8003dd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dda:	1c5a      	adds	r2, r3, #1
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	3b01      	subs	r3, #1
 8003df4:	b29a      	uxth	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	691a      	ldr	r2, [r3, #16]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e04:	b2d2      	uxtb	r2, r2
 8003e06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	1c5a      	adds	r2, r3, #1
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e16:	3b01      	subs	r3, #1
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	3b01      	subs	r3, #1
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e2c:	e0b8      	b.n	8003fa0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e34:	2200      	movs	r2, #0
 8003e36:	4966      	ldr	r1, [pc, #408]	; (8003fd0 <HAL_I2C_Mem_Read+0x448>)
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 facb 	bl	80043d4 <I2C_WaitOnFlagUntilTimeout>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e0bf      	b.n	8003fc8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	691a      	ldr	r2, [r3, #16]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e62:	b2d2      	uxtb	r2, r2
 8003e64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6a:	1c5a      	adds	r2, r3, #1
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e74:	3b01      	subs	r3, #1
 8003e76:	b29a      	uxth	r2, r3
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	3b01      	subs	r3, #1
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8c:	9300      	str	r3, [sp, #0]
 8003e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e90:	2200      	movs	r2, #0
 8003e92:	494f      	ldr	r1, [pc, #316]	; (8003fd0 <HAL_I2C_Mem_Read+0x448>)
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 fa9d 	bl	80043d4 <I2C_WaitOnFlagUntilTimeout>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e091      	b.n	8003fc8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	691a      	ldr	r2, [r3, #16]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	1c5a      	adds	r2, r3, #1
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	b29a      	uxth	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	b29a      	uxth	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	691a      	ldr	r2, [r3, #16]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef0:	b2d2      	uxtb	r2, r2
 8003ef2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef8:	1c5a      	adds	r2, r3, #1
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f02:	3b01      	subs	r3, #1
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	3b01      	subs	r3, #1
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f18:	e042      	b.n	8003fa0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f1c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	f000 fbb0 	bl	8004684 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e04c      	b.n	8003fc8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	691a      	ldr	r2, [r3, #16]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f38:	b2d2      	uxtb	r2, r2
 8003f3a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f40:	1c5a      	adds	r2, r3, #1
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	f003 0304 	and.w	r3, r3, #4
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d118      	bne.n	8003fa0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	691a      	ldr	r2, [r3, #16]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f78:	b2d2      	uxtb	r2, r2
 8003f7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f80:	1c5a      	adds	r2, r3, #1
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	3b01      	subs	r3, #1
 8003f9a:	b29a      	uxth	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f47f aec2 	bne.w	8003d2e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2220      	movs	r2, #32
 8003fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	e000      	b.n	8003fc8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003fc6:	2302      	movs	r3, #2
  }
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3728      	adds	r7, #40	; 0x28
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	00010004 	.word	0x00010004

08003fd4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b088      	sub	sp, #32
 8003fd8:	af02      	add	r7, sp, #8
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	607a      	str	r2, [r7, #4]
 8003fde:	603b      	str	r3, [r7, #0]
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b08      	cmp	r3, #8
 8003fee:	d006      	beq.n	8003ffe <I2C_MasterRequestWrite+0x2a>
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d003      	beq.n	8003ffe <I2C_MasterRequestWrite+0x2a>
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ffc:	d108      	bne.n	8004010 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	e00b      	b.n	8004028 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004014:	2b12      	cmp	r3, #18
 8004016:	d107      	bne.n	8004028 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004026:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f000 f9cd 	bl	80043d4 <I2C_WaitOnFlagUntilTimeout>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00d      	beq.n	800405c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800404a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800404e:	d103      	bne.n	8004058 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004056:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e035      	b.n	80040c8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004064:	d108      	bne.n	8004078 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004066:	897b      	ldrh	r3, [r7, #10]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	461a      	mov	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004074:	611a      	str	r2, [r3, #16]
 8004076:	e01b      	b.n	80040b0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004078:	897b      	ldrh	r3, [r7, #10]
 800407a:	11db      	asrs	r3, r3, #7
 800407c:	b2db      	uxtb	r3, r3
 800407e:	f003 0306 	and.w	r3, r3, #6
 8004082:	b2db      	uxtb	r3, r3
 8004084:	f063 030f 	orn	r3, r3, #15
 8004088:	b2da      	uxtb	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	490e      	ldr	r1, [pc, #56]	; (80040d0 <I2C_MasterRequestWrite+0xfc>)
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 f9f3 	bl	8004482 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e010      	b.n	80040c8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80040a6:	897b      	ldrh	r3, [r7, #10]
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	4907      	ldr	r1, [pc, #28]	; (80040d4 <I2C_MasterRequestWrite+0x100>)
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	f000 f9e3 	bl	8004482 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e000      	b.n	80040c8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3718      	adds	r7, #24
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	00010008 	.word	0x00010008
 80040d4:	00010002 	.word	0x00010002

080040d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b088      	sub	sp, #32
 80040dc:	af02      	add	r7, sp, #8
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	4608      	mov	r0, r1
 80040e2:	4611      	mov	r1, r2
 80040e4:	461a      	mov	r2, r3
 80040e6:	4603      	mov	r3, r0
 80040e8:	817b      	strh	r3, [r7, #10]
 80040ea:	460b      	mov	r3, r1
 80040ec:	813b      	strh	r3, [r7, #8]
 80040ee:	4613      	mov	r3, r2
 80040f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004100:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	6a3b      	ldr	r3, [r7, #32]
 8004108:	2200      	movs	r2, #0
 800410a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f000 f960 	bl	80043d4 <I2C_WaitOnFlagUntilTimeout>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00d      	beq.n	8004136 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004124:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004128:	d103      	bne.n	8004132 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004130:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e05f      	b.n	80041f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004136:	897b      	ldrh	r3, [r7, #10]
 8004138:	b2db      	uxtb	r3, r3
 800413a:	461a      	mov	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004144:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004148:	6a3a      	ldr	r2, [r7, #32]
 800414a:	492d      	ldr	r1, [pc, #180]	; (8004200 <I2C_RequestMemoryWrite+0x128>)
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f000 f998 	bl	8004482 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e04c      	b.n	80041f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800415c:	2300      	movs	r3, #0
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	617b      	str	r3, [r7, #20]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	617b      	str	r3, [r7, #20]
 8004170:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004172:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004174:	6a39      	ldr	r1, [r7, #32]
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f000 fa02 	bl	8004580 <I2C_WaitOnTXEFlagUntilTimeout>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00d      	beq.n	800419e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	2b04      	cmp	r3, #4
 8004188:	d107      	bne.n	800419a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004198:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e02b      	b.n	80041f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800419e:	88fb      	ldrh	r3, [r7, #6]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d105      	bne.n	80041b0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041a4:	893b      	ldrh	r3, [r7, #8]
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	611a      	str	r2, [r3, #16]
 80041ae:	e021      	b.n	80041f4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041b0:	893b      	ldrh	r3, [r7, #8]
 80041b2:	0a1b      	lsrs	r3, r3, #8
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041c0:	6a39      	ldr	r1, [r7, #32]
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 f9dc 	bl	8004580 <I2C_WaitOnTXEFlagUntilTimeout>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00d      	beq.n	80041ea <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d107      	bne.n	80041e6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e005      	b.n	80041f6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041ea:	893b      	ldrh	r3, [r7, #8]
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3718      	adds	r7, #24
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	00010002 	.word	0x00010002

08004204 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b088      	sub	sp, #32
 8004208:	af02      	add	r7, sp, #8
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	4608      	mov	r0, r1
 800420e:	4611      	mov	r1, r2
 8004210:	461a      	mov	r2, r3
 8004212:	4603      	mov	r3, r0
 8004214:	817b      	strh	r3, [r7, #10]
 8004216:	460b      	mov	r3, r1
 8004218:	813b      	strh	r3, [r7, #8]
 800421a:	4613      	mov	r3, r2
 800421c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800422c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800423c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800423e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	6a3b      	ldr	r3, [r7, #32]
 8004244:	2200      	movs	r2, #0
 8004246:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f8c2 	bl	80043d4 <I2C_WaitOnFlagUntilTimeout>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00d      	beq.n	8004272 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004260:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004264:	d103      	bne.n	800426e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f44f 7200 	mov.w	r2, #512	; 0x200
 800426c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e0aa      	b.n	80043c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004272:	897b      	ldrh	r3, [r7, #10]
 8004274:	b2db      	uxtb	r3, r3
 8004276:	461a      	mov	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004280:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	6a3a      	ldr	r2, [r7, #32]
 8004286:	4952      	ldr	r1, [pc, #328]	; (80043d0 <I2C_RequestMemoryRead+0x1cc>)
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f000 f8fa 	bl	8004482 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d001      	beq.n	8004298 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e097      	b.n	80043c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004298:	2300      	movs	r3, #0
 800429a:	617b      	str	r3, [r7, #20]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	617b      	str	r3, [r7, #20]
 80042ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042b0:	6a39      	ldr	r1, [r7, #32]
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f000 f964 	bl	8004580 <I2C_WaitOnTXEFlagUntilTimeout>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00d      	beq.n	80042da <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c2:	2b04      	cmp	r3, #4
 80042c4:	d107      	bne.n	80042d6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e076      	b.n	80043c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042da:	88fb      	ldrh	r3, [r7, #6]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d105      	bne.n	80042ec <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042e0:	893b      	ldrh	r3, [r7, #8]
 80042e2:	b2da      	uxtb	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	611a      	str	r2, [r3, #16]
 80042ea:	e021      	b.n	8004330 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80042ec:	893b      	ldrh	r3, [r7, #8]
 80042ee:	0a1b      	lsrs	r3, r3, #8
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	b2da      	uxtb	r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042fc:	6a39      	ldr	r1, [r7, #32]
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f000 f93e 	bl	8004580 <I2C_WaitOnTXEFlagUntilTimeout>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00d      	beq.n	8004326 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	2b04      	cmp	r3, #4
 8004310:	d107      	bne.n	8004322 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004320:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e050      	b.n	80043c8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004326:	893b      	ldrh	r3, [r7, #8]
 8004328:	b2da      	uxtb	r2, r3
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004330:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004332:	6a39      	ldr	r1, [r7, #32]
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 f923 	bl	8004580 <I2C_WaitOnTXEFlagUntilTimeout>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00d      	beq.n	800435c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004344:	2b04      	cmp	r3, #4
 8004346:	d107      	bne.n	8004358 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004356:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e035      	b.n	80043c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800436a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800436c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436e:	9300      	str	r3, [sp, #0]
 8004370:	6a3b      	ldr	r3, [r7, #32]
 8004372:	2200      	movs	r2, #0
 8004374:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004378:	68f8      	ldr	r0, [r7, #12]
 800437a:	f000 f82b 	bl	80043d4 <I2C_WaitOnFlagUntilTimeout>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00d      	beq.n	80043a0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004392:	d103      	bne.n	800439c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f44f 7200 	mov.w	r2, #512	; 0x200
 800439a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e013      	b.n	80043c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80043a0:	897b      	ldrh	r3, [r7, #10]
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	f043 0301 	orr.w	r3, r3, #1
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b2:	6a3a      	ldr	r2, [r7, #32]
 80043b4:	4906      	ldr	r1, [pc, #24]	; (80043d0 <I2C_RequestMemoryRead+0x1cc>)
 80043b6:	68f8      	ldr	r0, [r7, #12]
 80043b8:	f000 f863 	bl	8004482 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e000      	b.n	80043c8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3718      	adds	r7, #24
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	00010002 	.word	0x00010002

080043d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	603b      	str	r3, [r7, #0]
 80043e0:	4613      	mov	r3, r2
 80043e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043e4:	e025      	b.n	8004432 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ec:	d021      	beq.n	8004432 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ee:	f7fe fa13 	bl	8002818 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	683a      	ldr	r2, [r7, #0]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d302      	bcc.n	8004404 <I2C_WaitOnFlagUntilTimeout+0x30>
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d116      	bne.n	8004432 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2220      	movs	r2, #32
 800440e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	f043 0220 	orr.w	r2, r3, #32
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e023      	b.n	800447a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	0c1b      	lsrs	r3, r3, #16
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	d10d      	bne.n	8004458 <I2C_WaitOnFlagUntilTimeout+0x84>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	43da      	mvns	r2, r3
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	4013      	ands	r3, r2
 8004448:	b29b      	uxth	r3, r3
 800444a:	2b00      	cmp	r3, #0
 800444c:	bf0c      	ite	eq
 800444e:	2301      	moveq	r3, #1
 8004450:	2300      	movne	r3, #0
 8004452:	b2db      	uxtb	r3, r3
 8004454:	461a      	mov	r2, r3
 8004456:	e00c      	b.n	8004472 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	43da      	mvns	r2, r3
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	4013      	ands	r3, r2
 8004464:	b29b      	uxth	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	bf0c      	ite	eq
 800446a:	2301      	moveq	r3, #1
 800446c:	2300      	movne	r3, #0
 800446e:	b2db      	uxtb	r3, r3
 8004470:	461a      	mov	r2, r3
 8004472:	79fb      	ldrb	r3, [r7, #7]
 8004474:	429a      	cmp	r2, r3
 8004476:	d0b6      	beq.n	80043e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3710      	adds	r7, #16
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004482:	b580      	push	{r7, lr}
 8004484:	b084      	sub	sp, #16
 8004486:	af00      	add	r7, sp, #0
 8004488:	60f8      	str	r0, [r7, #12]
 800448a:	60b9      	str	r1, [r7, #8]
 800448c:	607a      	str	r2, [r7, #4]
 800448e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004490:	e051      	b.n	8004536 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	695b      	ldr	r3, [r3, #20]
 8004498:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800449c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044a0:	d123      	bne.n	80044ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044b0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044ba:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2220      	movs	r2, #32
 80044c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d6:	f043 0204 	orr.w	r2, r3, #4
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e046      	b.n	8004578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f0:	d021      	beq.n	8004536 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044f2:	f7fe f991 	bl	8002818 <HAL_GetTick>
 80044f6:	4602      	mov	r2, r0
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d302      	bcc.n	8004508 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d116      	bne.n	8004536 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2220      	movs	r2, #32
 8004512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004522:	f043 0220 	orr.w	r2, r3, #32
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e020      	b.n	8004578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	0c1b      	lsrs	r3, r3, #16
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b01      	cmp	r3, #1
 800453e:	d10c      	bne.n	800455a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	43da      	mvns	r2, r3
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	4013      	ands	r3, r2
 800454c:	b29b      	uxth	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	bf14      	ite	ne
 8004552:	2301      	movne	r3, #1
 8004554:	2300      	moveq	r3, #0
 8004556:	b2db      	uxtb	r3, r3
 8004558:	e00b      	b.n	8004572 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	43da      	mvns	r2, r3
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	4013      	ands	r3, r2
 8004566:	b29b      	uxth	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	bf14      	ite	ne
 800456c:	2301      	movne	r3, #1
 800456e:	2300      	moveq	r3, #0
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d18d      	bne.n	8004492 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800458c:	e02d      	b.n	80045ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 f8ce 	bl	8004730 <I2C_IsAcknowledgeFailed>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e02d      	b.n	80045fa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a4:	d021      	beq.n	80045ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045a6:	f7fe f937 	bl	8002818 <HAL_GetTick>
 80045aa:	4602      	mov	r2, r0
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d302      	bcc.n	80045bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d116      	bne.n	80045ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2220      	movs	r2, #32
 80045c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d6:	f043 0220 	orr.w	r2, r3, #32
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e007      	b.n	80045fa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	695b      	ldr	r3, [r3, #20]
 80045f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045f4:	2b80      	cmp	r3, #128	; 0x80
 80045f6:	d1ca      	bne.n	800458e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3710      	adds	r7, #16
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}

08004602 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004602:	b580      	push	{r7, lr}
 8004604:	b084      	sub	sp, #16
 8004606:	af00      	add	r7, sp, #0
 8004608:	60f8      	str	r0, [r7, #12]
 800460a:	60b9      	str	r1, [r7, #8]
 800460c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800460e:	e02d      	b.n	800466c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 f88d 	bl	8004730 <I2C_IsAcknowledgeFailed>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e02d      	b.n	800467c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004626:	d021      	beq.n	800466c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004628:	f7fe f8f6 	bl	8002818 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	429a      	cmp	r2, r3
 8004636:	d302      	bcc.n	800463e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d116      	bne.n	800466c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2220      	movs	r2, #32
 8004648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004658:	f043 0220 	orr.w	r2, r3, #32
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e007      	b.n	800467c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	f003 0304 	and.w	r3, r3, #4
 8004676:	2b04      	cmp	r3, #4
 8004678:	d1ca      	bne.n	8004610 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800467a:	2300      	movs	r3, #0
}
 800467c:	4618      	mov	r0, r3
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004690:	e042      	b.n	8004718 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	f003 0310 	and.w	r3, r3, #16
 800469c:	2b10      	cmp	r3, #16
 800469e:	d119      	bne.n	80046d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0210 	mvn.w	r2, #16
 80046a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2220      	movs	r2, #32
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e029      	b.n	8004728 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d4:	f7fe f8a0 	bl	8002818 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	68ba      	ldr	r2, [r7, #8]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d302      	bcc.n	80046ea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d116      	bne.n	8004718 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2220      	movs	r2, #32
 80046f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004704:	f043 0220 	orr.w	r2, r3, #32
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e007      	b.n	8004728 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	695b      	ldr	r3, [r3, #20]
 800471e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004722:	2b40      	cmp	r3, #64	; 0x40
 8004724:	d1b5      	bne.n	8004692 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004742:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004746:	d11b      	bne.n	8004780 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004750:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2220      	movs	r2, #32
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476c:	f043 0204 	orr.w	r2, r3, #4
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e000      	b.n	8004782 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	370c      	adds	r7, #12
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
	...

08004790 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d101      	bne.n	80047a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e267      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d075      	beq.n	800489a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047ae:	4b88      	ldr	r3, [pc, #544]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f003 030c 	and.w	r3, r3, #12
 80047b6:	2b04      	cmp	r3, #4
 80047b8:	d00c      	beq.n	80047d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047ba:	4b85      	ldr	r3, [pc, #532]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047c2:	2b08      	cmp	r3, #8
 80047c4:	d112      	bne.n	80047ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047c6:	4b82      	ldr	r3, [pc, #520]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047d2:	d10b      	bne.n	80047ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047d4:	4b7e      	ldr	r3, [pc, #504]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d05b      	beq.n	8004898 <HAL_RCC_OscConfig+0x108>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d157      	bne.n	8004898 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e242      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047f4:	d106      	bne.n	8004804 <HAL_RCC_OscConfig+0x74>
 80047f6:	4b76      	ldr	r3, [pc, #472]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a75      	ldr	r2, [pc, #468]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80047fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004800:	6013      	str	r3, [r2, #0]
 8004802:	e01d      	b.n	8004840 <HAL_RCC_OscConfig+0xb0>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800480c:	d10c      	bne.n	8004828 <HAL_RCC_OscConfig+0x98>
 800480e:	4b70      	ldr	r3, [pc, #448]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a6f      	ldr	r2, [pc, #444]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 8004814:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004818:	6013      	str	r3, [r2, #0]
 800481a:	4b6d      	ldr	r3, [pc, #436]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a6c      	ldr	r2, [pc, #432]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 8004820:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004824:	6013      	str	r3, [r2, #0]
 8004826:	e00b      	b.n	8004840 <HAL_RCC_OscConfig+0xb0>
 8004828:	4b69      	ldr	r3, [pc, #420]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a68      	ldr	r2, [pc, #416]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 800482e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004832:	6013      	str	r3, [r2, #0]
 8004834:	4b66      	ldr	r3, [pc, #408]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a65      	ldr	r2, [pc, #404]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 800483a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800483e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d013      	beq.n	8004870 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004848:	f7fd ffe6 	bl	8002818 <HAL_GetTick>
 800484c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800484e:	e008      	b.n	8004862 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004850:	f7fd ffe2 	bl	8002818 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b64      	cmp	r3, #100	; 0x64
 800485c:	d901      	bls.n	8004862 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e207      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004862:	4b5b      	ldr	r3, [pc, #364]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d0f0      	beq.n	8004850 <HAL_RCC_OscConfig+0xc0>
 800486e:	e014      	b.n	800489a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004870:	f7fd ffd2 	bl	8002818 <HAL_GetTick>
 8004874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004876:	e008      	b.n	800488a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004878:	f7fd ffce 	bl	8002818 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b64      	cmp	r3, #100	; 0x64
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e1f3      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800488a:	4b51      	ldr	r3, [pc, #324]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1f0      	bne.n	8004878 <HAL_RCC_OscConfig+0xe8>
 8004896:	e000      	b.n	800489a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004898:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0302 	and.w	r3, r3, #2
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d063      	beq.n	800496e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048a6:	4b4a      	ldr	r3, [pc, #296]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 030c 	and.w	r3, r3, #12
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00b      	beq.n	80048ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048b2:	4b47      	ldr	r3, [pc, #284]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048ba:	2b08      	cmp	r3, #8
 80048bc:	d11c      	bne.n	80048f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048be:	4b44      	ldr	r3, [pc, #272]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d116      	bne.n	80048f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ca:	4b41      	ldr	r3, [pc, #260]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d005      	beq.n	80048e2 <HAL_RCC_OscConfig+0x152>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d001      	beq.n	80048e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e1c7      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048e2:	4b3b      	ldr	r3, [pc, #236]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	00db      	lsls	r3, r3, #3
 80048f0:	4937      	ldr	r1, [pc, #220]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048f6:	e03a      	b.n	800496e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d020      	beq.n	8004942 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004900:	4b34      	ldr	r3, [pc, #208]	; (80049d4 <HAL_RCC_OscConfig+0x244>)
 8004902:	2201      	movs	r2, #1
 8004904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004906:	f7fd ff87 	bl	8002818 <HAL_GetTick>
 800490a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800490c:	e008      	b.n	8004920 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800490e:	f7fd ff83 	bl	8002818 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	2b02      	cmp	r3, #2
 800491a:	d901      	bls.n	8004920 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e1a8      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004920:	4b2b      	ldr	r3, [pc, #172]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d0f0      	beq.n	800490e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800492c:	4b28      	ldr	r3, [pc, #160]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	00db      	lsls	r3, r3, #3
 800493a:	4925      	ldr	r1, [pc, #148]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 800493c:	4313      	orrs	r3, r2
 800493e:	600b      	str	r3, [r1, #0]
 8004940:	e015      	b.n	800496e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004942:	4b24      	ldr	r3, [pc, #144]	; (80049d4 <HAL_RCC_OscConfig+0x244>)
 8004944:	2200      	movs	r2, #0
 8004946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004948:	f7fd ff66 	bl	8002818 <HAL_GetTick>
 800494c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800494e:	e008      	b.n	8004962 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004950:	f7fd ff62 	bl	8002818 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	2b02      	cmp	r3, #2
 800495c:	d901      	bls.n	8004962 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800495e:	2303      	movs	r3, #3
 8004960:	e187      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004962:	4b1b      	ldr	r3, [pc, #108]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1f0      	bne.n	8004950 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0308 	and.w	r3, r3, #8
 8004976:	2b00      	cmp	r3, #0
 8004978:	d036      	beq.n	80049e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d016      	beq.n	80049b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004982:	4b15      	ldr	r3, [pc, #84]	; (80049d8 <HAL_RCC_OscConfig+0x248>)
 8004984:	2201      	movs	r2, #1
 8004986:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004988:	f7fd ff46 	bl	8002818 <HAL_GetTick>
 800498c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800498e:	e008      	b.n	80049a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004990:	f7fd ff42 	bl	8002818 <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	2b02      	cmp	r3, #2
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e167      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049a2:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <HAL_RCC_OscConfig+0x240>)
 80049a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049a6:	f003 0302 	and.w	r3, r3, #2
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d0f0      	beq.n	8004990 <HAL_RCC_OscConfig+0x200>
 80049ae:	e01b      	b.n	80049e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049b0:	4b09      	ldr	r3, [pc, #36]	; (80049d8 <HAL_RCC_OscConfig+0x248>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049b6:	f7fd ff2f 	bl	8002818 <HAL_GetTick>
 80049ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049bc:	e00e      	b.n	80049dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049be:	f7fd ff2b 	bl	8002818 <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d907      	bls.n	80049dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e150      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
 80049d0:	40023800 	.word	0x40023800
 80049d4:	42470000 	.word	0x42470000
 80049d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049dc:	4b88      	ldr	r3, [pc, #544]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 80049de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d1ea      	bne.n	80049be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0304 	and.w	r3, r3, #4
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f000 8097 	beq.w	8004b24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049f6:	2300      	movs	r3, #0
 80049f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049fa:	4b81      	ldr	r3, [pc, #516]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 80049fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d10f      	bne.n	8004a26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a06:	2300      	movs	r3, #0
 8004a08:	60bb      	str	r3, [r7, #8]
 8004a0a:	4b7d      	ldr	r3, [pc, #500]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0e:	4a7c      	ldr	r2, [pc, #496]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a14:	6413      	str	r3, [r2, #64]	; 0x40
 8004a16:	4b7a      	ldr	r3, [pc, #488]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a1e:	60bb      	str	r3, [r7, #8]
 8004a20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a22:	2301      	movs	r3, #1
 8004a24:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a26:	4b77      	ldr	r3, [pc, #476]	; (8004c04 <HAL_RCC_OscConfig+0x474>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d118      	bne.n	8004a64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a32:	4b74      	ldr	r3, [pc, #464]	; (8004c04 <HAL_RCC_OscConfig+0x474>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a73      	ldr	r2, [pc, #460]	; (8004c04 <HAL_RCC_OscConfig+0x474>)
 8004a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a3e:	f7fd feeb 	bl	8002818 <HAL_GetTick>
 8004a42:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a44:	e008      	b.n	8004a58 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a46:	f7fd fee7 	bl	8002818 <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d901      	bls.n	8004a58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e10c      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a58:	4b6a      	ldr	r3, [pc, #424]	; (8004c04 <HAL_RCC_OscConfig+0x474>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d0f0      	beq.n	8004a46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d106      	bne.n	8004a7a <HAL_RCC_OscConfig+0x2ea>
 8004a6c:	4b64      	ldr	r3, [pc, #400]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a70:	4a63      	ldr	r2, [pc, #396]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004a72:	f043 0301 	orr.w	r3, r3, #1
 8004a76:	6713      	str	r3, [r2, #112]	; 0x70
 8004a78:	e01c      	b.n	8004ab4 <HAL_RCC_OscConfig+0x324>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	2b05      	cmp	r3, #5
 8004a80:	d10c      	bne.n	8004a9c <HAL_RCC_OscConfig+0x30c>
 8004a82:	4b5f      	ldr	r3, [pc, #380]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a86:	4a5e      	ldr	r2, [pc, #376]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004a88:	f043 0304 	orr.w	r3, r3, #4
 8004a8c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a8e:	4b5c      	ldr	r3, [pc, #368]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a92:	4a5b      	ldr	r2, [pc, #364]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004a94:	f043 0301 	orr.w	r3, r3, #1
 8004a98:	6713      	str	r3, [r2, #112]	; 0x70
 8004a9a:	e00b      	b.n	8004ab4 <HAL_RCC_OscConfig+0x324>
 8004a9c:	4b58      	ldr	r3, [pc, #352]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa0:	4a57      	ldr	r2, [pc, #348]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004aa2:	f023 0301 	bic.w	r3, r3, #1
 8004aa6:	6713      	str	r3, [r2, #112]	; 0x70
 8004aa8:	4b55      	ldr	r3, [pc, #340]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aac:	4a54      	ldr	r2, [pc, #336]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004aae:	f023 0304 	bic.w	r3, r3, #4
 8004ab2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d015      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004abc:	f7fd feac 	bl	8002818 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ac2:	e00a      	b.n	8004ada <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ac4:	f7fd fea8 	bl	8002818 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e0cb      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ada:	4b49      	ldr	r3, [pc, #292]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d0ee      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x334>
 8004ae6:	e014      	b.n	8004b12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ae8:	f7fd fe96 	bl	8002818 <HAL_GetTick>
 8004aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004aee:	e00a      	b.n	8004b06 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004af0:	f7fd fe92 	bl	8002818 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e0b5      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b06:	4b3e      	ldr	r3, [pc, #248]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b0a:	f003 0302 	and.w	r3, r3, #2
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1ee      	bne.n	8004af0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b12:	7dfb      	ldrb	r3, [r7, #23]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d105      	bne.n	8004b24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b18:	4b39      	ldr	r3, [pc, #228]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1c:	4a38      	ldr	r2, [pc, #224]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004b1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b22:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 80a1 	beq.w	8004c70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b2e:	4b34      	ldr	r3, [pc, #208]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f003 030c 	and.w	r3, r3, #12
 8004b36:	2b08      	cmp	r3, #8
 8004b38:	d05c      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d141      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b42:	4b31      	ldr	r3, [pc, #196]	; (8004c08 <HAL_RCC_OscConfig+0x478>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b48:	f7fd fe66 	bl	8002818 <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b4e:	e008      	b.n	8004b62 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b50:	f7fd fe62 	bl	8002818 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e087      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b62:	4b27      	ldr	r3, [pc, #156]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1f0      	bne.n	8004b50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	69da      	ldr	r2, [r3, #28]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	431a      	orrs	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7c:	019b      	lsls	r3, r3, #6
 8004b7e:	431a      	orrs	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b84:	085b      	lsrs	r3, r3, #1
 8004b86:	3b01      	subs	r3, #1
 8004b88:	041b      	lsls	r3, r3, #16
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b90:	061b      	lsls	r3, r3, #24
 8004b92:	491b      	ldr	r1, [pc, #108]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b98:	4b1b      	ldr	r3, [pc, #108]	; (8004c08 <HAL_RCC_OscConfig+0x478>)
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b9e:	f7fd fe3b 	bl	8002818 <HAL_GetTick>
 8004ba2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ba4:	e008      	b.n	8004bb8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ba6:	f7fd fe37 	bl	8002818 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d901      	bls.n	8004bb8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e05c      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bb8:	4b11      	ldr	r3, [pc, #68]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d0f0      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x416>
 8004bc4:	e054      	b.n	8004c70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bc6:	4b10      	ldr	r3, [pc, #64]	; (8004c08 <HAL_RCC_OscConfig+0x478>)
 8004bc8:	2200      	movs	r2, #0
 8004bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bcc:	f7fd fe24 	bl	8002818 <HAL_GetTick>
 8004bd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bd2:	e008      	b.n	8004be6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bd4:	f7fd fe20 	bl	8002818 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d901      	bls.n	8004be6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e045      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004be6:	4b06      	ldr	r3, [pc, #24]	; (8004c00 <HAL_RCC_OscConfig+0x470>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1f0      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x444>
 8004bf2:	e03d      	b.n	8004c70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d107      	bne.n	8004c0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e038      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
 8004c00:	40023800 	.word	0x40023800
 8004c04:	40007000 	.word	0x40007000
 8004c08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c0c:	4b1b      	ldr	r3, [pc, #108]	; (8004c7c <HAL_RCC_OscConfig+0x4ec>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d028      	beq.n	8004c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d121      	bne.n	8004c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d11a      	bne.n	8004c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d111      	bne.n	8004c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c52:	085b      	lsrs	r3, r3, #1
 8004c54:	3b01      	subs	r3, #1
 8004c56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d107      	bne.n	8004c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d001      	beq.n	8004c70 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e000      	b.n	8004c72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3718      	adds	r7, #24
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	40023800 	.word	0x40023800

08004c80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d101      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e0cc      	b.n	8004e2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c94:	4b68      	ldr	r3, [pc, #416]	; (8004e38 <HAL_RCC_ClockConfig+0x1b8>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0307 	and.w	r3, r3, #7
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d90c      	bls.n	8004cbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ca2:	4b65      	ldr	r3, [pc, #404]	; (8004e38 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	b2d2      	uxtb	r2, r2
 8004ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004caa:	4b63      	ldr	r3, [pc, #396]	; (8004e38 <HAL_RCC_ClockConfig+0x1b8>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0307 	and.w	r3, r3, #7
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d001      	beq.n	8004cbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e0b8      	b.n	8004e2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0302 	and.w	r3, r3, #2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d020      	beq.n	8004d0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0304 	and.w	r3, r3, #4
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d005      	beq.n	8004ce0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cd4:	4b59      	ldr	r3, [pc, #356]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	4a58      	ldr	r2, [pc, #352]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004cda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cde:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0308 	and.w	r3, r3, #8
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d005      	beq.n	8004cf8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cec:	4b53      	ldr	r3, [pc, #332]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	4a52      	ldr	r2, [pc, #328]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004cf2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cf6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cf8:	4b50      	ldr	r3, [pc, #320]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	494d      	ldr	r1, [pc, #308]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004d06:	4313      	orrs	r3, r2
 8004d08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d044      	beq.n	8004da0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d107      	bne.n	8004d2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d1e:	4b47      	ldr	r3, [pc, #284]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d119      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e07f      	b.n	8004e2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d003      	beq.n	8004d3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d3a:	2b03      	cmp	r3, #3
 8004d3c:	d107      	bne.n	8004d4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d3e:	4b3f      	ldr	r3, [pc, #252]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d109      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e06f      	b.n	8004e2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d4e:	4b3b      	ldr	r3, [pc, #236]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d101      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e067      	b.n	8004e2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d5e:	4b37      	ldr	r3, [pc, #220]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f023 0203 	bic.w	r2, r3, #3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	4934      	ldr	r1, [pc, #208]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d70:	f7fd fd52 	bl	8002818 <HAL_GetTick>
 8004d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d76:	e00a      	b.n	8004d8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d78:	f7fd fd4e 	bl	8002818 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e04f      	b.n	8004e2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d8e:	4b2b      	ldr	r3, [pc, #172]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f003 020c 	and.w	r2, r3, #12
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d1eb      	bne.n	8004d78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004da0:	4b25      	ldr	r3, [pc, #148]	; (8004e38 <HAL_RCC_ClockConfig+0x1b8>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	683a      	ldr	r2, [r7, #0]
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d20c      	bcs.n	8004dc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dae:	4b22      	ldr	r3, [pc, #136]	; (8004e38 <HAL_RCC_ClockConfig+0x1b8>)
 8004db0:	683a      	ldr	r2, [r7, #0]
 8004db2:	b2d2      	uxtb	r2, r2
 8004db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004db6:	4b20      	ldr	r3, [pc, #128]	; (8004e38 <HAL_RCC_ClockConfig+0x1b8>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0307 	and.w	r3, r3, #7
 8004dbe:	683a      	ldr	r2, [r7, #0]
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d001      	beq.n	8004dc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e032      	b.n	8004e2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0304 	and.w	r3, r3, #4
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d008      	beq.n	8004de6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dd4:	4b19      	ldr	r3, [pc, #100]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	4916      	ldr	r1, [pc, #88]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0308 	and.w	r3, r3, #8
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d009      	beq.n	8004e06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004df2:	4b12      	ldr	r3, [pc, #72]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	00db      	lsls	r3, r3, #3
 8004e00:	490e      	ldr	r1, [pc, #56]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e06:	f000 f821 	bl	8004e4c <HAL_RCC_GetSysClockFreq>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	4b0b      	ldr	r3, [pc, #44]	; (8004e3c <HAL_RCC_ClockConfig+0x1bc>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	091b      	lsrs	r3, r3, #4
 8004e12:	f003 030f 	and.w	r3, r3, #15
 8004e16:	490a      	ldr	r1, [pc, #40]	; (8004e40 <HAL_RCC_ClockConfig+0x1c0>)
 8004e18:	5ccb      	ldrb	r3, [r1, r3]
 8004e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004e1e:	4a09      	ldr	r2, [pc, #36]	; (8004e44 <HAL_RCC_ClockConfig+0x1c4>)
 8004e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e22:	4b09      	ldr	r3, [pc, #36]	; (8004e48 <HAL_RCC_ClockConfig+0x1c8>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fd fcb2 	bl	8002790 <HAL_InitTick>

  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	40023c00 	.word	0x40023c00
 8004e3c:	40023800 	.word	0x40023800
 8004e40:	0800a0ec 	.word	0x0800a0ec
 8004e44:	2000001c 	.word	0x2000001c
 8004e48:	20000020 	.word	0x20000020

08004e4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e50:	b094      	sub	sp, #80	; 0x50
 8004e52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e54:	2300      	movs	r3, #0
 8004e56:	647b      	str	r3, [r7, #68]	; 0x44
 8004e58:	2300      	movs	r3, #0
 8004e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004e60:	2300      	movs	r3, #0
 8004e62:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e64:	4b79      	ldr	r3, [pc, #484]	; (800504c <HAL_RCC_GetSysClockFreq+0x200>)
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	f003 030c 	and.w	r3, r3, #12
 8004e6c:	2b08      	cmp	r3, #8
 8004e6e:	d00d      	beq.n	8004e8c <HAL_RCC_GetSysClockFreq+0x40>
 8004e70:	2b08      	cmp	r3, #8
 8004e72:	f200 80e1 	bhi.w	8005038 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d002      	beq.n	8004e80 <HAL_RCC_GetSysClockFreq+0x34>
 8004e7a:	2b04      	cmp	r3, #4
 8004e7c:	d003      	beq.n	8004e86 <HAL_RCC_GetSysClockFreq+0x3a>
 8004e7e:	e0db      	b.n	8005038 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e80:	4b73      	ldr	r3, [pc, #460]	; (8005050 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e82:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004e84:	e0db      	b.n	800503e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e86:	4b73      	ldr	r3, [pc, #460]	; (8005054 <HAL_RCC_GetSysClockFreq+0x208>)
 8004e88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e8a:	e0d8      	b.n	800503e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e8c:	4b6f      	ldr	r3, [pc, #444]	; (800504c <HAL_RCC_GetSysClockFreq+0x200>)
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e94:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e96:	4b6d      	ldr	r3, [pc, #436]	; (800504c <HAL_RCC_GetSysClockFreq+0x200>)
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d063      	beq.n	8004f6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ea2:	4b6a      	ldr	r3, [pc, #424]	; (800504c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	099b      	lsrs	r3, r3, #6
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	63bb      	str	r3, [r7, #56]	; 0x38
 8004eac:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eb4:	633b      	str	r3, [r7, #48]	; 0x30
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	637b      	str	r3, [r7, #52]	; 0x34
 8004eba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004ebe:	4622      	mov	r2, r4
 8004ec0:	462b      	mov	r3, r5
 8004ec2:	f04f 0000 	mov.w	r0, #0
 8004ec6:	f04f 0100 	mov.w	r1, #0
 8004eca:	0159      	lsls	r1, r3, #5
 8004ecc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ed0:	0150      	lsls	r0, r2, #5
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	460b      	mov	r3, r1
 8004ed6:	4621      	mov	r1, r4
 8004ed8:	1a51      	subs	r1, r2, r1
 8004eda:	6139      	str	r1, [r7, #16]
 8004edc:	4629      	mov	r1, r5
 8004ede:	eb63 0301 	sbc.w	r3, r3, r1
 8004ee2:	617b      	str	r3, [r7, #20]
 8004ee4:	f04f 0200 	mov.w	r2, #0
 8004ee8:	f04f 0300 	mov.w	r3, #0
 8004eec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ef0:	4659      	mov	r1, fp
 8004ef2:	018b      	lsls	r3, r1, #6
 8004ef4:	4651      	mov	r1, sl
 8004ef6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004efa:	4651      	mov	r1, sl
 8004efc:	018a      	lsls	r2, r1, #6
 8004efe:	4651      	mov	r1, sl
 8004f00:	ebb2 0801 	subs.w	r8, r2, r1
 8004f04:	4659      	mov	r1, fp
 8004f06:	eb63 0901 	sbc.w	r9, r3, r1
 8004f0a:	f04f 0200 	mov.w	r2, #0
 8004f0e:	f04f 0300 	mov.w	r3, #0
 8004f12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f1e:	4690      	mov	r8, r2
 8004f20:	4699      	mov	r9, r3
 8004f22:	4623      	mov	r3, r4
 8004f24:	eb18 0303 	adds.w	r3, r8, r3
 8004f28:	60bb      	str	r3, [r7, #8]
 8004f2a:	462b      	mov	r3, r5
 8004f2c:	eb49 0303 	adc.w	r3, r9, r3
 8004f30:	60fb      	str	r3, [r7, #12]
 8004f32:	f04f 0200 	mov.w	r2, #0
 8004f36:	f04f 0300 	mov.w	r3, #0
 8004f3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f3e:	4629      	mov	r1, r5
 8004f40:	024b      	lsls	r3, r1, #9
 8004f42:	4621      	mov	r1, r4
 8004f44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f48:	4621      	mov	r1, r4
 8004f4a:	024a      	lsls	r2, r1, #9
 8004f4c:	4610      	mov	r0, r2
 8004f4e:	4619      	mov	r1, r3
 8004f50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f52:	2200      	movs	r2, #0
 8004f54:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f5c:	f7fb feec 	bl	8000d38 <__aeabi_uldivmod>
 8004f60:	4602      	mov	r2, r0
 8004f62:	460b      	mov	r3, r1
 8004f64:	4613      	mov	r3, r2
 8004f66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f68:	e058      	b.n	800501c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f6a:	4b38      	ldr	r3, [pc, #224]	; (800504c <HAL_RCC_GetSysClockFreq+0x200>)
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	099b      	lsrs	r3, r3, #6
 8004f70:	2200      	movs	r2, #0
 8004f72:	4618      	mov	r0, r3
 8004f74:	4611      	mov	r1, r2
 8004f76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f7a:	623b      	str	r3, [r7, #32]
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	627b      	str	r3, [r7, #36]	; 0x24
 8004f80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f84:	4642      	mov	r2, r8
 8004f86:	464b      	mov	r3, r9
 8004f88:	f04f 0000 	mov.w	r0, #0
 8004f8c:	f04f 0100 	mov.w	r1, #0
 8004f90:	0159      	lsls	r1, r3, #5
 8004f92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f96:	0150      	lsls	r0, r2, #5
 8004f98:	4602      	mov	r2, r0
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	4641      	mov	r1, r8
 8004f9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004fa2:	4649      	mov	r1, r9
 8004fa4:	eb63 0b01 	sbc.w	fp, r3, r1
 8004fa8:	f04f 0200 	mov.w	r2, #0
 8004fac:	f04f 0300 	mov.w	r3, #0
 8004fb0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004fb4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004fb8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004fbc:	ebb2 040a 	subs.w	r4, r2, sl
 8004fc0:	eb63 050b 	sbc.w	r5, r3, fp
 8004fc4:	f04f 0200 	mov.w	r2, #0
 8004fc8:	f04f 0300 	mov.w	r3, #0
 8004fcc:	00eb      	lsls	r3, r5, #3
 8004fce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fd2:	00e2      	lsls	r2, r4, #3
 8004fd4:	4614      	mov	r4, r2
 8004fd6:	461d      	mov	r5, r3
 8004fd8:	4643      	mov	r3, r8
 8004fda:	18e3      	adds	r3, r4, r3
 8004fdc:	603b      	str	r3, [r7, #0]
 8004fde:	464b      	mov	r3, r9
 8004fe0:	eb45 0303 	adc.w	r3, r5, r3
 8004fe4:	607b      	str	r3, [r7, #4]
 8004fe6:	f04f 0200 	mov.w	r2, #0
 8004fea:	f04f 0300 	mov.w	r3, #0
 8004fee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ff2:	4629      	mov	r1, r5
 8004ff4:	028b      	lsls	r3, r1, #10
 8004ff6:	4621      	mov	r1, r4
 8004ff8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ffc:	4621      	mov	r1, r4
 8004ffe:	028a      	lsls	r2, r1, #10
 8005000:	4610      	mov	r0, r2
 8005002:	4619      	mov	r1, r3
 8005004:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005006:	2200      	movs	r2, #0
 8005008:	61bb      	str	r3, [r7, #24]
 800500a:	61fa      	str	r2, [r7, #28]
 800500c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005010:	f7fb fe92 	bl	8000d38 <__aeabi_uldivmod>
 8005014:	4602      	mov	r2, r0
 8005016:	460b      	mov	r3, r1
 8005018:	4613      	mov	r3, r2
 800501a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800501c:	4b0b      	ldr	r3, [pc, #44]	; (800504c <HAL_RCC_GetSysClockFreq+0x200>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	0c1b      	lsrs	r3, r3, #16
 8005022:	f003 0303 	and.w	r3, r3, #3
 8005026:	3301      	adds	r3, #1
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800502c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800502e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005030:	fbb2 f3f3 	udiv	r3, r2, r3
 8005034:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005036:	e002      	b.n	800503e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005038:	4b05      	ldr	r3, [pc, #20]	; (8005050 <HAL_RCC_GetSysClockFreq+0x204>)
 800503a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800503c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800503e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005040:	4618      	mov	r0, r3
 8005042:	3750      	adds	r7, #80	; 0x50
 8005044:	46bd      	mov	sp, r7
 8005046:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800504a:	bf00      	nop
 800504c:	40023800 	.word	0x40023800
 8005050:	00f42400 	.word	0x00f42400
 8005054:	007a1200 	.word	0x007a1200

08005058 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005058:	b480      	push	{r7}
 800505a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800505c:	4b03      	ldr	r3, [pc, #12]	; (800506c <HAL_RCC_GetHCLKFreq+0x14>)
 800505e:	681b      	ldr	r3, [r3, #0]
}
 8005060:	4618      	mov	r0, r3
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	2000001c 	.word	0x2000001c

08005070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005074:	f7ff fff0 	bl	8005058 <HAL_RCC_GetHCLKFreq>
 8005078:	4602      	mov	r2, r0
 800507a:	4b05      	ldr	r3, [pc, #20]	; (8005090 <HAL_RCC_GetPCLK1Freq+0x20>)
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	0a9b      	lsrs	r3, r3, #10
 8005080:	f003 0307 	and.w	r3, r3, #7
 8005084:	4903      	ldr	r1, [pc, #12]	; (8005094 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005086:	5ccb      	ldrb	r3, [r1, r3]
 8005088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800508c:	4618      	mov	r0, r3
 800508e:	bd80      	pop	{r7, pc}
 8005090:	40023800 	.word	0x40023800
 8005094:	0800a0fc 	.word	0x0800a0fc

08005098 <__errno>:
 8005098:	4b01      	ldr	r3, [pc, #4]	; (80050a0 <__errno+0x8>)
 800509a:	6818      	ldr	r0, [r3, #0]
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	20000028 	.word	0x20000028

080050a4 <__libc_init_array>:
 80050a4:	b570      	push	{r4, r5, r6, lr}
 80050a6:	4d0d      	ldr	r5, [pc, #52]	; (80050dc <__libc_init_array+0x38>)
 80050a8:	4c0d      	ldr	r4, [pc, #52]	; (80050e0 <__libc_init_array+0x3c>)
 80050aa:	1b64      	subs	r4, r4, r5
 80050ac:	10a4      	asrs	r4, r4, #2
 80050ae:	2600      	movs	r6, #0
 80050b0:	42a6      	cmp	r6, r4
 80050b2:	d109      	bne.n	80050c8 <__libc_init_array+0x24>
 80050b4:	4d0b      	ldr	r5, [pc, #44]	; (80050e4 <__libc_init_array+0x40>)
 80050b6:	4c0c      	ldr	r4, [pc, #48]	; (80050e8 <__libc_init_array+0x44>)
 80050b8:	f004 fff4 	bl	800a0a4 <_init>
 80050bc:	1b64      	subs	r4, r4, r5
 80050be:	10a4      	asrs	r4, r4, #2
 80050c0:	2600      	movs	r6, #0
 80050c2:	42a6      	cmp	r6, r4
 80050c4:	d105      	bne.n	80050d2 <__libc_init_array+0x2e>
 80050c6:	bd70      	pop	{r4, r5, r6, pc}
 80050c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80050cc:	4798      	blx	r3
 80050ce:	3601      	adds	r6, #1
 80050d0:	e7ee      	b.n	80050b0 <__libc_init_array+0xc>
 80050d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80050d6:	4798      	blx	r3
 80050d8:	3601      	adds	r6, #1
 80050da:	e7f2      	b.n	80050c2 <__libc_init_array+0x1e>
 80050dc:	0800a5b4 	.word	0x0800a5b4
 80050e0:	0800a5b4 	.word	0x0800a5b4
 80050e4:	0800a5b4 	.word	0x0800a5b4
 80050e8:	0800a5b8 	.word	0x0800a5b8

080050ec <memset>:
 80050ec:	4402      	add	r2, r0
 80050ee:	4603      	mov	r3, r0
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d100      	bne.n	80050f6 <memset+0xa>
 80050f4:	4770      	bx	lr
 80050f6:	f803 1b01 	strb.w	r1, [r3], #1
 80050fa:	e7f9      	b.n	80050f0 <memset+0x4>

080050fc <__cvt>:
 80050fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005100:	ec55 4b10 	vmov	r4, r5, d0
 8005104:	2d00      	cmp	r5, #0
 8005106:	460e      	mov	r6, r1
 8005108:	4619      	mov	r1, r3
 800510a:	462b      	mov	r3, r5
 800510c:	bfbb      	ittet	lt
 800510e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005112:	461d      	movlt	r5, r3
 8005114:	2300      	movge	r3, #0
 8005116:	232d      	movlt	r3, #45	; 0x2d
 8005118:	700b      	strb	r3, [r1, #0]
 800511a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800511c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005120:	4691      	mov	r9, r2
 8005122:	f023 0820 	bic.w	r8, r3, #32
 8005126:	bfbc      	itt	lt
 8005128:	4622      	movlt	r2, r4
 800512a:	4614      	movlt	r4, r2
 800512c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005130:	d005      	beq.n	800513e <__cvt+0x42>
 8005132:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005136:	d100      	bne.n	800513a <__cvt+0x3e>
 8005138:	3601      	adds	r6, #1
 800513a:	2102      	movs	r1, #2
 800513c:	e000      	b.n	8005140 <__cvt+0x44>
 800513e:	2103      	movs	r1, #3
 8005140:	ab03      	add	r3, sp, #12
 8005142:	9301      	str	r3, [sp, #4]
 8005144:	ab02      	add	r3, sp, #8
 8005146:	9300      	str	r3, [sp, #0]
 8005148:	ec45 4b10 	vmov	d0, r4, r5
 800514c:	4653      	mov	r3, sl
 800514e:	4632      	mov	r2, r6
 8005150:	f001 fdae 	bl	8006cb0 <_dtoa_r>
 8005154:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005158:	4607      	mov	r7, r0
 800515a:	d102      	bne.n	8005162 <__cvt+0x66>
 800515c:	f019 0f01 	tst.w	r9, #1
 8005160:	d022      	beq.n	80051a8 <__cvt+0xac>
 8005162:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005166:	eb07 0906 	add.w	r9, r7, r6
 800516a:	d110      	bne.n	800518e <__cvt+0x92>
 800516c:	783b      	ldrb	r3, [r7, #0]
 800516e:	2b30      	cmp	r3, #48	; 0x30
 8005170:	d10a      	bne.n	8005188 <__cvt+0x8c>
 8005172:	2200      	movs	r2, #0
 8005174:	2300      	movs	r3, #0
 8005176:	4620      	mov	r0, r4
 8005178:	4629      	mov	r1, r5
 800517a:	f7fb fcad 	bl	8000ad8 <__aeabi_dcmpeq>
 800517e:	b918      	cbnz	r0, 8005188 <__cvt+0x8c>
 8005180:	f1c6 0601 	rsb	r6, r6, #1
 8005184:	f8ca 6000 	str.w	r6, [sl]
 8005188:	f8da 3000 	ldr.w	r3, [sl]
 800518c:	4499      	add	r9, r3
 800518e:	2200      	movs	r2, #0
 8005190:	2300      	movs	r3, #0
 8005192:	4620      	mov	r0, r4
 8005194:	4629      	mov	r1, r5
 8005196:	f7fb fc9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800519a:	b108      	cbz	r0, 80051a0 <__cvt+0xa4>
 800519c:	f8cd 900c 	str.w	r9, [sp, #12]
 80051a0:	2230      	movs	r2, #48	; 0x30
 80051a2:	9b03      	ldr	r3, [sp, #12]
 80051a4:	454b      	cmp	r3, r9
 80051a6:	d307      	bcc.n	80051b8 <__cvt+0xbc>
 80051a8:	9b03      	ldr	r3, [sp, #12]
 80051aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80051ac:	1bdb      	subs	r3, r3, r7
 80051ae:	4638      	mov	r0, r7
 80051b0:	6013      	str	r3, [r2, #0]
 80051b2:	b004      	add	sp, #16
 80051b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051b8:	1c59      	adds	r1, r3, #1
 80051ba:	9103      	str	r1, [sp, #12]
 80051bc:	701a      	strb	r2, [r3, #0]
 80051be:	e7f0      	b.n	80051a2 <__cvt+0xa6>

080051c0 <__exponent>:
 80051c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051c2:	4603      	mov	r3, r0
 80051c4:	2900      	cmp	r1, #0
 80051c6:	bfb8      	it	lt
 80051c8:	4249      	neglt	r1, r1
 80051ca:	f803 2b02 	strb.w	r2, [r3], #2
 80051ce:	bfb4      	ite	lt
 80051d0:	222d      	movlt	r2, #45	; 0x2d
 80051d2:	222b      	movge	r2, #43	; 0x2b
 80051d4:	2909      	cmp	r1, #9
 80051d6:	7042      	strb	r2, [r0, #1]
 80051d8:	dd2a      	ble.n	8005230 <__exponent+0x70>
 80051da:	f10d 0407 	add.w	r4, sp, #7
 80051de:	46a4      	mov	ip, r4
 80051e0:	270a      	movs	r7, #10
 80051e2:	46a6      	mov	lr, r4
 80051e4:	460a      	mov	r2, r1
 80051e6:	fb91 f6f7 	sdiv	r6, r1, r7
 80051ea:	fb07 1516 	mls	r5, r7, r6, r1
 80051ee:	3530      	adds	r5, #48	; 0x30
 80051f0:	2a63      	cmp	r2, #99	; 0x63
 80051f2:	f104 34ff 	add.w	r4, r4, #4294967295
 80051f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80051fa:	4631      	mov	r1, r6
 80051fc:	dcf1      	bgt.n	80051e2 <__exponent+0x22>
 80051fe:	3130      	adds	r1, #48	; 0x30
 8005200:	f1ae 0502 	sub.w	r5, lr, #2
 8005204:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005208:	1c44      	adds	r4, r0, #1
 800520a:	4629      	mov	r1, r5
 800520c:	4561      	cmp	r1, ip
 800520e:	d30a      	bcc.n	8005226 <__exponent+0x66>
 8005210:	f10d 0209 	add.w	r2, sp, #9
 8005214:	eba2 020e 	sub.w	r2, r2, lr
 8005218:	4565      	cmp	r5, ip
 800521a:	bf88      	it	hi
 800521c:	2200      	movhi	r2, #0
 800521e:	4413      	add	r3, r2
 8005220:	1a18      	subs	r0, r3, r0
 8005222:	b003      	add	sp, #12
 8005224:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005226:	f811 2b01 	ldrb.w	r2, [r1], #1
 800522a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800522e:	e7ed      	b.n	800520c <__exponent+0x4c>
 8005230:	2330      	movs	r3, #48	; 0x30
 8005232:	3130      	adds	r1, #48	; 0x30
 8005234:	7083      	strb	r3, [r0, #2]
 8005236:	70c1      	strb	r1, [r0, #3]
 8005238:	1d03      	adds	r3, r0, #4
 800523a:	e7f1      	b.n	8005220 <__exponent+0x60>

0800523c <_printf_float>:
 800523c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005240:	ed2d 8b02 	vpush	{d8}
 8005244:	b08d      	sub	sp, #52	; 0x34
 8005246:	460c      	mov	r4, r1
 8005248:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800524c:	4616      	mov	r6, r2
 800524e:	461f      	mov	r7, r3
 8005250:	4605      	mov	r5, r0
 8005252:	f002 fe8b 	bl	8007f6c <_localeconv_r>
 8005256:	f8d0 a000 	ldr.w	sl, [r0]
 800525a:	4650      	mov	r0, sl
 800525c:	f7fa ffc0 	bl	80001e0 <strlen>
 8005260:	2300      	movs	r3, #0
 8005262:	930a      	str	r3, [sp, #40]	; 0x28
 8005264:	6823      	ldr	r3, [r4, #0]
 8005266:	9305      	str	r3, [sp, #20]
 8005268:	f8d8 3000 	ldr.w	r3, [r8]
 800526c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005270:	3307      	adds	r3, #7
 8005272:	f023 0307 	bic.w	r3, r3, #7
 8005276:	f103 0208 	add.w	r2, r3, #8
 800527a:	f8c8 2000 	str.w	r2, [r8]
 800527e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005282:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005286:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800528a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800528e:	9307      	str	r3, [sp, #28]
 8005290:	f8cd 8018 	str.w	r8, [sp, #24]
 8005294:	ee08 0a10 	vmov	s16, r0
 8005298:	4b9f      	ldr	r3, [pc, #636]	; (8005518 <_printf_float+0x2dc>)
 800529a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800529e:	f04f 32ff 	mov.w	r2, #4294967295
 80052a2:	f7fb fc4b 	bl	8000b3c <__aeabi_dcmpun>
 80052a6:	bb88      	cbnz	r0, 800530c <_printf_float+0xd0>
 80052a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052ac:	4b9a      	ldr	r3, [pc, #616]	; (8005518 <_printf_float+0x2dc>)
 80052ae:	f04f 32ff 	mov.w	r2, #4294967295
 80052b2:	f7fb fc25 	bl	8000b00 <__aeabi_dcmple>
 80052b6:	bb48      	cbnz	r0, 800530c <_printf_float+0xd0>
 80052b8:	2200      	movs	r2, #0
 80052ba:	2300      	movs	r3, #0
 80052bc:	4640      	mov	r0, r8
 80052be:	4649      	mov	r1, r9
 80052c0:	f7fb fc14 	bl	8000aec <__aeabi_dcmplt>
 80052c4:	b110      	cbz	r0, 80052cc <_printf_float+0x90>
 80052c6:	232d      	movs	r3, #45	; 0x2d
 80052c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052cc:	4b93      	ldr	r3, [pc, #588]	; (800551c <_printf_float+0x2e0>)
 80052ce:	4894      	ldr	r0, [pc, #592]	; (8005520 <_printf_float+0x2e4>)
 80052d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80052d4:	bf94      	ite	ls
 80052d6:	4698      	movls	r8, r3
 80052d8:	4680      	movhi	r8, r0
 80052da:	2303      	movs	r3, #3
 80052dc:	6123      	str	r3, [r4, #16]
 80052de:	9b05      	ldr	r3, [sp, #20]
 80052e0:	f023 0204 	bic.w	r2, r3, #4
 80052e4:	6022      	str	r2, [r4, #0]
 80052e6:	f04f 0900 	mov.w	r9, #0
 80052ea:	9700      	str	r7, [sp, #0]
 80052ec:	4633      	mov	r3, r6
 80052ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80052f0:	4621      	mov	r1, r4
 80052f2:	4628      	mov	r0, r5
 80052f4:	f000 f9d8 	bl	80056a8 <_printf_common>
 80052f8:	3001      	adds	r0, #1
 80052fa:	f040 8090 	bne.w	800541e <_printf_float+0x1e2>
 80052fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005302:	b00d      	add	sp, #52	; 0x34
 8005304:	ecbd 8b02 	vpop	{d8}
 8005308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800530c:	4642      	mov	r2, r8
 800530e:	464b      	mov	r3, r9
 8005310:	4640      	mov	r0, r8
 8005312:	4649      	mov	r1, r9
 8005314:	f7fb fc12 	bl	8000b3c <__aeabi_dcmpun>
 8005318:	b140      	cbz	r0, 800532c <_printf_float+0xf0>
 800531a:	464b      	mov	r3, r9
 800531c:	2b00      	cmp	r3, #0
 800531e:	bfbc      	itt	lt
 8005320:	232d      	movlt	r3, #45	; 0x2d
 8005322:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005326:	487f      	ldr	r0, [pc, #508]	; (8005524 <_printf_float+0x2e8>)
 8005328:	4b7f      	ldr	r3, [pc, #508]	; (8005528 <_printf_float+0x2ec>)
 800532a:	e7d1      	b.n	80052d0 <_printf_float+0x94>
 800532c:	6863      	ldr	r3, [r4, #4]
 800532e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005332:	9206      	str	r2, [sp, #24]
 8005334:	1c5a      	adds	r2, r3, #1
 8005336:	d13f      	bne.n	80053b8 <_printf_float+0x17c>
 8005338:	2306      	movs	r3, #6
 800533a:	6063      	str	r3, [r4, #4]
 800533c:	9b05      	ldr	r3, [sp, #20]
 800533e:	6861      	ldr	r1, [r4, #4]
 8005340:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005344:	2300      	movs	r3, #0
 8005346:	9303      	str	r3, [sp, #12]
 8005348:	ab0a      	add	r3, sp, #40	; 0x28
 800534a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800534e:	ab09      	add	r3, sp, #36	; 0x24
 8005350:	ec49 8b10 	vmov	d0, r8, r9
 8005354:	9300      	str	r3, [sp, #0]
 8005356:	6022      	str	r2, [r4, #0]
 8005358:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800535c:	4628      	mov	r0, r5
 800535e:	f7ff fecd 	bl	80050fc <__cvt>
 8005362:	9b06      	ldr	r3, [sp, #24]
 8005364:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005366:	2b47      	cmp	r3, #71	; 0x47
 8005368:	4680      	mov	r8, r0
 800536a:	d108      	bne.n	800537e <_printf_float+0x142>
 800536c:	1cc8      	adds	r0, r1, #3
 800536e:	db02      	blt.n	8005376 <_printf_float+0x13a>
 8005370:	6863      	ldr	r3, [r4, #4]
 8005372:	4299      	cmp	r1, r3
 8005374:	dd41      	ble.n	80053fa <_printf_float+0x1be>
 8005376:	f1ab 0b02 	sub.w	fp, fp, #2
 800537a:	fa5f fb8b 	uxtb.w	fp, fp
 800537e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005382:	d820      	bhi.n	80053c6 <_printf_float+0x18a>
 8005384:	3901      	subs	r1, #1
 8005386:	465a      	mov	r2, fp
 8005388:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800538c:	9109      	str	r1, [sp, #36]	; 0x24
 800538e:	f7ff ff17 	bl	80051c0 <__exponent>
 8005392:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005394:	1813      	adds	r3, r2, r0
 8005396:	2a01      	cmp	r2, #1
 8005398:	4681      	mov	r9, r0
 800539a:	6123      	str	r3, [r4, #16]
 800539c:	dc02      	bgt.n	80053a4 <_printf_float+0x168>
 800539e:	6822      	ldr	r2, [r4, #0]
 80053a0:	07d2      	lsls	r2, r2, #31
 80053a2:	d501      	bpl.n	80053a8 <_printf_float+0x16c>
 80053a4:	3301      	adds	r3, #1
 80053a6:	6123      	str	r3, [r4, #16]
 80053a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d09c      	beq.n	80052ea <_printf_float+0xae>
 80053b0:	232d      	movs	r3, #45	; 0x2d
 80053b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053b6:	e798      	b.n	80052ea <_printf_float+0xae>
 80053b8:	9a06      	ldr	r2, [sp, #24]
 80053ba:	2a47      	cmp	r2, #71	; 0x47
 80053bc:	d1be      	bne.n	800533c <_printf_float+0x100>
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1bc      	bne.n	800533c <_printf_float+0x100>
 80053c2:	2301      	movs	r3, #1
 80053c4:	e7b9      	b.n	800533a <_printf_float+0xfe>
 80053c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80053ca:	d118      	bne.n	80053fe <_printf_float+0x1c2>
 80053cc:	2900      	cmp	r1, #0
 80053ce:	6863      	ldr	r3, [r4, #4]
 80053d0:	dd0b      	ble.n	80053ea <_printf_float+0x1ae>
 80053d2:	6121      	str	r1, [r4, #16]
 80053d4:	b913      	cbnz	r3, 80053dc <_printf_float+0x1a0>
 80053d6:	6822      	ldr	r2, [r4, #0]
 80053d8:	07d0      	lsls	r0, r2, #31
 80053da:	d502      	bpl.n	80053e2 <_printf_float+0x1a6>
 80053dc:	3301      	adds	r3, #1
 80053de:	440b      	add	r3, r1
 80053e0:	6123      	str	r3, [r4, #16]
 80053e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80053e4:	f04f 0900 	mov.w	r9, #0
 80053e8:	e7de      	b.n	80053a8 <_printf_float+0x16c>
 80053ea:	b913      	cbnz	r3, 80053f2 <_printf_float+0x1b6>
 80053ec:	6822      	ldr	r2, [r4, #0]
 80053ee:	07d2      	lsls	r2, r2, #31
 80053f0:	d501      	bpl.n	80053f6 <_printf_float+0x1ba>
 80053f2:	3302      	adds	r3, #2
 80053f4:	e7f4      	b.n	80053e0 <_printf_float+0x1a4>
 80053f6:	2301      	movs	r3, #1
 80053f8:	e7f2      	b.n	80053e0 <_printf_float+0x1a4>
 80053fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80053fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005400:	4299      	cmp	r1, r3
 8005402:	db05      	blt.n	8005410 <_printf_float+0x1d4>
 8005404:	6823      	ldr	r3, [r4, #0]
 8005406:	6121      	str	r1, [r4, #16]
 8005408:	07d8      	lsls	r0, r3, #31
 800540a:	d5ea      	bpl.n	80053e2 <_printf_float+0x1a6>
 800540c:	1c4b      	adds	r3, r1, #1
 800540e:	e7e7      	b.n	80053e0 <_printf_float+0x1a4>
 8005410:	2900      	cmp	r1, #0
 8005412:	bfd4      	ite	le
 8005414:	f1c1 0202 	rsble	r2, r1, #2
 8005418:	2201      	movgt	r2, #1
 800541a:	4413      	add	r3, r2
 800541c:	e7e0      	b.n	80053e0 <_printf_float+0x1a4>
 800541e:	6823      	ldr	r3, [r4, #0]
 8005420:	055a      	lsls	r2, r3, #21
 8005422:	d407      	bmi.n	8005434 <_printf_float+0x1f8>
 8005424:	6923      	ldr	r3, [r4, #16]
 8005426:	4642      	mov	r2, r8
 8005428:	4631      	mov	r1, r6
 800542a:	4628      	mov	r0, r5
 800542c:	47b8      	blx	r7
 800542e:	3001      	adds	r0, #1
 8005430:	d12c      	bne.n	800548c <_printf_float+0x250>
 8005432:	e764      	b.n	80052fe <_printf_float+0xc2>
 8005434:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005438:	f240 80e0 	bls.w	80055fc <_printf_float+0x3c0>
 800543c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005440:	2200      	movs	r2, #0
 8005442:	2300      	movs	r3, #0
 8005444:	f7fb fb48 	bl	8000ad8 <__aeabi_dcmpeq>
 8005448:	2800      	cmp	r0, #0
 800544a:	d034      	beq.n	80054b6 <_printf_float+0x27a>
 800544c:	4a37      	ldr	r2, [pc, #220]	; (800552c <_printf_float+0x2f0>)
 800544e:	2301      	movs	r3, #1
 8005450:	4631      	mov	r1, r6
 8005452:	4628      	mov	r0, r5
 8005454:	47b8      	blx	r7
 8005456:	3001      	adds	r0, #1
 8005458:	f43f af51 	beq.w	80052fe <_printf_float+0xc2>
 800545c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005460:	429a      	cmp	r2, r3
 8005462:	db02      	blt.n	800546a <_printf_float+0x22e>
 8005464:	6823      	ldr	r3, [r4, #0]
 8005466:	07d8      	lsls	r0, r3, #31
 8005468:	d510      	bpl.n	800548c <_printf_float+0x250>
 800546a:	ee18 3a10 	vmov	r3, s16
 800546e:	4652      	mov	r2, sl
 8005470:	4631      	mov	r1, r6
 8005472:	4628      	mov	r0, r5
 8005474:	47b8      	blx	r7
 8005476:	3001      	adds	r0, #1
 8005478:	f43f af41 	beq.w	80052fe <_printf_float+0xc2>
 800547c:	f04f 0800 	mov.w	r8, #0
 8005480:	f104 091a 	add.w	r9, r4, #26
 8005484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005486:	3b01      	subs	r3, #1
 8005488:	4543      	cmp	r3, r8
 800548a:	dc09      	bgt.n	80054a0 <_printf_float+0x264>
 800548c:	6823      	ldr	r3, [r4, #0]
 800548e:	079b      	lsls	r3, r3, #30
 8005490:	f100 8105 	bmi.w	800569e <_printf_float+0x462>
 8005494:	68e0      	ldr	r0, [r4, #12]
 8005496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005498:	4298      	cmp	r0, r3
 800549a:	bfb8      	it	lt
 800549c:	4618      	movlt	r0, r3
 800549e:	e730      	b.n	8005302 <_printf_float+0xc6>
 80054a0:	2301      	movs	r3, #1
 80054a2:	464a      	mov	r2, r9
 80054a4:	4631      	mov	r1, r6
 80054a6:	4628      	mov	r0, r5
 80054a8:	47b8      	blx	r7
 80054aa:	3001      	adds	r0, #1
 80054ac:	f43f af27 	beq.w	80052fe <_printf_float+0xc2>
 80054b0:	f108 0801 	add.w	r8, r8, #1
 80054b4:	e7e6      	b.n	8005484 <_printf_float+0x248>
 80054b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	dc39      	bgt.n	8005530 <_printf_float+0x2f4>
 80054bc:	4a1b      	ldr	r2, [pc, #108]	; (800552c <_printf_float+0x2f0>)
 80054be:	2301      	movs	r3, #1
 80054c0:	4631      	mov	r1, r6
 80054c2:	4628      	mov	r0, r5
 80054c4:	47b8      	blx	r7
 80054c6:	3001      	adds	r0, #1
 80054c8:	f43f af19 	beq.w	80052fe <_printf_float+0xc2>
 80054cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054d0:	4313      	orrs	r3, r2
 80054d2:	d102      	bne.n	80054da <_printf_float+0x29e>
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	07d9      	lsls	r1, r3, #31
 80054d8:	d5d8      	bpl.n	800548c <_printf_float+0x250>
 80054da:	ee18 3a10 	vmov	r3, s16
 80054de:	4652      	mov	r2, sl
 80054e0:	4631      	mov	r1, r6
 80054e2:	4628      	mov	r0, r5
 80054e4:	47b8      	blx	r7
 80054e6:	3001      	adds	r0, #1
 80054e8:	f43f af09 	beq.w	80052fe <_printf_float+0xc2>
 80054ec:	f04f 0900 	mov.w	r9, #0
 80054f0:	f104 0a1a 	add.w	sl, r4, #26
 80054f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054f6:	425b      	negs	r3, r3
 80054f8:	454b      	cmp	r3, r9
 80054fa:	dc01      	bgt.n	8005500 <_printf_float+0x2c4>
 80054fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054fe:	e792      	b.n	8005426 <_printf_float+0x1ea>
 8005500:	2301      	movs	r3, #1
 8005502:	4652      	mov	r2, sl
 8005504:	4631      	mov	r1, r6
 8005506:	4628      	mov	r0, r5
 8005508:	47b8      	blx	r7
 800550a:	3001      	adds	r0, #1
 800550c:	f43f aef7 	beq.w	80052fe <_printf_float+0xc2>
 8005510:	f109 0901 	add.w	r9, r9, #1
 8005514:	e7ee      	b.n	80054f4 <_printf_float+0x2b8>
 8005516:	bf00      	nop
 8005518:	7fefffff 	.word	0x7fefffff
 800551c:	0800a108 	.word	0x0800a108
 8005520:	0800a10c 	.word	0x0800a10c
 8005524:	0800a114 	.word	0x0800a114
 8005528:	0800a110 	.word	0x0800a110
 800552c:	0800a118 	.word	0x0800a118
 8005530:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005532:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005534:	429a      	cmp	r2, r3
 8005536:	bfa8      	it	ge
 8005538:	461a      	movge	r2, r3
 800553a:	2a00      	cmp	r2, #0
 800553c:	4691      	mov	r9, r2
 800553e:	dc37      	bgt.n	80055b0 <_printf_float+0x374>
 8005540:	f04f 0b00 	mov.w	fp, #0
 8005544:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005548:	f104 021a 	add.w	r2, r4, #26
 800554c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800554e:	9305      	str	r3, [sp, #20]
 8005550:	eba3 0309 	sub.w	r3, r3, r9
 8005554:	455b      	cmp	r3, fp
 8005556:	dc33      	bgt.n	80055c0 <_printf_float+0x384>
 8005558:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800555c:	429a      	cmp	r2, r3
 800555e:	db3b      	blt.n	80055d8 <_printf_float+0x39c>
 8005560:	6823      	ldr	r3, [r4, #0]
 8005562:	07da      	lsls	r2, r3, #31
 8005564:	d438      	bmi.n	80055d8 <_printf_float+0x39c>
 8005566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005568:	9a05      	ldr	r2, [sp, #20]
 800556a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800556c:	1a9a      	subs	r2, r3, r2
 800556e:	eba3 0901 	sub.w	r9, r3, r1
 8005572:	4591      	cmp	r9, r2
 8005574:	bfa8      	it	ge
 8005576:	4691      	movge	r9, r2
 8005578:	f1b9 0f00 	cmp.w	r9, #0
 800557c:	dc35      	bgt.n	80055ea <_printf_float+0x3ae>
 800557e:	f04f 0800 	mov.w	r8, #0
 8005582:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005586:	f104 0a1a 	add.w	sl, r4, #26
 800558a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800558e:	1a9b      	subs	r3, r3, r2
 8005590:	eba3 0309 	sub.w	r3, r3, r9
 8005594:	4543      	cmp	r3, r8
 8005596:	f77f af79 	ble.w	800548c <_printf_float+0x250>
 800559a:	2301      	movs	r3, #1
 800559c:	4652      	mov	r2, sl
 800559e:	4631      	mov	r1, r6
 80055a0:	4628      	mov	r0, r5
 80055a2:	47b8      	blx	r7
 80055a4:	3001      	adds	r0, #1
 80055a6:	f43f aeaa 	beq.w	80052fe <_printf_float+0xc2>
 80055aa:	f108 0801 	add.w	r8, r8, #1
 80055ae:	e7ec      	b.n	800558a <_printf_float+0x34e>
 80055b0:	4613      	mov	r3, r2
 80055b2:	4631      	mov	r1, r6
 80055b4:	4642      	mov	r2, r8
 80055b6:	4628      	mov	r0, r5
 80055b8:	47b8      	blx	r7
 80055ba:	3001      	adds	r0, #1
 80055bc:	d1c0      	bne.n	8005540 <_printf_float+0x304>
 80055be:	e69e      	b.n	80052fe <_printf_float+0xc2>
 80055c0:	2301      	movs	r3, #1
 80055c2:	4631      	mov	r1, r6
 80055c4:	4628      	mov	r0, r5
 80055c6:	9205      	str	r2, [sp, #20]
 80055c8:	47b8      	blx	r7
 80055ca:	3001      	adds	r0, #1
 80055cc:	f43f ae97 	beq.w	80052fe <_printf_float+0xc2>
 80055d0:	9a05      	ldr	r2, [sp, #20]
 80055d2:	f10b 0b01 	add.w	fp, fp, #1
 80055d6:	e7b9      	b.n	800554c <_printf_float+0x310>
 80055d8:	ee18 3a10 	vmov	r3, s16
 80055dc:	4652      	mov	r2, sl
 80055de:	4631      	mov	r1, r6
 80055e0:	4628      	mov	r0, r5
 80055e2:	47b8      	blx	r7
 80055e4:	3001      	adds	r0, #1
 80055e6:	d1be      	bne.n	8005566 <_printf_float+0x32a>
 80055e8:	e689      	b.n	80052fe <_printf_float+0xc2>
 80055ea:	9a05      	ldr	r2, [sp, #20]
 80055ec:	464b      	mov	r3, r9
 80055ee:	4442      	add	r2, r8
 80055f0:	4631      	mov	r1, r6
 80055f2:	4628      	mov	r0, r5
 80055f4:	47b8      	blx	r7
 80055f6:	3001      	adds	r0, #1
 80055f8:	d1c1      	bne.n	800557e <_printf_float+0x342>
 80055fa:	e680      	b.n	80052fe <_printf_float+0xc2>
 80055fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055fe:	2a01      	cmp	r2, #1
 8005600:	dc01      	bgt.n	8005606 <_printf_float+0x3ca>
 8005602:	07db      	lsls	r3, r3, #31
 8005604:	d538      	bpl.n	8005678 <_printf_float+0x43c>
 8005606:	2301      	movs	r3, #1
 8005608:	4642      	mov	r2, r8
 800560a:	4631      	mov	r1, r6
 800560c:	4628      	mov	r0, r5
 800560e:	47b8      	blx	r7
 8005610:	3001      	adds	r0, #1
 8005612:	f43f ae74 	beq.w	80052fe <_printf_float+0xc2>
 8005616:	ee18 3a10 	vmov	r3, s16
 800561a:	4652      	mov	r2, sl
 800561c:	4631      	mov	r1, r6
 800561e:	4628      	mov	r0, r5
 8005620:	47b8      	blx	r7
 8005622:	3001      	adds	r0, #1
 8005624:	f43f ae6b 	beq.w	80052fe <_printf_float+0xc2>
 8005628:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800562c:	2200      	movs	r2, #0
 800562e:	2300      	movs	r3, #0
 8005630:	f7fb fa52 	bl	8000ad8 <__aeabi_dcmpeq>
 8005634:	b9d8      	cbnz	r0, 800566e <_printf_float+0x432>
 8005636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005638:	f108 0201 	add.w	r2, r8, #1
 800563c:	3b01      	subs	r3, #1
 800563e:	4631      	mov	r1, r6
 8005640:	4628      	mov	r0, r5
 8005642:	47b8      	blx	r7
 8005644:	3001      	adds	r0, #1
 8005646:	d10e      	bne.n	8005666 <_printf_float+0x42a>
 8005648:	e659      	b.n	80052fe <_printf_float+0xc2>
 800564a:	2301      	movs	r3, #1
 800564c:	4652      	mov	r2, sl
 800564e:	4631      	mov	r1, r6
 8005650:	4628      	mov	r0, r5
 8005652:	47b8      	blx	r7
 8005654:	3001      	adds	r0, #1
 8005656:	f43f ae52 	beq.w	80052fe <_printf_float+0xc2>
 800565a:	f108 0801 	add.w	r8, r8, #1
 800565e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005660:	3b01      	subs	r3, #1
 8005662:	4543      	cmp	r3, r8
 8005664:	dcf1      	bgt.n	800564a <_printf_float+0x40e>
 8005666:	464b      	mov	r3, r9
 8005668:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800566c:	e6dc      	b.n	8005428 <_printf_float+0x1ec>
 800566e:	f04f 0800 	mov.w	r8, #0
 8005672:	f104 0a1a 	add.w	sl, r4, #26
 8005676:	e7f2      	b.n	800565e <_printf_float+0x422>
 8005678:	2301      	movs	r3, #1
 800567a:	4642      	mov	r2, r8
 800567c:	e7df      	b.n	800563e <_printf_float+0x402>
 800567e:	2301      	movs	r3, #1
 8005680:	464a      	mov	r2, r9
 8005682:	4631      	mov	r1, r6
 8005684:	4628      	mov	r0, r5
 8005686:	47b8      	blx	r7
 8005688:	3001      	adds	r0, #1
 800568a:	f43f ae38 	beq.w	80052fe <_printf_float+0xc2>
 800568e:	f108 0801 	add.w	r8, r8, #1
 8005692:	68e3      	ldr	r3, [r4, #12]
 8005694:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005696:	1a5b      	subs	r3, r3, r1
 8005698:	4543      	cmp	r3, r8
 800569a:	dcf0      	bgt.n	800567e <_printf_float+0x442>
 800569c:	e6fa      	b.n	8005494 <_printf_float+0x258>
 800569e:	f04f 0800 	mov.w	r8, #0
 80056a2:	f104 0919 	add.w	r9, r4, #25
 80056a6:	e7f4      	b.n	8005692 <_printf_float+0x456>

080056a8 <_printf_common>:
 80056a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056ac:	4616      	mov	r6, r2
 80056ae:	4699      	mov	r9, r3
 80056b0:	688a      	ldr	r2, [r1, #8]
 80056b2:	690b      	ldr	r3, [r1, #16]
 80056b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80056b8:	4293      	cmp	r3, r2
 80056ba:	bfb8      	it	lt
 80056bc:	4613      	movlt	r3, r2
 80056be:	6033      	str	r3, [r6, #0]
 80056c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056c4:	4607      	mov	r7, r0
 80056c6:	460c      	mov	r4, r1
 80056c8:	b10a      	cbz	r2, 80056ce <_printf_common+0x26>
 80056ca:	3301      	adds	r3, #1
 80056cc:	6033      	str	r3, [r6, #0]
 80056ce:	6823      	ldr	r3, [r4, #0]
 80056d0:	0699      	lsls	r1, r3, #26
 80056d2:	bf42      	ittt	mi
 80056d4:	6833      	ldrmi	r3, [r6, #0]
 80056d6:	3302      	addmi	r3, #2
 80056d8:	6033      	strmi	r3, [r6, #0]
 80056da:	6825      	ldr	r5, [r4, #0]
 80056dc:	f015 0506 	ands.w	r5, r5, #6
 80056e0:	d106      	bne.n	80056f0 <_printf_common+0x48>
 80056e2:	f104 0a19 	add.w	sl, r4, #25
 80056e6:	68e3      	ldr	r3, [r4, #12]
 80056e8:	6832      	ldr	r2, [r6, #0]
 80056ea:	1a9b      	subs	r3, r3, r2
 80056ec:	42ab      	cmp	r3, r5
 80056ee:	dc26      	bgt.n	800573e <_printf_common+0x96>
 80056f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056f4:	1e13      	subs	r3, r2, #0
 80056f6:	6822      	ldr	r2, [r4, #0]
 80056f8:	bf18      	it	ne
 80056fa:	2301      	movne	r3, #1
 80056fc:	0692      	lsls	r2, r2, #26
 80056fe:	d42b      	bmi.n	8005758 <_printf_common+0xb0>
 8005700:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005704:	4649      	mov	r1, r9
 8005706:	4638      	mov	r0, r7
 8005708:	47c0      	blx	r8
 800570a:	3001      	adds	r0, #1
 800570c:	d01e      	beq.n	800574c <_printf_common+0xa4>
 800570e:	6823      	ldr	r3, [r4, #0]
 8005710:	68e5      	ldr	r5, [r4, #12]
 8005712:	6832      	ldr	r2, [r6, #0]
 8005714:	f003 0306 	and.w	r3, r3, #6
 8005718:	2b04      	cmp	r3, #4
 800571a:	bf08      	it	eq
 800571c:	1aad      	subeq	r5, r5, r2
 800571e:	68a3      	ldr	r3, [r4, #8]
 8005720:	6922      	ldr	r2, [r4, #16]
 8005722:	bf0c      	ite	eq
 8005724:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005728:	2500      	movne	r5, #0
 800572a:	4293      	cmp	r3, r2
 800572c:	bfc4      	itt	gt
 800572e:	1a9b      	subgt	r3, r3, r2
 8005730:	18ed      	addgt	r5, r5, r3
 8005732:	2600      	movs	r6, #0
 8005734:	341a      	adds	r4, #26
 8005736:	42b5      	cmp	r5, r6
 8005738:	d11a      	bne.n	8005770 <_printf_common+0xc8>
 800573a:	2000      	movs	r0, #0
 800573c:	e008      	b.n	8005750 <_printf_common+0xa8>
 800573e:	2301      	movs	r3, #1
 8005740:	4652      	mov	r2, sl
 8005742:	4649      	mov	r1, r9
 8005744:	4638      	mov	r0, r7
 8005746:	47c0      	blx	r8
 8005748:	3001      	adds	r0, #1
 800574a:	d103      	bne.n	8005754 <_printf_common+0xac>
 800574c:	f04f 30ff 	mov.w	r0, #4294967295
 8005750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005754:	3501      	adds	r5, #1
 8005756:	e7c6      	b.n	80056e6 <_printf_common+0x3e>
 8005758:	18e1      	adds	r1, r4, r3
 800575a:	1c5a      	adds	r2, r3, #1
 800575c:	2030      	movs	r0, #48	; 0x30
 800575e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005762:	4422      	add	r2, r4
 8005764:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005768:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800576c:	3302      	adds	r3, #2
 800576e:	e7c7      	b.n	8005700 <_printf_common+0x58>
 8005770:	2301      	movs	r3, #1
 8005772:	4622      	mov	r2, r4
 8005774:	4649      	mov	r1, r9
 8005776:	4638      	mov	r0, r7
 8005778:	47c0      	blx	r8
 800577a:	3001      	adds	r0, #1
 800577c:	d0e6      	beq.n	800574c <_printf_common+0xa4>
 800577e:	3601      	adds	r6, #1
 8005780:	e7d9      	b.n	8005736 <_printf_common+0x8e>
	...

08005784 <_printf_i>:
 8005784:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005788:	7e0f      	ldrb	r7, [r1, #24]
 800578a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800578c:	2f78      	cmp	r7, #120	; 0x78
 800578e:	4691      	mov	r9, r2
 8005790:	4680      	mov	r8, r0
 8005792:	460c      	mov	r4, r1
 8005794:	469a      	mov	sl, r3
 8005796:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800579a:	d807      	bhi.n	80057ac <_printf_i+0x28>
 800579c:	2f62      	cmp	r7, #98	; 0x62
 800579e:	d80a      	bhi.n	80057b6 <_printf_i+0x32>
 80057a0:	2f00      	cmp	r7, #0
 80057a2:	f000 80d8 	beq.w	8005956 <_printf_i+0x1d2>
 80057a6:	2f58      	cmp	r7, #88	; 0x58
 80057a8:	f000 80a3 	beq.w	80058f2 <_printf_i+0x16e>
 80057ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80057b4:	e03a      	b.n	800582c <_printf_i+0xa8>
 80057b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80057ba:	2b15      	cmp	r3, #21
 80057bc:	d8f6      	bhi.n	80057ac <_printf_i+0x28>
 80057be:	a101      	add	r1, pc, #4	; (adr r1, 80057c4 <_printf_i+0x40>)
 80057c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057c4:	0800581d 	.word	0x0800581d
 80057c8:	08005831 	.word	0x08005831
 80057cc:	080057ad 	.word	0x080057ad
 80057d0:	080057ad 	.word	0x080057ad
 80057d4:	080057ad 	.word	0x080057ad
 80057d8:	080057ad 	.word	0x080057ad
 80057dc:	08005831 	.word	0x08005831
 80057e0:	080057ad 	.word	0x080057ad
 80057e4:	080057ad 	.word	0x080057ad
 80057e8:	080057ad 	.word	0x080057ad
 80057ec:	080057ad 	.word	0x080057ad
 80057f0:	0800593d 	.word	0x0800593d
 80057f4:	08005861 	.word	0x08005861
 80057f8:	0800591f 	.word	0x0800591f
 80057fc:	080057ad 	.word	0x080057ad
 8005800:	080057ad 	.word	0x080057ad
 8005804:	0800595f 	.word	0x0800595f
 8005808:	080057ad 	.word	0x080057ad
 800580c:	08005861 	.word	0x08005861
 8005810:	080057ad 	.word	0x080057ad
 8005814:	080057ad 	.word	0x080057ad
 8005818:	08005927 	.word	0x08005927
 800581c:	682b      	ldr	r3, [r5, #0]
 800581e:	1d1a      	adds	r2, r3, #4
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	602a      	str	r2, [r5, #0]
 8005824:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005828:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800582c:	2301      	movs	r3, #1
 800582e:	e0a3      	b.n	8005978 <_printf_i+0x1f4>
 8005830:	6820      	ldr	r0, [r4, #0]
 8005832:	6829      	ldr	r1, [r5, #0]
 8005834:	0606      	lsls	r6, r0, #24
 8005836:	f101 0304 	add.w	r3, r1, #4
 800583a:	d50a      	bpl.n	8005852 <_printf_i+0xce>
 800583c:	680e      	ldr	r6, [r1, #0]
 800583e:	602b      	str	r3, [r5, #0]
 8005840:	2e00      	cmp	r6, #0
 8005842:	da03      	bge.n	800584c <_printf_i+0xc8>
 8005844:	232d      	movs	r3, #45	; 0x2d
 8005846:	4276      	negs	r6, r6
 8005848:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800584c:	485e      	ldr	r0, [pc, #376]	; (80059c8 <_printf_i+0x244>)
 800584e:	230a      	movs	r3, #10
 8005850:	e019      	b.n	8005886 <_printf_i+0x102>
 8005852:	680e      	ldr	r6, [r1, #0]
 8005854:	602b      	str	r3, [r5, #0]
 8005856:	f010 0f40 	tst.w	r0, #64	; 0x40
 800585a:	bf18      	it	ne
 800585c:	b236      	sxthne	r6, r6
 800585e:	e7ef      	b.n	8005840 <_printf_i+0xbc>
 8005860:	682b      	ldr	r3, [r5, #0]
 8005862:	6820      	ldr	r0, [r4, #0]
 8005864:	1d19      	adds	r1, r3, #4
 8005866:	6029      	str	r1, [r5, #0]
 8005868:	0601      	lsls	r1, r0, #24
 800586a:	d501      	bpl.n	8005870 <_printf_i+0xec>
 800586c:	681e      	ldr	r6, [r3, #0]
 800586e:	e002      	b.n	8005876 <_printf_i+0xf2>
 8005870:	0646      	lsls	r6, r0, #25
 8005872:	d5fb      	bpl.n	800586c <_printf_i+0xe8>
 8005874:	881e      	ldrh	r6, [r3, #0]
 8005876:	4854      	ldr	r0, [pc, #336]	; (80059c8 <_printf_i+0x244>)
 8005878:	2f6f      	cmp	r7, #111	; 0x6f
 800587a:	bf0c      	ite	eq
 800587c:	2308      	moveq	r3, #8
 800587e:	230a      	movne	r3, #10
 8005880:	2100      	movs	r1, #0
 8005882:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005886:	6865      	ldr	r5, [r4, #4]
 8005888:	60a5      	str	r5, [r4, #8]
 800588a:	2d00      	cmp	r5, #0
 800588c:	bfa2      	ittt	ge
 800588e:	6821      	ldrge	r1, [r4, #0]
 8005890:	f021 0104 	bicge.w	r1, r1, #4
 8005894:	6021      	strge	r1, [r4, #0]
 8005896:	b90e      	cbnz	r6, 800589c <_printf_i+0x118>
 8005898:	2d00      	cmp	r5, #0
 800589a:	d04d      	beq.n	8005938 <_printf_i+0x1b4>
 800589c:	4615      	mov	r5, r2
 800589e:	fbb6 f1f3 	udiv	r1, r6, r3
 80058a2:	fb03 6711 	mls	r7, r3, r1, r6
 80058a6:	5dc7      	ldrb	r7, [r0, r7]
 80058a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80058ac:	4637      	mov	r7, r6
 80058ae:	42bb      	cmp	r3, r7
 80058b0:	460e      	mov	r6, r1
 80058b2:	d9f4      	bls.n	800589e <_printf_i+0x11a>
 80058b4:	2b08      	cmp	r3, #8
 80058b6:	d10b      	bne.n	80058d0 <_printf_i+0x14c>
 80058b8:	6823      	ldr	r3, [r4, #0]
 80058ba:	07de      	lsls	r6, r3, #31
 80058bc:	d508      	bpl.n	80058d0 <_printf_i+0x14c>
 80058be:	6923      	ldr	r3, [r4, #16]
 80058c0:	6861      	ldr	r1, [r4, #4]
 80058c2:	4299      	cmp	r1, r3
 80058c4:	bfde      	ittt	le
 80058c6:	2330      	movle	r3, #48	; 0x30
 80058c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80058d0:	1b52      	subs	r2, r2, r5
 80058d2:	6122      	str	r2, [r4, #16]
 80058d4:	f8cd a000 	str.w	sl, [sp]
 80058d8:	464b      	mov	r3, r9
 80058da:	aa03      	add	r2, sp, #12
 80058dc:	4621      	mov	r1, r4
 80058de:	4640      	mov	r0, r8
 80058e0:	f7ff fee2 	bl	80056a8 <_printf_common>
 80058e4:	3001      	adds	r0, #1
 80058e6:	d14c      	bne.n	8005982 <_printf_i+0x1fe>
 80058e8:	f04f 30ff 	mov.w	r0, #4294967295
 80058ec:	b004      	add	sp, #16
 80058ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058f2:	4835      	ldr	r0, [pc, #212]	; (80059c8 <_printf_i+0x244>)
 80058f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80058f8:	6829      	ldr	r1, [r5, #0]
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8005900:	6029      	str	r1, [r5, #0]
 8005902:	061d      	lsls	r5, r3, #24
 8005904:	d514      	bpl.n	8005930 <_printf_i+0x1ac>
 8005906:	07df      	lsls	r7, r3, #31
 8005908:	bf44      	itt	mi
 800590a:	f043 0320 	orrmi.w	r3, r3, #32
 800590e:	6023      	strmi	r3, [r4, #0]
 8005910:	b91e      	cbnz	r6, 800591a <_printf_i+0x196>
 8005912:	6823      	ldr	r3, [r4, #0]
 8005914:	f023 0320 	bic.w	r3, r3, #32
 8005918:	6023      	str	r3, [r4, #0]
 800591a:	2310      	movs	r3, #16
 800591c:	e7b0      	b.n	8005880 <_printf_i+0xfc>
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	f043 0320 	orr.w	r3, r3, #32
 8005924:	6023      	str	r3, [r4, #0]
 8005926:	2378      	movs	r3, #120	; 0x78
 8005928:	4828      	ldr	r0, [pc, #160]	; (80059cc <_printf_i+0x248>)
 800592a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800592e:	e7e3      	b.n	80058f8 <_printf_i+0x174>
 8005930:	0659      	lsls	r1, r3, #25
 8005932:	bf48      	it	mi
 8005934:	b2b6      	uxthmi	r6, r6
 8005936:	e7e6      	b.n	8005906 <_printf_i+0x182>
 8005938:	4615      	mov	r5, r2
 800593a:	e7bb      	b.n	80058b4 <_printf_i+0x130>
 800593c:	682b      	ldr	r3, [r5, #0]
 800593e:	6826      	ldr	r6, [r4, #0]
 8005940:	6961      	ldr	r1, [r4, #20]
 8005942:	1d18      	adds	r0, r3, #4
 8005944:	6028      	str	r0, [r5, #0]
 8005946:	0635      	lsls	r5, r6, #24
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	d501      	bpl.n	8005950 <_printf_i+0x1cc>
 800594c:	6019      	str	r1, [r3, #0]
 800594e:	e002      	b.n	8005956 <_printf_i+0x1d2>
 8005950:	0670      	lsls	r0, r6, #25
 8005952:	d5fb      	bpl.n	800594c <_printf_i+0x1c8>
 8005954:	8019      	strh	r1, [r3, #0]
 8005956:	2300      	movs	r3, #0
 8005958:	6123      	str	r3, [r4, #16]
 800595a:	4615      	mov	r5, r2
 800595c:	e7ba      	b.n	80058d4 <_printf_i+0x150>
 800595e:	682b      	ldr	r3, [r5, #0]
 8005960:	1d1a      	adds	r2, r3, #4
 8005962:	602a      	str	r2, [r5, #0]
 8005964:	681d      	ldr	r5, [r3, #0]
 8005966:	6862      	ldr	r2, [r4, #4]
 8005968:	2100      	movs	r1, #0
 800596a:	4628      	mov	r0, r5
 800596c:	f7fa fc40 	bl	80001f0 <memchr>
 8005970:	b108      	cbz	r0, 8005976 <_printf_i+0x1f2>
 8005972:	1b40      	subs	r0, r0, r5
 8005974:	6060      	str	r0, [r4, #4]
 8005976:	6863      	ldr	r3, [r4, #4]
 8005978:	6123      	str	r3, [r4, #16]
 800597a:	2300      	movs	r3, #0
 800597c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005980:	e7a8      	b.n	80058d4 <_printf_i+0x150>
 8005982:	6923      	ldr	r3, [r4, #16]
 8005984:	462a      	mov	r2, r5
 8005986:	4649      	mov	r1, r9
 8005988:	4640      	mov	r0, r8
 800598a:	47d0      	blx	sl
 800598c:	3001      	adds	r0, #1
 800598e:	d0ab      	beq.n	80058e8 <_printf_i+0x164>
 8005990:	6823      	ldr	r3, [r4, #0]
 8005992:	079b      	lsls	r3, r3, #30
 8005994:	d413      	bmi.n	80059be <_printf_i+0x23a>
 8005996:	68e0      	ldr	r0, [r4, #12]
 8005998:	9b03      	ldr	r3, [sp, #12]
 800599a:	4298      	cmp	r0, r3
 800599c:	bfb8      	it	lt
 800599e:	4618      	movlt	r0, r3
 80059a0:	e7a4      	b.n	80058ec <_printf_i+0x168>
 80059a2:	2301      	movs	r3, #1
 80059a4:	4632      	mov	r2, r6
 80059a6:	4649      	mov	r1, r9
 80059a8:	4640      	mov	r0, r8
 80059aa:	47d0      	blx	sl
 80059ac:	3001      	adds	r0, #1
 80059ae:	d09b      	beq.n	80058e8 <_printf_i+0x164>
 80059b0:	3501      	adds	r5, #1
 80059b2:	68e3      	ldr	r3, [r4, #12]
 80059b4:	9903      	ldr	r1, [sp, #12]
 80059b6:	1a5b      	subs	r3, r3, r1
 80059b8:	42ab      	cmp	r3, r5
 80059ba:	dcf2      	bgt.n	80059a2 <_printf_i+0x21e>
 80059bc:	e7eb      	b.n	8005996 <_printf_i+0x212>
 80059be:	2500      	movs	r5, #0
 80059c0:	f104 0619 	add.w	r6, r4, #25
 80059c4:	e7f5      	b.n	80059b2 <_printf_i+0x22e>
 80059c6:	bf00      	nop
 80059c8:	0800a11a 	.word	0x0800a11a
 80059cc:	0800a12b 	.word	0x0800a12b

080059d0 <_scanf_float>:
 80059d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d4:	b087      	sub	sp, #28
 80059d6:	4617      	mov	r7, r2
 80059d8:	9303      	str	r3, [sp, #12]
 80059da:	688b      	ldr	r3, [r1, #8]
 80059dc:	1e5a      	subs	r2, r3, #1
 80059de:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80059e2:	bf83      	ittte	hi
 80059e4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80059e8:	195b      	addhi	r3, r3, r5
 80059ea:	9302      	strhi	r3, [sp, #8]
 80059ec:	2300      	movls	r3, #0
 80059ee:	bf86      	itte	hi
 80059f0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80059f4:	608b      	strhi	r3, [r1, #8]
 80059f6:	9302      	strls	r3, [sp, #8]
 80059f8:	680b      	ldr	r3, [r1, #0]
 80059fa:	468b      	mov	fp, r1
 80059fc:	2500      	movs	r5, #0
 80059fe:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005a02:	f84b 3b1c 	str.w	r3, [fp], #28
 8005a06:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005a0a:	4680      	mov	r8, r0
 8005a0c:	460c      	mov	r4, r1
 8005a0e:	465e      	mov	r6, fp
 8005a10:	46aa      	mov	sl, r5
 8005a12:	46a9      	mov	r9, r5
 8005a14:	9501      	str	r5, [sp, #4]
 8005a16:	68a2      	ldr	r2, [r4, #8]
 8005a18:	b152      	cbz	r2, 8005a30 <_scanf_float+0x60>
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	2b4e      	cmp	r3, #78	; 0x4e
 8005a20:	d864      	bhi.n	8005aec <_scanf_float+0x11c>
 8005a22:	2b40      	cmp	r3, #64	; 0x40
 8005a24:	d83c      	bhi.n	8005aa0 <_scanf_float+0xd0>
 8005a26:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005a2a:	b2c8      	uxtb	r0, r1
 8005a2c:	280e      	cmp	r0, #14
 8005a2e:	d93a      	bls.n	8005aa6 <_scanf_float+0xd6>
 8005a30:	f1b9 0f00 	cmp.w	r9, #0
 8005a34:	d003      	beq.n	8005a3e <_scanf_float+0x6e>
 8005a36:	6823      	ldr	r3, [r4, #0]
 8005a38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a3c:	6023      	str	r3, [r4, #0]
 8005a3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a42:	f1ba 0f01 	cmp.w	sl, #1
 8005a46:	f200 8113 	bhi.w	8005c70 <_scanf_float+0x2a0>
 8005a4a:	455e      	cmp	r6, fp
 8005a4c:	f200 8105 	bhi.w	8005c5a <_scanf_float+0x28a>
 8005a50:	2501      	movs	r5, #1
 8005a52:	4628      	mov	r0, r5
 8005a54:	b007      	add	sp, #28
 8005a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a5a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005a5e:	2a0d      	cmp	r2, #13
 8005a60:	d8e6      	bhi.n	8005a30 <_scanf_float+0x60>
 8005a62:	a101      	add	r1, pc, #4	; (adr r1, 8005a68 <_scanf_float+0x98>)
 8005a64:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005a68:	08005ba7 	.word	0x08005ba7
 8005a6c:	08005a31 	.word	0x08005a31
 8005a70:	08005a31 	.word	0x08005a31
 8005a74:	08005a31 	.word	0x08005a31
 8005a78:	08005c07 	.word	0x08005c07
 8005a7c:	08005bdf 	.word	0x08005bdf
 8005a80:	08005a31 	.word	0x08005a31
 8005a84:	08005a31 	.word	0x08005a31
 8005a88:	08005bb5 	.word	0x08005bb5
 8005a8c:	08005a31 	.word	0x08005a31
 8005a90:	08005a31 	.word	0x08005a31
 8005a94:	08005a31 	.word	0x08005a31
 8005a98:	08005a31 	.word	0x08005a31
 8005a9c:	08005b6d 	.word	0x08005b6d
 8005aa0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005aa4:	e7db      	b.n	8005a5e <_scanf_float+0x8e>
 8005aa6:	290e      	cmp	r1, #14
 8005aa8:	d8c2      	bhi.n	8005a30 <_scanf_float+0x60>
 8005aaa:	a001      	add	r0, pc, #4	; (adr r0, 8005ab0 <_scanf_float+0xe0>)
 8005aac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005ab0:	08005b5f 	.word	0x08005b5f
 8005ab4:	08005a31 	.word	0x08005a31
 8005ab8:	08005b5f 	.word	0x08005b5f
 8005abc:	08005bf3 	.word	0x08005bf3
 8005ac0:	08005a31 	.word	0x08005a31
 8005ac4:	08005b0d 	.word	0x08005b0d
 8005ac8:	08005b49 	.word	0x08005b49
 8005acc:	08005b49 	.word	0x08005b49
 8005ad0:	08005b49 	.word	0x08005b49
 8005ad4:	08005b49 	.word	0x08005b49
 8005ad8:	08005b49 	.word	0x08005b49
 8005adc:	08005b49 	.word	0x08005b49
 8005ae0:	08005b49 	.word	0x08005b49
 8005ae4:	08005b49 	.word	0x08005b49
 8005ae8:	08005b49 	.word	0x08005b49
 8005aec:	2b6e      	cmp	r3, #110	; 0x6e
 8005aee:	d809      	bhi.n	8005b04 <_scanf_float+0x134>
 8005af0:	2b60      	cmp	r3, #96	; 0x60
 8005af2:	d8b2      	bhi.n	8005a5a <_scanf_float+0x8a>
 8005af4:	2b54      	cmp	r3, #84	; 0x54
 8005af6:	d077      	beq.n	8005be8 <_scanf_float+0x218>
 8005af8:	2b59      	cmp	r3, #89	; 0x59
 8005afa:	d199      	bne.n	8005a30 <_scanf_float+0x60>
 8005afc:	2d07      	cmp	r5, #7
 8005afe:	d197      	bne.n	8005a30 <_scanf_float+0x60>
 8005b00:	2508      	movs	r5, #8
 8005b02:	e029      	b.n	8005b58 <_scanf_float+0x188>
 8005b04:	2b74      	cmp	r3, #116	; 0x74
 8005b06:	d06f      	beq.n	8005be8 <_scanf_float+0x218>
 8005b08:	2b79      	cmp	r3, #121	; 0x79
 8005b0a:	e7f6      	b.n	8005afa <_scanf_float+0x12a>
 8005b0c:	6821      	ldr	r1, [r4, #0]
 8005b0e:	05c8      	lsls	r0, r1, #23
 8005b10:	d51a      	bpl.n	8005b48 <_scanf_float+0x178>
 8005b12:	9b02      	ldr	r3, [sp, #8]
 8005b14:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005b18:	6021      	str	r1, [r4, #0]
 8005b1a:	f109 0901 	add.w	r9, r9, #1
 8005b1e:	b11b      	cbz	r3, 8005b28 <_scanf_float+0x158>
 8005b20:	3b01      	subs	r3, #1
 8005b22:	3201      	adds	r2, #1
 8005b24:	9302      	str	r3, [sp, #8]
 8005b26:	60a2      	str	r2, [r4, #8]
 8005b28:	68a3      	ldr	r3, [r4, #8]
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	60a3      	str	r3, [r4, #8]
 8005b2e:	6923      	ldr	r3, [r4, #16]
 8005b30:	3301      	adds	r3, #1
 8005b32:	6123      	str	r3, [r4, #16]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	3b01      	subs	r3, #1
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	607b      	str	r3, [r7, #4]
 8005b3c:	f340 8084 	ble.w	8005c48 <_scanf_float+0x278>
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	3301      	adds	r3, #1
 8005b44:	603b      	str	r3, [r7, #0]
 8005b46:	e766      	b.n	8005a16 <_scanf_float+0x46>
 8005b48:	eb1a 0f05 	cmn.w	sl, r5
 8005b4c:	f47f af70 	bne.w	8005a30 <_scanf_float+0x60>
 8005b50:	6822      	ldr	r2, [r4, #0]
 8005b52:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005b56:	6022      	str	r2, [r4, #0]
 8005b58:	f806 3b01 	strb.w	r3, [r6], #1
 8005b5c:	e7e4      	b.n	8005b28 <_scanf_float+0x158>
 8005b5e:	6822      	ldr	r2, [r4, #0]
 8005b60:	0610      	lsls	r0, r2, #24
 8005b62:	f57f af65 	bpl.w	8005a30 <_scanf_float+0x60>
 8005b66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b6a:	e7f4      	b.n	8005b56 <_scanf_float+0x186>
 8005b6c:	f1ba 0f00 	cmp.w	sl, #0
 8005b70:	d10e      	bne.n	8005b90 <_scanf_float+0x1c0>
 8005b72:	f1b9 0f00 	cmp.w	r9, #0
 8005b76:	d10e      	bne.n	8005b96 <_scanf_float+0x1c6>
 8005b78:	6822      	ldr	r2, [r4, #0]
 8005b7a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005b7e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005b82:	d108      	bne.n	8005b96 <_scanf_float+0x1c6>
 8005b84:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005b88:	6022      	str	r2, [r4, #0]
 8005b8a:	f04f 0a01 	mov.w	sl, #1
 8005b8e:	e7e3      	b.n	8005b58 <_scanf_float+0x188>
 8005b90:	f1ba 0f02 	cmp.w	sl, #2
 8005b94:	d055      	beq.n	8005c42 <_scanf_float+0x272>
 8005b96:	2d01      	cmp	r5, #1
 8005b98:	d002      	beq.n	8005ba0 <_scanf_float+0x1d0>
 8005b9a:	2d04      	cmp	r5, #4
 8005b9c:	f47f af48 	bne.w	8005a30 <_scanf_float+0x60>
 8005ba0:	3501      	adds	r5, #1
 8005ba2:	b2ed      	uxtb	r5, r5
 8005ba4:	e7d8      	b.n	8005b58 <_scanf_float+0x188>
 8005ba6:	f1ba 0f01 	cmp.w	sl, #1
 8005baa:	f47f af41 	bne.w	8005a30 <_scanf_float+0x60>
 8005bae:	f04f 0a02 	mov.w	sl, #2
 8005bb2:	e7d1      	b.n	8005b58 <_scanf_float+0x188>
 8005bb4:	b97d      	cbnz	r5, 8005bd6 <_scanf_float+0x206>
 8005bb6:	f1b9 0f00 	cmp.w	r9, #0
 8005bba:	f47f af3c 	bne.w	8005a36 <_scanf_float+0x66>
 8005bbe:	6822      	ldr	r2, [r4, #0]
 8005bc0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005bc4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005bc8:	f47f af39 	bne.w	8005a3e <_scanf_float+0x6e>
 8005bcc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005bd0:	6022      	str	r2, [r4, #0]
 8005bd2:	2501      	movs	r5, #1
 8005bd4:	e7c0      	b.n	8005b58 <_scanf_float+0x188>
 8005bd6:	2d03      	cmp	r5, #3
 8005bd8:	d0e2      	beq.n	8005ba0 <_scanf_float+0x1d0>
 8005bda:	2d05      	cmp	r5, #5
 8005bdc:	e7de      	b.n	8005b9c <_scanf_float+0x1cc>
 8005bde:	2d02      	cmp	r5, #2
 8005be0:	f47f af26 	bne.w	8005a30 <_scanf_float+0x60>
 8005be4:	2503      	movs	r5, #3
 8005be6:	e7b7      	b.n	8005b58 <_scanf_float+0x188>
 8005be8:	2d06      	cmp	r5, #6
 8005bea:	f47f af21 	bne.w	8005a30 <_scanf_float+0x60>
 8005bee:	2507      	movs	r5, #7
 8005bf0:	e7b2      	b.n	8005b58 <_scanf_float+0x188>
 8005bf2:	6822      	ldr	r2, [r4, #0]
 8005bf4:	0591      	lsls	r1, r2, #22
 8005bf6:	f57f af1b 	bpl.w	8005a30 <_scanf_float+0x60>
 8005bfa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005bfe:	6022      	str	r2, [r4, #0]
 8005c00:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c04:	e7a8      	b.n	8005b58 <_scanf_float+0x188>
 8005c06:	6822      	ldr	r2, [r4, #0]
 8005c08:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005c0c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005c10:	d006      	beq.n	8005c20 <_scanf_float+0x250>
 8005c12:	0550      	lsls	r0, r2, #21
 8005c14:	f57f af0c 	bpl.w	8005a30 <_scanf_float+0x60>
 8005c18:	f1b9 0f00 	cmp.w	r9, #0
 8005c1c:	f43f af0f 	beq.w	8005a3e <_scanf_float+0x6e>
 8005c20:	0591      	lsls	r1, r2, #22
 8005c22:	bf58      	it	pl
 8005c24:	9901      	ldrpl	r1, [sp, #4]
 8005c26:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c2a:	bf58      	it	pl
 8005c2c:	eba9 0101 	subpl.w	r1, r9, r1
 8005c30:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005c34:	bf58      	it	pl
 8005c36:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005c3a:	6022      	str	r2, [r4, #0]
 8005c3c:	f04f 0900 	mov.w	r9, #0
 8005c40:	e78a      	b.n	8005b58 <_scanf_float+0x188>
 8005c42:	f04f 0a03 	mov.w	sl, #3
 8005c46:	e787      	b.n	8005b58 <_scanf_float+0x188>
 8005c48:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005c4c:	4639      	mov	r1, r7
 8005c4e:	4640      	mov	r0, r8
 8005c50:	4798      	blx	r3
 8005c52:	2800      	cmp	r0, #0
 8005c54:	f43f aedf 	beq.w	8005a16 <_scanf_float+0x46>
 8005c58:	e6ea      	b.n	8005a30 <_scanf_float+0x60>
 8005c5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c62:	463a      	mov	r2, r7
 8005c64:	4640      	mov	r0, r8
 8005c66:	4798      	blx	r3
 8005c68:	6923      	ldr	r3, [r4, #16]
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	6123      	str	r3, [r4, #16]
 8005c6e:	e6ec      	b.n	8005a4a <_scanf_float+0x7a>
 8005c70:	1e6b      	subs	r3, r5, #1
 8005c72:	2b06      	cmp	r3, #6
 8005c74:	d825      	bhi.n	8005cc2 <_scanf_float+0x2f2>
 8005c76:	2d02      	cmp	r5, #2
 8005c78:	d836      	bhi.n	8005ce8 <_scanf_float+0x318>
 8005c7a:	455e      	cmp	r6, fp
 8005c7c:	f67f aee8 	bls.w	8005a50 <_scanf_float+0x80>
 8005c80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c84:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c88:	463a      	mov	r2, r7
 8005c8a:	4640      	mov	r0, r8
 8005c8c:	4798      	blx	r3
 8005c8e:	6923      	ldr	r3, [r4, #16]
 8005c90:	3b01      	subs	r3, #1
 8005c92:	6123      	str	r3, [r4, #16]
 8005c94:	e7f1      	b.n	8005c7a <_scanf_float+0x2aa>
 8005c96:	9802      	ldr	r0, [sp, #8]
 8005c98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c9c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005ca0:	9002      	str	r0, [sp, #8]
 8005ca2:	463a      	mov	r2, r7
 8005ca4:	4640      	mov	r0, r8
 8005ca6:	4798      	blx	r3
 8005ca8:	6923      	ldr	r3, [r4, #16]
 8005caa:	3b01      	subs	r3, #1
 8005cac:	6123      	str	r3, [r4, #16]
 8005cae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cb2:	fa5f fa8a 	uxtb.w	sl, sl
 8005cb6:	f1ba 0f02 	cmp.w	sl, #2
 8005cba:	d1ec      	bne.n	8005c96 <_scanf_float+0x2c6>
 8005cbc:	3d03      	subs	r5, #3
 8005cbe:	b2ed      	uxtb	r5, r5
 8005cc0:	1b76      	subs	r6, r6, r5
 8005cc2:	6823      	ldr	r3, [r4, #0]
 8005cc4:	05da      	lsls	r2, r3, #23
 8005cc6:	d52f      	bpl.n	8005d28 <_scanf_float+0x358>
 8005cc8:	055b      	lsls	r3, r3, #21
 8005cca:	d510      	bpl.n	8005cee <_scanf_float+0x31e>
 8005ccc:	455e      	cmp	r6, fp
 8005cce:	f67f aebf 	bls.w	8005a50 <_scanf_float+0x80>
 8005cd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005cd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005cda:	463a      	mov	r2, r7
 8005cdc:	4640      	mov	r0, r8
 8005cde:	4798      	blx	r3
 8005ce0:	6923      	ldr	r3, [r4, #16]
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	6123      	str	r3, [r4, #16]
 8005ce6:	e7f1      	b.n	8005ccc <_scanf_float+0x2fc>
 8005ce8:	46aa      	mov	sl, r5
 8005cea:	9602      	str	r6, [sp, #8]
 8005cec:	e7df      	b.n	8005cae <_scanf_float+0x2de>
 8005cee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005cf2:	6923      	ldr	r3, [r4, #16]
 8005cf4:	2965      	cmp	r1, #101	; 0x65
 8005cf6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005cfa:	f106 35ff 	add.w	r5, r6, #4294967295
 8005cfe:	6123      	str	r3, [r4, #16]
 8005d00:	d00c      	beq.n	8005d1c <_scanf_float+0x34c>
 8005d02:	2945      	cmp	r1, #69	; 0x45
 8005d04:	d00a      	beq.n	8005d1c <_scanf_float+0x34c>
 8005d06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d0a:	463a      	mov	r2, r7
 8005d0c:	4640      	mov	r0, r8
 8005d0e:	4798      	blx	r3
 8005d10:	6923      	ldr	r3, [r4, #16]
 8005d12:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005d16:	3b01      	subs	r3, #1
 8005d18:	1eb5      	subs	r5, r6, #2
 8005d1a:	6123      	str	r3, [r4, #16]
 8005d1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d20:	463a      	mov	r2, r7
 8005d22:	4640      	mov	r0, r8
 8005d24:	4798      	blx	r3
 8005d26:	462e      	mov	r6, r5
 8005d28:	6825      	ldr	r5, [r4, #0]
 8005d2a:	f015 0510 	ands.w	r5, r5, #16
 8005d2e:	d159      	bne.n	8005de4 <_scanf_float+0x414>
 8005d30:	7035      	strb	r5, [r6, #0]
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005d38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d3c:	d11b      	bne.n	8005d76 <_scanf_float+0x3a6>
 8005d3e:	9b01      	ldr	r3, [sp, #4]
 8005d40:	454b      	cmp	r3, r9
 8005d42:	eba3 0209 	sub.w	r2, r3, r9
 8005d46:	d123      	bne.n	8005d90 <_scanf_float+0x3c0>
 8005d48:	2200      	movs	r2, #0
 8005d4a:	4659      	mov	r1, fp
 8005d4c:	4640      	mov	r0, r8
 8005d4e:	f000 fe99 	bl	8006a84 <_strtod_r>
 8005d52:	6822      	ldr	r2, [r4, #0]
 8005d54:	9b03      	ldr	r3, [sp, #12]
 8005d56:	f012 0f02 	tst.w	r2, #2
 8005d5a:	ec57 6b10 	vmov	r6, r7, d0
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	d021      	beq.n	8005da6 <_scanf_float+0x3d6>
 8005d62:	9903      	ldr	r1, [sp, #12]
 8005d64:	1d1a      	adds	r2, r3, #4
 8005d66:	600a      	str	r2, [r1, #0]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	e9c3 6700 	strd	r6, r7, [r3]
 8005d6e:	68e3      	ldr	r3, [r4, #12]
 8005d70:	3301      	adds	r3, #1
 8005d72:	60e3      	str	r3, [r4, #12]
 8005d74:	e66d      	b.n	8005a52 <_scanf_float+0x82>
 8005d76:	9b04      	ldr	r3, [sp, #16]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d0e5      	beq.n	8005d48 <_scanf_float+0x378>
 8005d7c:	9905      	ldr	r1, [sp, #20]
 8005d7e:	230a      	movs	r3, #10
 8005d80:	462a      	mov	r2, r5
 8005d82:	3101      	adds	r1, #1
 8005d84:	4640      	mov	r0, r8
 8005d86:	f000 ff05 	bl	8006b94 <_strtol_r>
 8005d8a:	9b04      	ldr	r3, [sp, #16]
 8005d8c:	9e05      	ldr	r6, [sp, #20]
 8005d8e:	1ac2      	subs	r2, r0, r3
 8005d90:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005d94:	429e      	cmp	r6, r3
 8005d96:	bf28      	it	cs
 8005d98:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005d9c:	4912      	ldr	r1, [pc, #72]	; (8005de8 <_scanf_float+0x418>)
 8005d9e:	4630      	mov	r0, r6
 8005da0:	f000 f82c 	bl	8005dfc <siprintf>
 8005da4:	e7d0      	b.n	8005d48 <_scanf_float+0x378>
 8005da6:	9903      	ldr	r1, [sp, #12]
 8005da8:	f012 0f04 	tst.w	r2, #4
 8005dac:	f103 0204 	add.w	r2, r3, #4
 8005db0:	600a      	str	r2, [r1, #0]
 8005db2:	d1d9      	bne.n	8005d68 <_scanf_float+0x398>
 8005db4:	f8d3 8000 	ldr.w	r8, [r3]
 8005db8:	ee10 2a10 	vmov	r2, s0
 8005dbc:	ee10 0a10 	vmov	r0, s0
 8005dc0:	463b      	mov	r3, r7
 8005dc2:	4639      	mov	r1, r7
 8005dc4:	f7fa feba 	bl	8000b3c <__aeabi_dcmpun>
 8005dc8:	b128      	cbz	r0, 8005dd6 <_scanf_float+0x406>
 8005dca:	4808      	ldr	r0, [pc, #32]	; (8005dec <_scanf_float+0x41c>)
 8005dcc:	f000 f810 	bl	8005df0 <nanf>
 8005dd0:	ed88 0a00 	vstr	s0, [r8]
 8005dd4:	e7cb      	b.n	8005d6e <_scanf_float+0x39e>
 8005dd6:	4630      	mov	r0, r6
 8005dd8:	4639      	mov	r1, r7
 8005dda:	f7fa ff0d 	bl	8000bf8 <__aeabi_d2f>
 8005dde:	f8c8 0000 	str.w	r0, [r8]
 8005de2:	e7c4      	b.n	8005d6e <_scanf_float+0x39e>
 8005de4:	2500      	movs	r5, #0
 8005de6:	e634      	b.n	8005a52 <_scanf_float+0x82>
 8005de8:	0800a13c 	.word	0x0800a13c
 8005dec:	0800a548 	.word	0x0800a548

08005df0 <nanf>:
 8005df0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005df8 <nanf+0x8>
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	7fc00000 	.word	0x7fc00000

08005dfc <siprintf>:
 8005dfc:	b40e      	push	{r1, r2, r3}
 8005dfe:	b500      	push	{lr}
 8005e00:	b09c      	sub	sp, #112	; 0x70
 8005e02:	ab1d      	add	r3, sp, #116	; 0x74
 8005e04:	9002      	str	r0, [sp, #8]
 8005e06:	9006      	str	r0, [sp, #24]
 8005e08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005e0c:	4809      	ldr	r0, [pc, #36]	; (8005e34 <siprintf+0x38>)
 8005e0e:	9107      	str	r1, [sp, #28]
 8005e10:	9104      	str	r1, [sp, #16]
 8005e12:	4909      	ldr	r1, [pc, #36]	; (8005e38 <siprintf+0x3c>)
 8005e14:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e18:	9105      	str	r1, [sp, #20]
 8005e1a:	6800      	ldr	r0, [r0, #0]
 8005e1c:	9301      	str	r3, [sp, #4]
 8005e1e:	a902      	add	r1, sp, #8
 8005e20:	f002 fee4 	bl	8008bec <_svfiprintf_r>
 8005e24:	9b02      	ldr	r3, [sp, #8]
 8005e26:	2200      	movs	r2, #0
 8005e28:	701a      	strb	r2, [r3, #0]
 8005e2a:	b01c      	add	sp, #112	; 0x70
 8005e2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e30:	b003      	add	sp, #12
 8005e32:	4770      	bx	lr
 8005e34:	20000028 	.word	0x20000028
 8005e38:	ffff0208 	.word	0xffff0208

08005e3c <sulp>:
 8005e3c:	b570      	push	{r4, r5, r6, lr}
 8005e3e:	4604      	mov	r4, r0
 8005e40:	460d      	mov	r5, r1
 8005e42:	ec45 4b10 	vmov	d0, r4, r5
 8005e46:	4616      	mov	r6, r2
 8005e48:	f002 fc2e 	bl	80086a8 <__ulp>
 8005e4c:	ec51 0b10 	vmov	r0, r1, d0
 8005e50:	b17e      	cbz	r6, 8005e72 <sulp+0x36>
 8005e52:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005e56:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	dd09      	ble.n	8005e72 <sulp+0x36>
 8005e5e:	051b      	lsls	r3, r3, #20
 8005e60:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005e64:	2400      	movs	r4, #0
 8005e66:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005e6a:	4622      	mov	r2, r4
 8005e6c:	462b      	mov	r3, r5
 8005e6e:	f7fa fbcb 	bl	8000608 <__aeabi_dmul>
 8005e72:	bd70      	pop	{r4, r5, r6, pc}
 8005e74:	0000      	movs	r0, r0
	...

08005e78 <_strtod_l>:
 8005e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e7c:	ed2d 8b02 	vpush	{d8}
 8005e80:	b09d      	sub	sp, #116	; 0x74
 8005e82:	461f      	mov	r7, r3
 8005e84:	2300      	movs	r3, #0
 8005e86:	9318      	str	r3, [sp, #96]	; 0x60
 8005e88:	4ba2      	ldr	r3, [pc, #648]	; (8006114 <_strtod_l+0x29c>)
 8005e8a:	9213      	str	r2, [sp, #76]	; 0x4c
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	9305      	str	r3, [sp, #20]
 8005e90:	4604      	mov	r4, r0
 8005e92:	4618      	mov	r0, r3
 8005e94:	4688      	mov	r8, r1
 8005e96:	f7fa f9a3 	bl	80001e0 <strlen>
 8005e9a:	f04f 0a00 	mov.w	sl, #0
 8005e9e:	4605      	mov	r5, r0
 8005ea0:	f04f 0b00 	mov.w	fp, #0
 8005ea4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005ea8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005eaa:	781a      	ldrb	r2, [r3, #0]
 8005eac:	2a2b      	cmp	r2, #43	; 0x2b
 8005eae:	d04e      	beq.n	8005f4e <_strtod_l+0xd6>
 8005eb0:	d83b      	bhi.n	8005f2a <_strtod_l+0xb2>
 8005eb2:	2a0d      	cmp	r2, #13
 8005eb4:	d834      	bhi.n	8005f20 <_strtod_l+0xa8>
 8005eb6:	2a08      	cmp	r2, #8
 8005eb8:	d834      	bhi.n	8005f24 <_strtod_l+0xac>
 8005eba:	2a00      	cmp	r2, #0
 8005ebc:	d03e      	beq.n	8005f3c <_strtod_l+0xc4>
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	930a      	str	r3, [sp, #40]	; 0x28
 8005ec2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005ec4:	7833      	ldrb	r3, [r6, #0]
 8005ec6:	2b30      	cmp	r3, #48	; 0x30
 8005ec8:	f040 80b0 	bne.w	800602c <_strtod_l+0x1b4>
 8005ecc:	7873      	ldrb	r3, [r6, #1]
 8005ece:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005ed2:	2b58      	cmp	r3, #88	; 0x58
 8005ed4:	d168      	bne.n	8005fa8 <_strtod_l+0x130>
 8005ed6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ed8:	9301      	str	r3, [sp, #4]
 8005eda:	ab18      	add	r3, sp, #96	; 0x60
 8005edc:	9702      	str	r7, [sp, #8]
 8005ede:	9300      	str	r3, [sp, #0]
 8005ee0:	4a8d      	ldr	r2, [pc, #564]	; (8006118 <_strtod_l+0x2a0>)
 8005ee2:	ab19      	add	r3, sp, #100	; 0x64
 8005ee4:	a917      	add	r1, sp, #92	; 0x5c
 8005ee6:	4620      	mov	r0, r4
 8005ee8:	f001 fd38 	bl	800795c <__gethex>
 8005eec:	f010 0707 	ands.w	r7, r0, #7
 8005ef0:	4605      	mov	r5, r0
 8005ef2:	d005      	beq.n	8005f00 <_strtod_l+0x88>
 8005ef4:	2f06      	cmp	r7, #6
 8005ef6:	d12c      	bne.n	8005f52 <_strtod_l+0xda>
 8005ef8:	3601      	adds	r6, #1
 8005efa:	2300      	movs	r3, #0
 8005efc:	9617      	str	r6, [sp, #92]	; 0x5c
 8005efe:	930a      	str	r3, [sp, #40]	; 0x28
 8005f00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f040 8590 	bne.w	8006a28 <_strtod_l+0xbb0>
 8005f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f0a:	b1eb      	cbz	r3, 8005f48 <_strtod_l+0xd0>
 8005f0c:	4652      	mov	r2, sl
 8005f0e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005f12:	ec43 2b10 	vmov	d0, r2, r3
 8005f16:	b01d      	add	sp, #116	; 0x74
 8005f18:	ecbd 8b02 	vpop	{d8}
 8005f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f20:	2a20      	cmp	r2, #32
 8005f22:	d1cc      	bne.n	8005ebe <_strtod_l+0x46>
 8005f24:	3301      	adds	r3, #1
 8005f26:	9317      	str	r3, [sp, #92]	; 0x5c
 8005f28:	e7be      	b.n	8005ea8 <_strtod_l+0x30>
 8005f2a:	2a2d      	cmp	r2, #45	; 0x2d
 8005f2c:	d1c7      	bne.n	8005ebe <_strtod_l+0x46>
 8005f2e:	2201      	movs	r2, #1
 8005f30:	920a      	str	r2, [sp, #40]	; 0x28
 8005f32:	1c5a      	adds	r2, r3, #1
 8005f34:	9217      	str	r2, [sp, #92]	; 0x5c
 8005f36:	785b      	ldrb	r3, [r3, #1]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1c2      	bne.n	8005ec2 <_strtod_l+0x4a>
 8005f3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f3e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	f040 856e 	bne.w	8006a24 <_strtod_l+0xbac>
 8005f48:	4652      	mov	r2, sl
 8005f4a:	465b      	mov	r3, fp
 8005f4c:	e7e1      	b.n	8005f12 <_strtod_l+0x9a>
 8005f4e:	2200      	movs	r2, #0
 8005f50:	e7ee      	b.n	8005f30 <_strtod_l+0xb8>
 8005f52:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005f54:	b13a      	cbz	r2, 8005f66 <_strtod_l+0xee>
 8005f56:	2135      	movs	r1, #53	; 0x35
 8005f58:	a81a      	add	r0, sp, #104	; 0x68
 8005f5a:	f002 fcb0 	bl	80088be <__copybits>
 8005f5e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005f60:	4620      	mov	r0, r4
 8005f62:	f002 f86f 	bl	8008044 <_Bfree>
 8005f66:	3f01      	subs	r7, #1
 8005f68:	2f04      	cmp	r7, #4
 8005f6a:	d806      	bhi.n	8005f7a <_strtod_l+0x102>
 8005f6c:	e8df f007 	tbb	[pc, r7]
 8005f70:	1714030a 	.word	0x1714030a
 8005f74:	0a          	.byte	0x0a
 8005f75:	00          	.byte	0x00
 8005f76:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8005f7a:	0728      	lsls	r0, r5, #28
 8005f7c:	d5c0      	bpl.n	8005f00 <_strtod_l+0x88>
 8005f7e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005f82:	e7bd      	b.n	8005f00 <_strtod_l+0x88>
 8005f84:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005f88:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005f8a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005f8e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005f92:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005f96:	e7f0      	b.n	8005f7a <_strtod_l+0x102>
 8005f98:	f8df b180 	ldr.w	fp, [pc, #384]	; 800611c <_strtod_l+0x2a4>
 8005f9c:	e7ed      	b.n	8005f7a <_strtod_l+0x102>
 8005f9e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005fa2:	f04f 3aff 	mov.w	sl, #4294967295
 8005fa6:	e7e8      	b.n	8005f7a <_strtod_l+0x102>
 8005fa8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005faa:	1c5a      	adds	r2, r3, #1
 8005fac:	9217      	str	r2, [sp, #92]	; 0x5c
 8005fae:	785b      	ldrb	r3, [r3, #1]
 8005fb0:	2b30      	cmp	r3, #48	; 0x30
 8005fb2:	d0f9      	beq.n	8005fa8 <_strtod_l+0x130>
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d0a3      	beq.n	8005f00 <_strtod_l+0x88>
 8005fb8:	2301      	movs	r3, #1
 8005fba:	f04f 0900 	mov.w	r9, #0
 8005fbe:	9304      	str	r3, [sp, #16]
 8005fc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005fc2:	9308      	str	r3, [sp, #32]
 8005fc4:	f8cd 901c 	str.w	r9, [sp, #28]
 8005fc8:	464f      	mov	r7, r9
 8005fca:	220a      	movs	r2, #10
 8005fcc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005fce:	7806      	ldrb	r6, [r0, #0]
 8005fd0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005fd4:	b2d9      	uxtb	r1, r3
 8005fd6:	2909      	cmp	r1, #9
 8005fd8:	d92a      	bls.n	8006030 <_strtod_l+0x1b8>
 8005fda:	9905      	ldr	r1, [sp, #20]
 8005fdc:	462a      	mov	r2, r5
 8005fde:	f002 ff1f 	bl	8008e20 <strncmp>
 8005fe2:	b398      	cbz	r0, 800604c <_strtod_l+0x1d4>
 8005fe4:	2000      	movs	r0, #0
 8005fe6:	4632      	mov	r2, r6
 8005fe8:	463d      	mov	r5, r7
 8005fea:	9005      	str	r0, [sp, #20]
 8005fec:	4603      	mov	r3, r0
 8005fee:	2a65      	cmp	r2, #101	; 0x65
 8005ff0:	d001      	beq.n	8005ff6 <_strtod_l+0x17e>
 8005ff2:	2a45      	cmp	r2, #69	; 0x45
 8005ff4:	d118      	bne.n	8006028 <_strtod_l+0x1b0>
 8005ff6:	b91d      	cbnz	r5, 8006000 <_strtod_l+0x188>
 8005ff8:	9a04      	ldr	r2, [sp, #16]
 8005ffa:	4302      	orrs	r2, r0
 8005ffc:	d09e      	beq.n	8005f3c <_strtod_l+0xc4>
 8005ffe:	2500      	movs	r5, #0
 8006000:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8006004:	f108 0201 	add.w	r2, r8, #1
 8006008:	9217      	str	r2, [sp, #92]	; 0x5c
 800600a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800600e:	2a2b      	cmp	r2, #43	; 0x2b
 8006010:	d075      	beq.n	80060fe <_strtod_l+0x286>
 8006012:	2a2d      	cmp	r2, #45	; 0x2d
 8006014:	d07b      	beq.n	800610e <_strtod_l+0x296>
 8006016:	f04f 0c00 	mov.w	ip, #0
 800601a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800601e:	2909      	cmp	r1, #9
 8006020:	f240 8082 	bls.w	8006128 <_strtod_l+0x2b0>
 8006024:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006028:	2600      	movs	r6, #0
 800602a:	e09d      	b.n	8006168 <_strtod_l+0x2f0>
 800602c:	2300      	movs	r3, #0
 800602e:	e7c4      	b.n	8005fba <_strtod_l+0x142>
 8006030:	2f08      	cmp	r7, #8
 8006032:	bfd8      	it	le
 8006034:	9907      	ldrle	r1, [sp, #28]
 8006036:	f100 0001 	add.w	r0, r0, #1
 800603a:	bfda      	itte	le
 800603c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006040:	9307      	strle	r3, [sp, #28]
 8006042:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006046:	3701      	adds	r7, #1
 8006048:	9017      	str	r0, [sp, #92]	; 0x5c
 800604a:	e7bf      	b.n	8005fcc <_strtod_l+0x154>
 800604c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800604e:	195a      	adds	r2, r3, r5
 8006050:	9217      	str	r2, [sp, #92]	; 0x5c
 8006052:	5d5a      	ldrb	r2, [r3, r5]
 8006054:	2f00      	cmp	r7, #0
 8006056:	d037      	beq.n	80060c8 <_strtod_l+0x250>
 8006058:	9005      	str	r0, [sp, #20]
 800605a:	463d      	mov	r5, r7
 800605c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006060:	2b09      	cmp	r3, #9
 8006062:	d912      	bls.n	800608a <_strtod_l+0x212>
 8006064:	2301      	movs	r3, #1
 8006066:	e7c2      	b.n	8005fee <_strtod_l+0x176>
 8006068:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800606a:	1c5a      	adds	r2, r3, #1
 800606c:	9217      	str	r2, [sp, #92]	; 0x5c
 800606e:	785a      	ldrb	r2, [r3, #1]
 8006070:	3001      	adds	r0, #1
 8006072:	2a30      	cmp	r2, #48	; 0x30
 8006074:	d0f8      	beq.n	8006068 <_strtod_l+0x1f0>
 8006076:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800607a:	2b08      	cmp	r3, #8
 800607c:	f200 84d9 	bhi.w	8006a32 <_strtod_l+0xbba>
 8006080:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006082:	9005      	str	r0, [sp, #20]
 8006084:	2000      	movs	r0, #0
 8006086:	9308      	str	r3, [sp, #32]
 8006088:	4605      	mov	r5, r0
 800608a:	3a30      	subs	r2, #48	; 0x30
 800608c:	f100 0301 	add.w	r3, r0, #1
 8006090:	d014      	beq.n	80060bc <_strtod_l+0x244>
 8006092:	9905      	ldr	r1, [sp, #20]
 8006094:	4419      	add	r1, r3
 8006096:	9105      	str	r1, [sp, #20]
 8006098:	462b      	mov	r3, r5
 800609a:	eb00 0e05 	add.w	lr, r0, r5
 800609e:	210a      	movs	r1, #10
 80060a0:	4573      	cmp	r3, lr
 80060a2:	d113      	bne.n	80060cc <_strtod_l+0x254>
 80060a4:	182b      	adds	r3, r5, r0
 80060a6:	2b08      	cmp	r3, #8
 80060a8:	f105 0501 	add.w	r5, r5, #1
 80060ac:	4405      	add	r5, r0
 80060ae:	dc1c      	bgt.n	80060ea <_strtod_l+0x272>
 80060b0:	9907      	ldr	r1, [sp, #28]
 80060b2:	230a      	movs	r3, #10
 80060b4:	fb03 2301 	mla	r3, r3, r1, r2
 80060b8:	9307      	str	r3, [sp, #28]
 80060ba:	2300      	movs	r3, #0
 80060bc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80060be:	1c51      	adds	r1, r2, #1
 80060c0:	9117      	str	r1, [sp, #92]	; 0x5c
 80060c2:	7852      	ldrb	r2, [r2, #1]
 80060c4:	4618      	mov	r0, r3
 80060c6:	e7c9      	b.n	800605c <_strtod_l+0x1e4>
 80060c8:	4638      	mov	r0, r7
 80060ca:	e7d2      	b.n	8006072 <_strtod_l+0x1fa>
 80060cc:	2b08      	cmp	r3, #8
 80060ce:	dc04      	bgt.n	80060da <_strtod_l+0x262>
 80060d0:	9e07      	ldr	r6, [sp, #28]
 80060d2:	434e      	muls	r6, r1
 80060d4:	9607      	str	r6, [sp, #28]
 80060d6:	3301      	adds	r3, #1
 80060d8:	e7e2      	b.n	80060a0 <_strtod_l+0x228>
 80060da:	f103 0c01 	add.w	ip, r3, #1
 80060de:	f1bc 0f10 	cmp.w	ip, #16
 80060e2:	bfd8      	it	le
 80060e4:	fb01 f909 	mulle.w	r9, r1, r9
 80060e8:	e7f5      	b.n	80060d6 <_strtod_l+0x25e>
 80060ea:	2d10      	cmp	r5, #16
 80060ec:	bfdc      	itt	le
 80060ee:	230a      	movle	r3, #10
 80060f0:	fb03 2909 	mlale	r9, r3, r9, r2
 80060f4:	e7e1      	b.n	80060ba <_strtod_l+0x242>
 80060f6:	2300      	movs	r3, #0
 80060f8:	9305      	str	r3, [sp, #20]
 80060fa:	2301      	movs	r3, #1
 80060fc:	e77c      	b.n	8005ff8 <_strtod_l+0x180>
 80060fe:	f04f 0c00 	mov.w	ip, #0
 8006102:	f108 0202 	add.w	r2, r8, #2
 8006106:	9217      	str	r2, [sp, #92]	; 0x5c
 8006108:	f898 2002 	ldrb.w	r2, [r8, #2]
 800610c:	e785      	b.n	800601a <_strtod_l+0x1a2>
 800610e:	f04f 0c01 	mov.w	ip, #1
 8006112:	e7f6      	b.n	8006102 <_strtod_l+0x28a>
 8006114:	0800a390 	.word	0x0800a390
 8006118:	0800a144 	.word	0x0800a144
 800611c:	7ff00000 	.word	0x7ff00000
 8006120:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006122:	1c51      	adds	r1, r2, #1
 8006124:	9117      	str	r1, [sp, #92]	; 0x5c
 8006126:	7852      	ldrb	r2, [r2, #1]
 8006128:	2a30      	cmp	r2, #48	; 0x30
 800612a:	d0f9      	beq.n	8006120 <_strtod_l+0x2a8>
 800612c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006130:	2908      	cmp	r1, #8
 8006132:	f63f af79 	bhi.w	8006028 <_strtod_l+0x1b0>
 8006136:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800613a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800613c:	9206      	str	r2, [sp, #24]
 800613e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006140:	1c51      	adds	r1, r2, #1
 8006142:	9117      	str	r1, [sp, #92]	; 0x5c
 8006144:	7852      	ldrb	r2, [r2, #1]
 8006146:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800614a:	2e09      	cmp	r6, #9
 800614c:	d937      	bls.n	80061be <_strtod_l+0x346>
 800614e:	9e06      	ldr	r6, [sp, #24]
 8006150:	1b89      	subs	r1, r1, r6
 8006152:	2908      	cmp	r1, #8
 8006154:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006158:	dc02      	bgt.n	8006160 <_strtod_l+0x2e8>
 800615a:	4576      	cmp	r6, lr
 800615c:	bfa8      	it	ge
 800615e:	4676      	movge	r6, lr
 8006160:	f1bc 0f00 	cmp.w	ip, #0
 8006164:	d000      	beq.n	8006168 <_strtod_l+0x2f0>
 8006166:	4276      	negs	r6, r6
 8006168:	2d00      	cmp	r5, #0
 800616a:	d14d      	bne.n	8006208 <_strtod_l+0x390>
 800616c:	9904      	ldr	r1, [sp, #16]
 800616e:	4301      	orrs	r1, r0
 8006170:	f47f aec6 	bne.w	8005f00 <_strtod_l+0x88>
 8006174:	2b00      	cmp	r3, #0
 8006176:	f47f aee1 	bne.w	8005f3c <_strtod_l+0xc4>
 800617a:	2a69      	cmp	r2, #105	; 0x69
 800617c:	d027      	beq.n	80061ce <_strtod_l+0x356>
 800617e:	dc24      	bgt.n	80061ca <_strtod_l+0x352>
 8006180:	2a49      	cmp	r2, #73	; 0x49
 8006182:	d024      	beq.n	80061ce <_strtod_l+0x356>
 8006184:	2a4e      	cmp	r2, #78	; 0x4e
 8006186:	f47f aed9 	bne.w	8005f3c <_strtod_l+0xc4>
 800618a:	499f      	ldr	r1, [pc, #636]	; (8006408 <_strtod_l+0x590>)
 800618c:	a817      	add	r0, sp, #92	; 0x5c
 800618e:	f001 fe3d 	bl	8007e0c <__match>
 8006192:	2800      	cmp	r0, #0
 8006194:	f43f aed2 	beq.w	8005f3c <_strtod_l+0xc4>
 8006198:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800619a:	781b      	ldrb	r3, [r3, #0]
 800619c:	2b28      	cmp	r3, #40	; 0x28
 800619e:	d12d      	bne.n	80061fc <_strtod_l+0x384>
 80061a0:	499a      	ldr	r1, [pc, #616]	; (800640c <_strtod_l+0x594>)
 80061a2:	aa1a      	add	r2, sp, #104	; 0x68
 80061a4:	a817      	add	r0, sp, #92	; 0x5c
 80061a6:	f001 fe45 	bl	8007e34 <__hexnan>
 80061aa:	2805      	cmp	r0, #5
 80061ac:	d126      	bne.n	80061fc <_strtod_l+0x384>
 80061ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80061b0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80061b4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80061b8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80061bc:	e6a0      	b.n	8005f00 <_strtod_l+0x88>
 80061be:	210a      	movs	r1, #10
 80061c0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80061c4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80061c8:	e7b9      	b.n	800613e <_strtod_l+0x2c6>
 80061ca:	2a6e      	cmp	r2, #110	; 0x6e
 80061cc:	e7db      	b.n	8006186 <_strtod_l+0x30e>
 80061ce:	4990      	ldr	r1, [pc, #576]	; (8006410 <_strtod_l+0x598>)
 80061d0:	a817      	add	r0, sp, #92	; 0x5c
 80061d2:	f001 fe1b 	bl	8007e0c <__match>
 80061d6:	2800      	cmp	r0, #0
 80061d8:	f43f aeb0 	beq.w	8005f3c <_strtod_l+0xc4>
 80061dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061de:	498d      	ldr	r1, [pc, #564]	; (8006414 <_strtod_l+0x59c>)
 80061e0:	3b01      	subs	r3, #1
 80061e2:	a817      	add	r0, sp, #92	; 0x5c
 80061e4:	9317      	str	r3, [sp, #92]	; 0x5c
 80061e6:	f001 fe11 	bl	8007e0c <__match>
 80061ea:	b910      	cbnz	r0, 80061f2 <_strtod_l+0x37a>
 80061ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061ee:	3301      	adds	r3, #1
 80061f0:	9317      	str	r3, [sp, #92]	; 0x5c
 80061f2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8006424 <_strtod_l+0x5ac>
 80061f6:	f04f 0a00 	mov.w	sl, #0
 80061fa:	e681      	b.n	8005f00 <_strtod_l+0x88>
 80061fc:	4886      	ldr	r0, [pc, #536]	; (8006418 <_strtod_l+0x5a0>)
 80061fe:	f002 fdf7 	bl	8008df0 <nan>
 8006202:	ec5b ab10 	vmov	sl, fp, d0
 8006206:	e67b      	b.n	8005f00 <_strtod_l+0x88>
 8006208:	9b05      	ldr	r3, [sp, #20]
 800620a:	9807      	ldr	r0, [sp, #28]
 800620c:	1af3      	subs	r3, r6, r3
 800620e:	2f00      	cmp	r7, #0
 8006210:	bf08      	it	eq
 8006212:	462f      	moveq	r7, r5
 8006214:	2d10      	cmp	r5, #16
 8006216:	9306      	str	r3, [sp, #24]
 8006218:	46a8      	mov	r8, r5
 800621a:	bfa8      	it	ge
 800621c:	f04f 0810 	movge.w	r8, #16
 8006220:	f7fa f978 	bl	8000514 <__aeabi_ui2d>
 8006224:	2d09      	cmp	r5, #9
 8006226:	4682      	mov	sl, r0
 8006228:	468b      	mov	fp, r1
 800622a:	dd13      	ble.n	8006254 <_strtod_l+0x3dc>
 800622c:	4b7b      	ldr	r3, [pc, #492]	; (800641c <_strtod_l+0x5a4>)
 800622e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006232:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006236:	f7fa f9e7 	bl	8000608 <__aeabi_dmul>
 800623a:	4682      	mov	sl, r0
 800623c:	4648      	mov	r0, r9
 800623e:	468b      	mov	fp, r1
 8006240:	f7fa f968 	bl	8000514 <__aeabi_ui2d>
 8006244:	4602      	mov	r2, r0
 8006246:	460b      	mov	r3, r1
 8006248:	4650      	mov	r0, sl
 800624a:	4659      	mov	r1, fp
 800624c:	f7fa f826 	bl	800029c <__adddf3>
 8006250:	4682      	mov	sl, r0
 8006252:	468b      	mov	fp, r1
 8006254:	2d0f      	cmp	r5, #15
 8006256:	dc38      	bgt.n	80062ca <_strtod_l+0x452>
 8006258:	9b06      	ldr	r3, [sp, #24]
 800625a:	2b00      	cmp	r3, #0
 800625c:	f43f ae50 	beq.w	8005f00 <_strtod_l+0x88>
 8006260:	dd24      	ble.n	80062ac <_strtod_l+0x434>
 8006262:	2b16      	cmp	r3, #22
 8006264:	dc0b      	bgt.n	800627e <_strtod_l+0x406>
 8006266:	496d      	ldr	r1, [pc, #436]	; (800641c <_strtod_l+0x5a4>)
 8006268:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800626c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006270:	4652      	mov	r2, sl
 8006272:	465b      	mov	r3, fp
 8006274:	f7fa f9c8 	bl	8000608 <__aeabi_dmul>
 8006278:	4682      	mov	sl, r0
 800627a:	468b      	mov	fp, r1
 800627c:	e640      	b.n	8005f00 <_strtod_l+0x88>
 800627e:	9a06      	ldr	r2, [sp, #24]
 8006280:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006284:	4293      	cmp	r3, r2
 8006286:	db20      	blt.n	80062ca <_strtod_l+0x452>
 8006288:	4c64      	ldr	r4, [pc, #400]	; (800641c <_strtod_l+0x5a4>)
 800628a:	f1c5 050f 	rsb	r5, r5, #15
 800628e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006292:	4652      	mov	r2, sl
 8006294:	465b      	mov	r3, fp
 8006296:	e9d1 0100 	ldrd	r0, r1, [r1]
 800629a:	f7fa f9b5 	bl	8000608 <__aeabi_dmul>
 800629e:	9b06      	ldr	r3, [sp, #24]
 80062a0:	1b5d      	subs	r5, r3, r5
 80062a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80062a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80062aa:	e7e3      	b.n	8006274 <_strtod_l+0x3fc>
 80062ac:	9b06      	ldr	r3, [sp, #24]
 80062ae:	3316      	adds	r3, #22
 80062b0:	db0b      	blt.n	80062ca <_strtod_l+0x452>
 80062b2:	9b05      	ldr	r3, [sp, #20]
 80062b4:	1b9e      	subs	r6, r3, r6
 80062b6:	4b59      	ldr	r3, [pc, #356]	; (800641c <_strtod_l+0x5a4>)
 80062b8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80062bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80062c0:	4650      	mov	r0, sl
 80062c2:	4659      	mov	r1, fp
 80062c4:	f7fa faca 	bl	800085c <__aeabi_ddiv>
 80062c8:	e7d6      	b.n	8006278 <_strtod_l+0x400>
 80062ca:	9b06      	ldr	r3, [sp, #24]
 80062cc:	eba5 0808 	sub.w	r8, r5, r8
 80062d0:	4498      	add	r8, r3
 80062d2:	f1b8 0f00 	cmp.w	r8, #0
 80062d6:	dd74      	ble.n	80063c2 <_strtod_l+0x54a>
 80062d8:	f018 030f 	ands.w	r3, r8, #15
 80062dc:	d00a      	beq.n	80062f4 <_strtod_l+0x47c>
 80062de:	494f      	ldr	r1, [pc, #316]	; (800641c <_strtod_l+0x5a4>)
 80062e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80062e4:	4652      	mov	r2, sl
 80062e6:	465b      	mov	r3, fp
 80062e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80062ec:	f7fa f98c 	bl	8000608 <__aeabi_dmul>
 80062f0:	4682      	mov	sl, r0
 80062f2:	468b      	mov	fp, r1
 80062f4:	f038 080f 	bics.w	r8, r8, #15
 80062f8:	d04f      	beq.n	800639a <_strtod_l+0x522>
 80062fa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80062fe:	dd22      	ble.n	8006346 <_strtod_l+0x4ce>
 8006300:	2500      	movs	r5, #0
 8006302:	462e      	mov	r6, r5
 8006304:	9507      	str	r5, [sp, #28]
 8006306:	9505      	str	r5, [sp, #20]
 8006308:	2322      	movs	r3, #34	; 0x22
 800630a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8006424 <_strtod_l+0x5ac>
 800630e:	6023      	str	r3, [r4, #0]
 8006310:	f04f 0a00 	mov.w	sl, #0
 8006314:	9b07      	ldr	r3, [sp, #28]
 8006316:	2b00      	cmp	r3, #0
 8006318:	f43f adf2 	beq.w	8005f00 <_strtod_l+0x88>
 800631c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800631e:	4620      	mov	r0, r4
 8006320:	f001 fe90 	bl	8008044 <_Bfree>
 8006324:	9905      	ldr	r1, [sp, #20]
 8006326:	4620      	mov	r0, r4
 8006328:	f001 fe8c 	bl	8008044 <_Bfree>
 800632c:	4631      	mov	r1, r6
 800632e:	4620      	mov	r0, r4
 8006330:	f001 fe88 	bl	8008044 <_Bfree>
 8006334:	9907      	ldr	r1, [sp, #28]
 8006336:	4620      	mov	r0, r4
 8006338:	f001 fe84 	bl	8008044 <_Bfree>
 800633c:	4629      	mov	r1, r5
 800633e:	4620      	mov	r0, r4
 8006340:	f001 fe80 	bl	8008044 <_Bfree>
 8006344:	e5dc      	b.n	8005f00 <_strtod_l+0x88>
 8006346:	4b36      	ldr	r3, [pc, #216]	; (8006420 <_strtod_l+0x5a8>)
 8006348:	9304      	str	r3, [sp, #16]
 800634a:	2300      	movs	r3, #0
 800634c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006350:	4650      	mov	r0, sl
 8006352:	4659      	mov	r1, fp
 8006354:	4699      	mov	r9, r3
 8006356:	f1b8 0f01 	cmp.w	r8, #1
 800635a:	dc21      	bgt.n	80063a0 <_strtod_l+0x528>
 800635c:	b10b      	cbz	r3, 8006362 <_strtod_l+0x4ea>
 800635e:	4682      	mov	sl, r0
 8006360:	468b      	mov	fp, r1
 8006362:	4b2f      	ldr	r3, [pc, #188]	; (8006420 <_strtod_l+0x5a8>)
 8006364:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006368:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800636c:	4652      	mov	r2, sl
 800636e:	465b      	mov	r3, fp
 8006370:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006374:	f7fa f948 	bl	8000608 <__aeabi_dmul>
 8006378:	4b2a      	ldr	r3, [pc, #168]	; (8006424 <_strtod_l+0x5ac>)
 800637a:	460a      	mov	r2, r1
 800637c:	400b      	ands	r3, r1
 800637e:	492a      	ldr	r1, [pc, #168]	; (8006428 <_strtod_l+0x5b0>)
 8006380:	428b      	cmp	r3, r1
 8006382:	4682      	mov	sl, r0
 8006384:	d8bc      	bhi.n	8006300 <_strtod_l+0x488>
 8006386:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800638a:	428b      	cmp	r3, r1
 800638c:	bf86      	itte	hi
 800638e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800642c <_strtod_l+0x5b4>
 8006392:	f04f 3aff 	movhi.w	sl, #4294967295
 8006396:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800639a:	2300      	movs	r3, #0
 800639c:	9304      	str	r3, [sp, #16]
 800639e:	e084      	b.n	80064aa <_strtod_l+0x632>
 80063a0:	f018 0f01 	tst.w	r8, #1
 80063a4:	d005      	beq.n	80063b2 <_strtod_l+0x53a>
 80063a6:	9b04      	ldr	r3, [sp, #16]
 80063a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ac:	f7fa f92c 	bl	8000608 <__aeabi_dmul>
 80063b0:	2301      	movs	r3, #1
 80063b2:	9a04      	ldr	r2, [sp, #16]
 80063b4:	3208      	adds	r2, #8
 80063b6:	f109 0901 	add.w	r9, r9, #1
 80063ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 80063be:	9204      	str	r2, [sp, #16]
 80063c0:	e7c9      	b.n	8006356 <_strtod_l+0x4de>
 80063c2:	d0ea      	beq.n	800639a <_strtod_l+0x522>
 80063c4:	f1c8 0800 	rsb	r8, r8, #0
 80063c8:	f018 020f 	ands.w	r2, r8, #15
 80063cc:	d00a      	beq.n	80063e4 <_strtod_l+0x56c>
 80063ce:	4b13      	ldr	r3, [pc, #76]	; (800641c <_strtod_l+0x5a4>)
 80063d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063d4:	4650      	mov	r0, sl
 80063d6:	4659      	mov	r1, fp
 80063d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063dc:	f7fa fa3e 	bl	800085c <__aeabi_ddiv>
 80063e0:	4682      	mov	sl, r0
 80063e2:	468b      	mov	fp, r1
 80063e4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80063e8:	d0d7      	beq.n	800639a <_strtod_l+0x522>
 80063ea:	f1b8 0f1f 	cmp.w	r8, #31
 80063ee:	dd1f      	ble.n	8006430 <_strtod_l+0x5b8>
 80063f0:	2500      	movs	r5, #0
 80063f2:	462e      	mov	r6, r5
 80063f4:	9507      	str	r5, [sp, #28]
 80063f6:	9505      	str	r5, [sp, #20]
 80063f8:	2322      	movs	r3, #34	; 0x22
 80063fa:	f04f 0a00 	mov.w	sl, #0
 80063fe:	f04f 0b00 	mov.w	fp, #0
 8006402:	6023      	str	r3, [r4, #0]
 8006404:	e786      	b.n	8006314 <_strtod_l+0x49c>
 8006406:	bf00      	nop
 8006408:	0800a115 	.word	0x0800a115
 800640c:	0800a158 	.word	0x0800a158
 8006410:	0800a10d 	.word	0x0800a10d
 8006414:	0800a29c 	.word	0x0800a29c
 8006418:	0800a548 	.word	0x0800a548
 800641c:	0800a428 	.word	0x0800a428
 8006420:	0800a400 	.word	0x0800a400
 8006424:	7ff00000 	.word	0x7ff00000
 8006428:	7ca00000 	.word	0x7ca00000
 800642c:	7fefffff 	.word	0x7fefffff
 8006430:	f018 0310 	ands.w	r3, r8, #16
 8006434:	bf18      	it	ne
 8006436:	236a      	movne	r3, #106	; 0x6a
 8006438:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80067e8 <_strtod_l+0x970>
 800643c:	9304      	str	r3, [sp, #16]
 800643e:	4650      	mov	r0, sl
 8006440:	4659      	mov	r1, fp
 8006442:	2300      	movs	r3, #0
 8006444:	f018 0f01 	tst.w	r8, #1
 8006448:	d004      	beq.n	8006454 <_strtod_l+0x5dc>
 800644a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800644e:	f7fa f8db 	bl	8000608 <__aeabi_dmul>
 8006452:	2301      	movs	r3, #1
 8006454:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006458:	f109 0908 	add.w	r9, r9, #8
 800645c:	d1f2      	bne.n	8006444 <_strtod_l+0x5cc>
 800645e:	b10b      	cbz	r3, 8006464 <_strtod_l+0x5ec>
 8006460:	4682      	mov	sl, r0
 8006462:	468b      	mov	fp, r1
 8006464:	9b04      	ldr	r3, [sp, #16]
 8006466:	b1c3      	cbz	r3, 800649a <_strtod_l+0x622>
 8006468:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800646c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006470:	2b00      	cmp	r3, #0
 8006472:	4659      	mov	r1, fp
 8006474:	dd11      	ble.n	800649a <_strtod_l+0x622>
 8006476:	2b1f      	cmp	r3, #31
 8006478:	f340 8124 	ble.w	80066c4 <_strtod_l+0x84c>
 800647c:	2b34      	cmp	r3, #52	; 0x34
 800647e:	bfde      	ittt	le
 8006480:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006484:	f04f 33ff 	movle.w	r3, #4294967295
 8006488:	fa03 f202 	lslle.w	r2, r3, r2
 800648c:	f04f 0a00 	mov.w	sl, #0
 8006490:	bfcc      	ite	gt
 8006492:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006496:	ea02 0b01 	andle.w	fp, r2, r1
 800649a:	2200      	movs	r2, #0
 800649c:	2300      	movs	r3, #0
 800649e:	4650      	mov	r0, sl
 80064a0:	4659      	mov	r1, fp
 80064a2:	f7fa fb19 	bl	8000ad8 <__aeabi_dcmpeq>
 80064a6:	2800      	cmp	r0, #0
 80064a8:	d1a2      	bne.n	80063f0 <_strtod_l+0x578>
 80064aa:	9b07      	ldr	r3, [sp, #28]
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	9908      	ldr	r1, [sp, #32]
 80064b0:	462b      	mov	r3, r5
 80064b2:	463a      	mov	r2, r7
 80064b4:	4620      	mov	r0, r4
 80064b6:	f001 fe2d 	bl	8008114 <__s2b>
 80064ba:	9007      	str	r0, [sp, #28]
 80064bc:	2800      	cmp	r0, #0
 80064be:	f43f af1f 	beq.w	8006300 <_strtod_l+0x488>
 80064c2:	9b05      	ldr	r3, [sp, #20]
 80064c4:	1b9e      	subs	r6, r3, r6
 80064c6:	9b06      	ldr	r3, [sp, #24]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	bfb4      	ite	lt
 80064cc:	4633      	movlt	r3, r6
 80064ce:	2300      	movge	r3, #0
 80064d0:	930c      	str	r3, [sp, #48]	; 0x30
 80064d2:	9b06      	ldr	r3, [sp, #24]
 80064d4:	2500      	movs	r5, #0
 80064d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80064da:	9312      	str	r3, [sp, #72]	; 0x48
 80064dc:	462e      	mov	r6, r5
 80064de:	9b07      	ldr	r3, [sp, #28]
 80064e0:	4620      	mov	r0, r4
 80064e2:	6859      	ldr	r1, [r3, #4]
 80064e4:	f001 fd6e 	bl	8007fc4 <_Balloc>
 80064e8:	9005      	str	r0, [sp, #20]
 80064ea:	2800      	cmp	r0, #0
 80064ec:	f43f af0c 	beq.w	8006308 <_strtod_l+0x490>
 80064f0:	9b07      	ldr	r3, [sp, #28]
 80064f2:	691a      	ldr	r2, [r3, #16]
 80064f4:	3202      	adds	r2, #2
 80064f6:	f103 010c 	add.w	r1, r3, #12
 80064fa:	0092      	lsls	r2, r2, #2
 80064fc:	300c      	adds	r0, #12
 80064fe:	f001 fd53 	bl	8007fa8 <memcpy>
 8006502:	ec4b ab10 	vmov	d0, sl, fp
 8006506:	aa1a      	add	r2, sp, #104	; 0x68
 8006508:	a919      	add	r1, sp, #100	; 0x64
 800650a:	4620      	mov	r0, r4
 800650c:	f002 f948 	bl	80087a0 <__d2b>
 8006510:	ec4b ab18 	vmov	d8, sl, fp
 8006514:	9018      	str	r0, [sp, #96]	; 0x60
 8006516:	2800      	cmp	r0, #0
 8006518:	f43f aef6 	beq.w	8006308 <_strtod_l+0x490>
 800651c:	2101      	movs	r1, #1
 800651e:	4620      	mov	r0, r4
 8006520:	f001 fe92 	bl	8008248 <__i2b>
 8006524:	4606      	mov	r6, r0
 8006526:	2800      	cmp	r0, #0
 8006528:	f43f aeee 	beq.w	8006308 <_strtod_l+0x490>
 800652c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800652e:	9904      	ldr	r1, [sp, #16]
 8006530:	2b00      	cmp	r3, #0
 8006532:	bfab      	itete	ge
 8006534:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8006536:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006538:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800653a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800653e:	bfac      	ite	ge
 8006540:	eb03 0902 	addge.w	r9, r3, r2
 8006544:	1ad7      	sublt	r7, r2, r3
 8006546:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006548:	eba3 0801 	sub.w	r8, r3, r1
 800654c:	4490      	add	r8, r2
 800654e:	4ba1      	ldr	r3, [pc, #644]	; (80067d4 <_strtod_l+0x95c>)
 8006550:	f108 38ff 	add.w	r8, r8, #4294967295
 8006554:	4598      	cmp	r8, r3
 8006556:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800655a:	f280 80c7 	bge.w	80066ec <_strtod_l+0x874>
 800655e:	eba3 0308 	sub.w	r3, r3, r8
 8006562:	2b1f      	cmp	r3, #31
 8006564:	eba2 0203 	sub.w	r2, r2, r3
 8006568:	f04f 0101 	mov.w	r1, #1
 800656c:	f300 80b1 	bgt.w	80066d2 <_strtod_l+0x85a>
 8006570:	fa01 f303 	lsl.w	r3, r1, r3
 8006574:	930d      	str	r3, [sp, #52]	; 0x34
 8006576:	2300      	movs	r3, #0
 8006578:	9308      	str	r3, [sp, #32]
 800657a:	eb09 0802 	add.w	r8, r9, r2
 800657e:	9b04      	ldr	r3, [sp, #16]
 8006580:	45c1      	cmp	r9, r8
 8006582:	4417      	add	r7, r2
 8006584:	441f      	add	r7, r3
 8006586:	464b      	mov	r3, r9
 8006588:	bfa8      	it	ge
 800658a:	4643      	movge	r3, r8
 800658c:	42bb      	cmp	r3, r7
 800658e:	bfa8      	it	ge
 8006590:	463b      	movge	r3, r7
 8006592:	2b00      	cmp	r3, #0
 8006594:	bfc2      	ittt	gt
 8006596:	eba8 0803 	subgt.w	r8, r8, r3
 800659a:	1aff      	subgt	r7, r7, r3
 800659c:	eba9 0903 	subgt.w	r9, r9, r3
 80065a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	dd17      	ble.n	80065d6 <_strtod_l+0x75e>
 80065a6:	4631      	mov	r1, r6
 80065a8:	461a      	mov	r2, r3
 80065aa:	4620      	mov	r0, r4
 80065ac:	f001 ff0c 	bl	80083c8 <__pow5mult>
 80065b0:	4606      	mov	r6, r0
 80065b2:	2800      	cmp	r0, #0
 80065b4:	f43f aea8 	beq.w	8006308 <_strtod_l+0x490>
 80065b8:	4601      	mov	r1, r0
 80065ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80065bc:	4620      	mov	r0, r4
 80065be:	f001 fe59 	bl	8008274 <__multiply>
 80065c2:	900b      	str	r0, [sp, #44]	; 0x2c
 80065c4:	2800      	cmp	r0, #0
 80065c6:	f43f ae9f 	beq.w	8006308 <_strtod_l+0x490>
 80065ca:	9918      	ldr	r1, [sp, #96]	; 0x60
 80065cc:	4620      	mov	r0, r4
 80065ce:	f001 fd39 	bl	8008044 <_Bfree>
 80065d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065d4:	9318      	str	r3, [sp, #96]	; 0x60
 80065d6:	f1b8 0f00 	cmp.w	r8, #0
 80065da:	f300 808c 	bgt.w	80066f6 <_strtod_l+0x87e>
 80065de:	9b06      	ldr	r3, [sp, #24]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	dd08      	ble.n	80065f6 <_strtod_l+0x77e>
 80065e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80065e6:	9905      	ldr	r1, [sp, #20]
 80065e8:	4620      	mov	r0, r4
 80065ea:	f001 feed 	bl	80083c8 <__pow5mult>
 80065ee:	9005      	str	r0, [sp, #20]
 80065f0:	2800      	cmp	r0, #0
 80065f2:	f43f ae89 	beq.w	8006308 <_strtod_l+0x490>
 80065f6:	2f00      	cmp	r7, #0
 80065f8:	dd08      	ble.n	800660c <_strtod_l+0x794>
 80065fa:	9905      	ldr	r1, [sp, #20]
 80065fc:	463a      	mov	r2, r7
 80065fe:	4620      	mov	r0, r4
 8006600:	f001 ff3c 	bl	800847c <__lshift>
 8006604:	9005      	str	r0, [sp, #20]
 8006606:	2800      	cmp	r0, #0
 8006608:	f43f ae7e 	beq.w	8006308 <_strtod_l+0x490>
 800660c:	f1b9 0f00 	cmp.w	r9, #0
 8006610:	dd08      	ble.n	8006624 <_strtod_l+0x7ac>
 8006612:	4631      	mov	r1, r6
 8006614:	464a      	mov	r2, r9
 8006616:	4620      	mov	r0, r4
 8006618:	f001 ff30 	bl	800847c <__lshift>
 800661c:	4606      	mov	r6, r0
 800661e:	2800      	cmp	r0, #0
 8006620:	f43f ae72 	beq.w	8006308 <_strtod_l+0x490>
 8006624:	9a05      	ldr	r2, [sp, #20]
 8006626:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006628:	4620      	mov	r0, r4
 800662a:	f001 ffb3 	bl	8008594 <__mdiff>
 800662e:	4605      	mov	r5, r0
 8006630:	2800      	cmp	r0, #0
 8006632:	f43f ae69 	beq.w	8006308 <_strtod_l+0x490>
 8006636:	68c3      	ldr	r3, [r0, #12]
 8006638:	930b      	str	r3, [sp, #44]	; 0x2c
 800663a:	2300      	movs	r3, #0
 800663c:	60c3      	str	r3, [r0, #12]
 800663e:	4631      	mov	r1, r6
 8006640:	f001 ff8c 	bl	800855c <__mcmp>
 8006644:	2800      	cmp	r0, #0
 8006646:	da60      	bge.n	800670a <_strtod_l+0x892>
 8006648:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800664a:	ea53 030a 	orrs.w	r3, r3, sl
 800664e:	f040 8082 	bne.w	8006756 <_strtod_l+0x8de>
 8006652:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006656:	2b00      	cmp	r3, #0
 8006658:	d17d      	bne.n	8006756 <_strtod_l+0x8de>
 800665a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800665e:	0d1b      	lsrs	r3, r3, #20
 8006660:	051b      	lsls	r3, r3, #20
 8006662:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006666:	d976      	bls.n	8006756 <_strtod_l+0x8de>
 8006668:	696b      	ldr	r3, [r5, #20]
 800666a:	b913      	cbnz	r3, 8006672 <_strtod_l+0x7fa>
 800666c:	692b      	ldr	r3, [r5, #16]
 800666e:	2b01      	cmp	r3, #1
 8006670:	dd71      	ble.n	8006756 <_strtod_l+0x8de>
 8006672:	4629      	mov	r1, r5
 8006674:	2201      	movs	r2, #1
 8006676:	4620      	mov	r0, r4
 8006678:	f001 ff00 	bl	800847c <__lshift>
 800667c:	4631      	mov	r1, r6
 800667e:	4605      	mov	r5, r0
 8006680:	f001 ff6c 	bl	800855c <__mcmp>
 8006684:	2800      	cmp	r0, #0
 8006686:	dd66      	ble.n	8006756 <_strtod_l+0x8de>
 8006688:	9904      	ldr	r1, [sp, #16]
 800668a:	4a53      	ldr	r2, [pc, #332]	; (80067d8 <_strtod_l+0x960>)
 800668c:	465b      	mov	r3, fp
 800668e:	2900      	cmp	r1, #0
 8006690:	f000 8081 	beq.w	8006796 <_strtod_l+0x91e>
 8006694:	ea02 010b 	and.w	r1, r2, fp
 8006698:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800669c:	dc7b      	bgt.n	8006796 <_strtod_l+0x91e>
 800669e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80066a2:	f77f aea9 	ble.w	80063f8 <_strtod_l+0x580>
 80066a6:	4b4d      	ldr	r3, [pc, #308]	; (80067dc <_strtod_l+0x964>)
 80066a8:	4650      	mov	r0, sl
 80066aa:	4659      	mov	r1, fp
 80066ac:	2200      	movs	r2, #0
 80066ae:	f7f9 ffab 	bl	8000608 <__aeabi_dmul>
 80066b2:	460b      	mov	r3, r1
 80066b4:	4303      	orrs	r3, r0
 80066b6:	bf08      	it	eq
 80066b8:	2322      	moveq	r3, #34	; 0x22
 80066ba:	4682      	mov	sl, r0
 80066bc:	468b      	mov	fp, r1
 80066be:	bf08      	it	eq
 80066c0:	6023      	streq	r3, [r4, #0]
 80066c2:	e62b      	b.n	800631c <_strtod_l+0x4a4>
 80066c4:	f04f 32ff 	mov.w	r2, #4294967295
 80066c8:	fa02 f303 	lsl.w	r3, r2, r3
 80066cc:	ea03 0a0a 	and.w	sl, r3, sl
 80066d0:	e6e3      	b.n	800649a <_strtod_l+0x622>
 80066d2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80066d6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80066da:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80066de:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80066e2:	fa01 f308 	lsl.w	r3, r1, r8
 80066e6:	9308      	str	r3, [sp, #32]
 80066e8:	910d      	str	r1, [sp, #52]	; 0x34
 80066ea:	e746      	b.n	800657a <_strtod_l+0x702>
 80066ec:	2300      	movs	r3, #0
 80066ee:	9308      	str	r3, [sp, #32]
 80066f0:	2301      	movs	r3, #1
 80066f2:	930d      	str	r3, [sp, #52]	; 0x34
 80066f4:	e741      	b.n	800657a <_strtod_l+0x702>
 80066f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80066f8:	4642      	mov	r2, r8
 80066fa:	4620      	mov	r0, r4
 80066fc:	f001 febe 	bl	800847c <__lshift>
 8006700:	9018      	str	r0, [sp, #96]	; 0x60
 8006702:	2800      	cmp	r0, #0
 8006704:	f47f af6b 	bne.w	80065de <_strtod_l+0x766>
 8006708:	e5fe      	b.n	8006308 <_strtod_l+0x490>
 800670a:	465f      	mov	r7, fp
 800670c:	d16e      	bne.n	80067ec <_strtod_l+0x974>
 800670e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006710:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006714:	b342      	cbz	r2, 8006768 <_strtod_l+0x8f0>
 8006716:	4a32      	ldr	r2, [pc, #200]	; (80067e0 <_strtod_l+0x968>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d128      	bne.n	800676e <_strtod_l+0x8f6>
 800671c:	9b04      	ldr	r3, [sp, #16]
 800671e:	4651      	mov	r1, sl
 8006720:	b1eb      	cbz	r3, 800675e <_strtod_l+0x8e6>
 8006722:	4b2d      	ldr	r3, [pc, #180]	; (80067d8 <_strtod_l+0x960>)
 8006724:	403b      	ands	r3, r7
 8006726:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800672a:	f04f 32ff 	mov.w	r2, #4294967295
 800672e:	d819      	bhi.n	8006764 <_strtod_l+0x8ec>
 8006730:	0d1b      	lsrs	r3, r3, #20
 8006732:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006736:	fa02 f303 	lsl.w	r3, r2, r3
 800673a:	4299      	cmp	r1, r3
 800673c:	d117      	bne.n	800676e <_strtod_l+0x8f6>
 800673e:	4b29      	ldr	r3, [pc, #164]	; (80067e4 <_strtod_l+0x96c>)
 8006740:	429f      	cmp	r7, r3
 8006742:	d102      	bne.n	800674a <_strtod_l+0x8d2>
 8006744:	3101      	adds	r1, #1
 8006746:	f43f addf 	beq.w	8006308 <_strtod_l+0x490>
 800674a:	4b23      	ldr	r3, [pc, #140]	; (80067d8 <_strtod_l+0x960>)
 800674c:	403b      	ands	r3, r7
 800674e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006752:	f04f 0a00 	mov.w	sl, #0
 8006756:	9b04      	ldr	r3, [sp, #16]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1a4      	bne.n	80066a6 <_strtod_l+0x82e>
 800675c:	e5de      	b.n	800631c <_strtod_l+0x4a4>
 800675e:	f04f 33ff 	mov.w	r3, #4294967295
 8006762:	e7ea      	b.n	800673a <_strtod_l+0x8c2>
 8006764:	4613      	mov	r3, r2
 8006766:	e7e8      	b.n	800673a <_strtod_l+0x8c2>
 8006768:	ea53 030a 	orrs.w	r3, r3, sl
 800676c:	d08c      	beq.n	8006688 <_strtod_l+0x810>
 800676e:	9b08      	ldr	r3, [sp, #32]
 8006770:	b1db      	cbz	r3, 80067aa <_strtod_l+0x932>
 8006772:	423b      	tst	r3, r7
 8006774:	d0ef      	beq.n	8006756 <_strtod_l+0x8de>
 8006776:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006778:	9a04      	ldr	r2, [sp, #16]
 800677a:	4650      	mov	r0, sl
 800677c:	4659      	mov	r1, fp
 800677e:	b1c3      	cbz	r3, 80067b2 <_strtod_l+0x93a>
 8006780:	f7ff fb5c 	bl	8005e3c <sulp>
 8006784:	4602      	mov	r2, r0
 8006786:	460b      	mov	r3, r1
 8006788:	ec51 0b18 	vmov	r0, r1, d8
 800678c:	f7f9 fd86 	bl	800029c <__adddf3>
 8006790:	4682      	mov	sl, r0
 8006792:	468b      	mov	fp, r1
 8006794:	e7df      	b.n	8006756 <_strtod_l+0x8de>
 8006796:	4013      	ands	r3, r2
 8006798:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800679c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80067a0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80067a4:	f04f 3aff 	mov.w	sl, #4294967295
 80067a8:	e7d5      	b.n	8006756 <_strtod_l+0x8de>
 80067aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067ac:	ea13 0f0a 	tst.w	r3, sl
 80067b0:	e7e0      	b.n	8006774 <_strtod_l+0x8fc>
 80067b2:	f7ff fb43 	bl	8005e3c <sulp>
 80067b6:	4602      	mov	r2, r0
 80067b8:	460b      	mov	r3, r1
 80067ba:	ec51 0b18 	vmov	r0, r1, d8
 80067be:	f7f9 fd6b 	bl	8000298 <__aeabi_dsub>
 80067c2:	2200      	movs	r2, #0
 80067c4:	2300      	movs	r3, #0
 80067c6:	4682      	mov	sl, r0
 80067c8:	468b      	mov	fp, r1
 80067ca:	f7fa f985 	bl	8000ad8 <__aeabi_dcmpeq>
 80067ce:	2800      	cmp	r0, #0
 80067d0:	d0c1      	beq.n	8006756 <_strtod_l+0x8de>
 80067d2:	e611      	b.n	80063f8 <_strtod_l+0x580>
 80067d4:	fffffc02 	.word	0xfffffc02
 80067d8:	7ff00000 	.word	0x7ff00000
 80067dc:	39500000 	.word	0x39500000
 80067e0:	000fffff 	.word	0x000fffff
 80067e4:	7fefffff 	.word	0x7fefffff
 80067e8:	0800a170 	.word	0x0800a170
 80067ec:	4631      	mov	r1, r6
 80067ee:	4628      	mov	r0, r5
 80067f0:	f002 f832 	bl	8008858 <__ratio>
 80067f4:	ec59 8b10 	vmov	r8, r9, d0
 80067f8:	ee10 0a10 	vmov	r0, s0
 80067fc:	2200      	movs	r2, #0
 80067fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006802:	4649      	mov	r1, r9
 8006804:	f7fa f97c 	bl	8000b00 <__aeabi_dcmple>
 8006808:	2800      	cmp	r0, #0
 800680a:	d07a      	beq.n	8006902 <_strtod_l+0xa8a>
 800680c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800680e:	2b00      	cmp	r3, #0
 8006810:	d04a      	beq.n	80068a8 <_strtod_l+0xa30>
 8006812:	4b95      	ldr	r3, [pc, #596]	; (8006a68 <_strtod_l+0xbf0>)
 8006814:	2200      	movs	r2, #0
 8006816:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800681a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006a68 <_strtod_l+0xbf0>
 800681e:	f04f 0800 	mov.w	r8, #0
 8006822:	4b92      	ldr	r3, [pc, #584]	; (8006a6c <_strtod_l+0xbf4>)
 8006824:	403b      	ands	r3, r7
 8006826:	930d      	str	r3, [sp, #52]	; 0x34
 8006828:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800682a:	4b91      	ldr	r3, [pc, #580]	; (8006a70 <_strtod_l+0xbf8>)
 800682c:	429a      	cmp	r2, r3
 800682e:	f040 80b0 	bne.w	8006992 <_strtod_l+0xb1a>
 8006832:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006836:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800683a:	ec4b ab10 	vmov	d0, sl, fp
 800683e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006842:	f001 ff31 	bl	80086a8 <__ulp>
 8006846:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800684a:	ec53 2b10 	vmov	r2, r3, d0
 800684e:	f7f9 fedb 	bl	8000608 <__aeabi_dmul>
 8006852:	4652      	mov	r2, sl
 8006854:	465b      	mov	r3, fp
 8006856:	f7f9 fd21 	bl	800029c <__adddf3>
 800685a:	460b      	mov	r3, r1
 800685c:	4983      	ldr	r1, [pc, #524]	; (8006a6c <_strtod_l+0xbf4>)
 800685e:	4a85      	ldr	r2, [pc, #532]	; (8006a74 <_strtod_l+0xbfc>)
 8006860:	4019      	ands	r1, r3
 8006862:	4291      	cmp	r1, r2
 8006864:	4682      	mov	sl, r0
 8006866:	d960      	bls.n	800692a <_strtod_l+0xab2>
 8006868:	ee18 3a90 	vmov	r3, s17
 800686c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006870:	4293      	cmp	r3, r2
 8006872:	d104      	bne.n	800687e <_strtod_l+0xa06>
 8006874:	ee18 3a10 	vmov	r3, s16
 8006878:	3301      	adds	r3, #1
 800687a:	f43f ad45 	beq.w	8006308 <_strtod_l+0x490>
 800687e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006a80 <_strtod_l+0xc08>
 8006882:	f04f 3aff 	mov.w	sl, #4294967295
 8006886:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006888:	4620      	mov	r0, r4
 800688a:	f001 fbdb 	bl	8008044 <_Bfree>
 800688e:	9905      	ldr	r1, [sp, #20]
 8006890:	4620      	mov	r0, r4
 8006892:	f001 fbd7 	bl	8008044 <_Bfree>
 8006896:	4631      	mov	r1, r6
 8006898:	4620      	mov	r0, r4
 800689a:	f001 fbd3 	bl	8008044 <_Bfree>
 800689e:	4629      	mov	r1, r5
 80068a0:	4620      	mov	r0, r4
 80068a2:	f001 fbcf 	bl	8008044 <_Bfree>
 80068a6:	e61a      	b.n	80064de <_strtod_l+0x666>
 80068a8:	f1ba 0f00 	cmp.w	sl, #0
 80068ac:	d11b      	bne.n	80068e6 <_strtod_l+0xa6e>
 80068ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80068b2:	b9f3      	cbnz	r3, 80068f2 <_strtod_l+0xa7a>
 80068b4:	4b6c      	ldr	r3, [pc, #432]	; (8006a68 <_strtod_l+0xbf0>)
 80068b6:	2200      	movs	r2, #0
 80068b8:	4640      	mov	r0, r8
 80068ba:	4649      	mov	r1, r9
 80068bc:	f7fa f916 	bl	8000aec <__aeabi_dcmplt>
 80068c0:	b9d0      	cbnz	r0, 80068f8 <_strtod_l+0xa80>
 80068c2:	4640      	mov	r0, r8
 80068c4:	4649      	mov	r1, r9
 80068c6:	4b6c      	ldr	r3, [pc, #432]	; (8006a78 <_strtod_l+0xc00>)
 80068c8:	2200      	movs	r2, #0
 80068ca:	f7f9 fe9d 	bl	8000608 <__aeabi_dmul>
 80068ce:	4680      	mov	r8, r0
 80068d0:	4689      	mov	r9, r1
 80068d2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80068d6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80068da:	9315      	str	r3, [sp, #84]	; 0x54
 80068dc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80068e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80068e4:	e79d      	b.n	8006822 <_strtod_l+0x9aa>
 80068e6:	f1ba 0f01 	cmp.w	sl, #1
 80068ea:	d102      	bne.n	80068f2 <_strtod_l+0xa7a>
 80068ec:	2f00      	cmp	r7, #0
 80068ee:	f43f ad83 	beq.w	80063f8 <_strtod_l+0x580>
 80068f2:	4b62      	ldr	r3, [pc, #392]	; (8006a7c <_strtod_l+0xc04>)
 80068f4:	2200      	movs	r2, #0
 80068f6:	e78e      	b.n	8006816 <_strtod_l+0x99e>
 80068f8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006a78 <_strtod_l+0xc00>
 80068fc:	f04f 0800 	mov.w	r8, #0
 8006900:	e7e7      	b.n	80068d2 <_strtod_l+0xa5a>
 8006902:	4b5d      	ldr	r3, [pc, #372]	; (8006a78 <_strtod_l+0xc00>)
 8006904:	4640      	mov	r0, r8
 8006906:	4649      	mov	r1, r9
 8006908:	2200      	movs	r2, #0
 800690a:	f7f9 fe7d 	bl	8000608 <__aeabi_dmul>
 800690e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006910:	4680      	mov	r8, r0
 8006912:	4689      	mov	r9, r1
 8006914:	b933      	cbnz	r3, 8006924 <_strtod_l+0xaac>
 8006916:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800691a:	900e      	str	r0, [sp, #56]	; 0x38
 800691c:	930f      	str	r3, [sp, #60]	; 0x3c
 800691e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006922:	e7dd      	b.n	80068e0 <_strtod_l+0xa68>
 8006924:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006928:	e7f9      	b.n	800691e <_strtod_l+0xaa6>
 800692a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800692e:	9b04      	ldr	r3, [sp, #16]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d1a8      	bne.n	8006886 <_strtod_l+0xa0e>
 8006934:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006938:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800693a:	0d1b      	lsrs	r3, r3, #20
 800693c:	051b      	lsls	r3, r3, #20
 800693e:	429a      	cmp	r2, r3
 8006940:	d1a1      	bne.n	8006886 <_strtod_l+0xa0e>
 8006942:	4640      	mov	r0, r8
 8006944:	4649      	mov	r1, r9
 8006946:	f7fa fa0f 	bl	8000d68 <__aeabi_d2lz>
 800694a:	f7f9 fe2f 	bl	80005ac <__aeabi_l2d>
 800694e:	4602      	mov	r2, r0
 8006950:	460b      	mov	r3, r1
 8006952:	4640      	mov	r0, r8
 8006954:	4649      	mov	r1, r9
 8006956:	f7f9 fc9f 	bl	8000298 <__aeabi_dsub>
 800695a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800695c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006960:	ea43 030a 	orr.w	r3, r3, sl
 8006964:	4313      	orrs	r3, r2
 8006966:	4680      	mov	r8, r0
 8006968:	4689      	mov	r9, r1
 800696a:	d055      	beq.n	8006a18 <_strtod_l+0xba0>
 800696c:	a336      	add	r3, pc, #216	; (adr r3, 8006a48 <_strtod_l+0xbd0>)
 800696e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006972:	f7fa f8bb 	bl	8000aec <__aeabi_dcmplt>
 8006976:	2800      	cmp	r0, #0
 8006978:	f47f acd0 	bne.w	800631c <_strtod_l+0x4a4>
 800697c:	a334      	add	r3, pc, #208	; (adr r3, 8006a50 <_strtod_l+0xbd8>)
 800697e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006982:	4640      	mov	r0, r8
 8006984:	4649      	mov	r1, r9
 8006986:	f7fa f8cf 	bl	8000b28 <__aeabi_dcmpgt>
 800698a:	2800      	cmp	r0, #0
 800698c:	f43f af7b 	beq.w	8006886 <_strtod_l+0xa0e>
 8006990:	e4c4      	b.n	800631c <_strtod_l+0x4a4>
 8006992:	9b04      	ldr	r3, [sp, #16]
 8006994:	b333      	cbz	r3, 80069e4 <_strtod_l+0xb6c>
 8006996:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006998:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800699c:	d822      	bhi.n	80069e4 <_strtod_l+0xb6c>
 800699e:	a32e      	add	r3, pc, #184	; (adr r3, 8006a58 <_strtod_l+0xbe0>)
 80069a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a4:	4640      	mov	r0, r8
 80069a6:	4649      	mov	r1, r9
 80069a8:	f7fa f8aa 	bl	8000b00 <__aeabi_dcmple>
 80069ac:	b1a0      	cbz	r0, 80069d8 <_strtod_l+0xb60>
 80069ae:	4649      	mov	r1, r9
 80069b0:	4640      	mov	r0, r8
 80069b2:	f7fa f901 	bl	8000bb8 <__aeabi_d2uiz>
 80069b6:	2801      	cmp	r0, #1
 80069b8:	bf38      	it	cc
 80069ba:	2001      	movcc	r0, #1
 80069bc:	f7f9 fdaa 	bl	8000514 <__aeabi_ui2d>
 80069c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069c2:	4680      	mov	r8, r0
 80069c4:	4689      	mov	r9, r1
 80069c6:	bb23      	cbnz	r3, 8006a12 <_strtod_l+0xb9a>
 80069c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80069cc:	9010      	str	r0, [sp, #64]	; 0x40
 80069ce:	9311      	str	r3, [sp, #68]	; 0x44
 80069d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80069d4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80069d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80069dc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80069e0:	1a9b      	subs	r3, r3, r2
 80069e2:	9309      	str	r3, [sp, #36]	; 0x24
 80069e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80069e8:	eeb0 0a48 	vmov.f32	s0, s16
 80069ec:	eef0 0a68 	vmov.f32	s1, s17
 80069f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80069f4:	f001 fe58 	bl	80086a8 <__ulp>
 80069f8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80069fc:	ec53 2b10 	vmov	r2, r3, d0
 8006a00:	f7f9 fe02 	bl	8000608 <__aeabi_dmul>
 8006a04:	ec53 2b18 	vmov	r2, r3, d8
 8006a08:	f7f9 fc48 	bl	800029c <__adddf3>
 8006a0c:	4682      	mov	sl, r0
 8006a0e:	468b      	mov	fp, r1
 8006a10:	e78d      	b.n	800692e <_strtod_l+0xab6>
 8006a12:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006a16:	e7db      	b.n	80069d0 <_strtod_l+0xb58>
 8006a18:	a311      	add	r3, pc, #68	; (adr r3, 8006a60 <_strtod_l+0xbe8>)
 8006a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1e:	f7fa f865 	bl	8000aec <__aeabi_dcmplt>
 8006a22:	e7b2      	b.n	800698a <_strtod_l+0xb12>
 8006a24:	2300      	movs	r3, #0
 8006a26:	930a      	str	r3, [sp, #40]	; 0x28
 8006a28:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a2c:	6013      	str	r3, [r2, #0]
 8006a2e:	f7ff ba6b 	b.w	8005f08 <_strtod_l+0x90>
 8006a32:	2a65      	cmp	r2, #101	; 0x65
 8006a34:	f43f ab5f 	beq.w	80060f6 <_strtod_l+0x27e>
 8006a38:	2a45      	cmp	r2, #69	; 0x45
 8006a3a:	f43f ab5c 	beq.w	80060f6 <_strtod_l+0x27e>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	f7ff bb94 	b.w	800616c <_strtod_l+0x2f4>
 8006a44:	f3af 8000 	nop.w
 8006a48:	94a03595 	.word	0x94a03595
 8006a4c:	3fdfffff 	.word	0x3fdfffff
 8006a50:	35afe535 	.word	0x35afe535
 8006a54:	3fe00000 	.word	0x3fe00000
 8006a58:	ffc00000 	.word	0xffc00000
 8006a5c:	41dfffff 	.word	0x41dfffff
 8006a60:	94a03595 	.word	0x94a03595
 8006a64:	3fcfffff 	.word	0x3fcfffff
 8006a68:	3ff00000 	.word	0x3ff00000
 8006a6c:	7ff00000 	.word	0x7ff00000
 8006a70:	7fe00000 	.word	0x7fe00000
 8006a74:	7c9fffff 	.word	0x7c9fffff
 8006a78:	3fe00000 	.word	0x3fe00000
 8006a7c:	bff00000 	.word	0xbff00000
 8006a80:	7fefffff 	.word	0x7fefffff

08006a84 <_strtod_r>:
 8006a84:	4b01      	ldr	r3, [pc, #4]	; (8006a8c <_strtod_r+0x8>)
 8006a86:	f7ff b9f7 	b.w	8005e78 <_strtod_l>
 8006a8a:	bf00      	nop
 8006a8c:	20000090 	.word	0x20000090

08006a90 <_strtol_l.constprop.0>:
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a96:	d001      	beq.n	8006a9c <_strtol_l.constprop.0+0xc>
 8006a98:	2b24      	cmp	r3, #36	; 0x24
 8006a9a:	d906      	bls.n	8006aaa <_strtol_l.constprop.0+0x1a>
 8006a9c:	f7fe fafc 	bl	8005098 <__errno>
 8006aa0:	2316      	movs	r3, #22
 8006aa2:	6003      	str	r3, [r0, #0]
 8006aa4:	2000      	movs	r0, #0
 8006aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aaa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006b90 <_strtol_l.constprop.0+0x100>
 8006aae:	460d      	mov	r5, r1
 8006ab0:	462e      	mov	r6, r5
 8006ab2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ab6:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006aba:	f017 0708 	ands.w	r7, r7, #8
 8006abe:	d1f7      	bne.n	8006ab0 <_strtol_l.constprop.0+0x20>
 8006ac0:	2c2d      	cmp	r4, #45	; 0x2d
 8006ac2:	d132      	bne.n	8006b2a <_strtol_l.constprop.0+0x9a>
 8006ac4:	782c      	ldrb	r4, [r5, #0]
 8006ac6:	2701      	movs	r7, #1
 8006ac8:	1cb5      	adds	r5, r6, #2
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d05b      	beq.n	8006b86 <_strtol_l.constprop.0+0xf6>
 8006ace:	2b10      	cmp	r3, #16
 8006ad0:	d109      	bne.n	8006ae6 <_strtol_l.constprop.0+0x56>
 8006ad2:	2c30      	cmp	r4, #48	; 0x30
 8006ad4:	d107      	bne.n	8006ae6 <_strtol_l.constprop.0+0x56>
 8006ad6:	782c      	ldrb	r4, [r5, #0]
 8006ad8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006adc:	2c58      	cmp	r4, #88	; 0x58
 8006ade:	d14d      	bne.n	8006b7c <_strtol_l.constprop.0+0xec>
 8006ae0:	786c      	ldrb	r4, [r5, #1]
 8006ae2:	2310      	movs	r3, #16
 8006ae4:	3502      	adds	r5, #2
 8006ae6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006aea:	f108 38ff 	add.w	r8, r8, #4294967295
 8006aee:	f04f 0c00 	mov.w	ip, #0
 8006af2:	fbb8 f9f3 	udiv	r9, r8, r3
 8006af6:	4666      	mov	r6, ip
 8006af8:	fb03 8a19 	mls	sl, r3, r9, r8
 8006afc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006b00:	f1be 0f09 	cmp.w	lr, #9
 8006b04:	d816      	bhi.n	8006b34 <_strtol_l.constprop.0+0xa4>
 8006b06:	4674      	mov	r4, lr
 8006b08:	42a3      	cmp	r3, r4
 8006b0a:	dd24      	ble.n	8006b56 <_strtol_l.constprop.0+0xc6>
 8006b0c:	f1bc 0f00 	cmp.w	ip, #0
 8006b10:	db1e      	blt.n	8006b50 <_strtol_l.constprop.0+0xc0>
 8006b12:	45b1      	cmp	r9, r6
 8006b14:	d31c      	bcc.n	8006b50 <_strtol_l.constprop.0+0xc0>
 8006b16:	d101      	bne.n	8006b1c <_strtol_l.constprop.0+0x8c>
 8006b18:	45a2      	cmp	sl, r4
 8006b1a:	db19      	blt.n	8006b50 <_strtol_l.constprop.0+0xc0>
 8006b1c:	fb06 4603 	mla	r6, r6, r3, r4
 8006b20:	f04f 0c01 	mov.w	ip, #1
 8006b24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006b28:	e7e8      	b.n	8006afc <_strtol_l.constprop.0+0x6c>
 8006b2a:	2c2b      	cmp	r4, #43	; 0x2b
 8006b2c:	bf04      	itt	eq
 8006b2e:	782c      	ldrbeq	r4, [r5, #0]
 8006b30:	1cb5      	addeq	r5, r6, #2
 8006b32:	e7ca      	b.n	8006aca <_strtol_l.constprop.0+0x3a>
 8006b34:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006b38:	f1be 0f19 	cmp.w	lr, #25
 8006b3c:	d801      	bhi.n	8006b42 <_strtol_l.constprop.0+0xb2>
 8006b3e:	3c37      	subs	r4, #55	; 0x37
 8006b40:	e7e2      	b.n	8006b08 <_strtol_l.constprop.0+0x78>
 8006b42:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006b46:	f1be 0f19 	cmp.w	lr, #25
 8006b4a:	d804      	bhi.n	8006b56 <_strtol_l.constprop.0+0xc6>
 8006b4c:	3c57      	subs	r4, #87	; 0x57
 8006b4e:	e7db      	b.n	8006b08 <_strtol_l.constprop.0+0x78>
 8006b50:	f04f 3cff 	mov.w	ip, #4294967295
 8006b54:	e7e6      	b.n	8006b24 <_strtol_l.constprop.0+0x94>
 8006b56:	f1bc 0f00 	cmp.w	ip, #0
 8006b5a:	da05      	bge.n	8006b68 <_strtol_l.constprop.0+0xd8>
 8006b5c:	2322      	movs	r3, #34	; 0x22
 8006b5e:	6003      	str	r3, [r0, #0]
 8006b60:	4646      	mov	r6, r8
 8006b62:	b942      	cbnz	r2, 8006b76 <_strtol_l.constprop.0+0xe6>
 8006b64:	4630      	mov	r0, r6
 8006b66:	e79e      	b.n	8006aa6 <_strtol_l.constprop.0+0x16>
 8006b68:	b107      	cbz	r7, 8006b6c <_strtol_l.constprop.0+0xdc>
 8006b6a:	4276      	negs	r6, r6
 8006b6c:	2a00      	cmp	r2, #0
 8006b6e:	d0f9      	beq.n	8006b64 <_strtol_l.constprop.0+0xd4>
 8006b70:	f1bc 0f00 	cmp.w	ip, #0
 8006b74:	d000      	beq.n	8006b78 <_strtol_l.constprop.0+0xe8>
 8006b76:	1e69      	subs	r1, r5, #1
 8006b78:	6011      	str	r1, [r2, #0]
 8006b7a:	e7f3      	b.n	8006b64 <_strtol_l.constprop.0+0xd4>
 8006b7c:	2430      	movs	r4, #48	; 0x30
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1b1      	bne.n	8006ae6 <_strtol_l.constprop.0+0x56>
 8006b82:	2308      	movs	r3, #8
 8006b84:	e7af      	b.n	8006ae6 <_strtol_l.constprop.0+0x56>
 8006b86:	2c30      	cmp	r4, #48	; 0x30
 8006b88:	d0a5      	beq.n	8006ad6 <_strtol_l.constprop.0+0x46>
 8006b8a:	230a      	movs	r3, #10
 8006b8c:	e7ab      	b.n	8006ae6 <_strtol_l.constprop.0+0x56>
 8006b8e:	bf00      	nop
 8006b90:	0800a199 	.word	0x0800a199

08006b94 <_strtol_r>:
 8006b94:	f7ff bf7c 	b.w	8006a90 <_strtol_l.constprop.0>

08006b98 <quorem>:
 8006b98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9c:	6903      	ldr	r3, [r0, #16]
 8006b9e:	690c      	ldr	r4, [r1, #16]
 8006ba0:	42a3      	cmp	r3, r4
 8006ba2:	4607      	mov	r7, r0
 8006ba4:	f2c0 8081 	blt.w	8006caa <quorem+0x112>
 8006ba8:	3c01      	subs	r4, #1
 8006baa:	f101 0814 	add.w	r8, r1, #20
 8006bae:	f100 0514 	add.w	r5, r0, #20
 8006bb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bb6:	9301      	str	r3, [sp, #4]
 8006bb8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006bbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006bc8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bcc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bd0:	d331      	bcc.n	8006c36 <quorem+0x9e>
 8006bd2:	f04f 0e00 	mov.w	lr, #0
 8006bd6:	4640      	mov	r0, r8
 8006bd8:	46ac      	mov	ip, r5
 8006bda:	46f2      	mov	sl, lr
 8006bdc:	f850 2b04 	ldr.w	r2, [r0], #4
 8006be0:	b293      	uxth	r3, r2
 8006be2:	fb06 e303 	mla	r3, r6, r3, lr
 8006be6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	ebaa 0303 	sub.w	r3, sl, r3
 8006bf0:	f8dc a000 	ldr.w	sl, [ip]
 8006bf4:	0c12      	lsrs	r2, r2, #16
 8006bf6:	fa13 f38a 	uxtah	r3, r3, sl
 8006bfa:	fb06 e202 	mla	r2, r6, r2, lr
 8006bfe:	9300      	str	r3, [sp, #0]
 8006c00:	9b00      	ldr	r3, [sp, #0]
 8006c02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c06:	b292      	uxth	r2, r2
 8006c08:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006c0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c10:	f8bd 3000 	ldrh.w	r3, [sp]
 8006c14:	4581      	cmp	r9, r0
 8006c16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c1a:	f84c 3b04 	str.w	r3, [ip], #4
 8006c1e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006c22:	d2db      	bcs.n	8006bdc <quorem+0x44>
 8006c24:	f855 300b 	ldr.w	r3, [r5, fp]
 8006c28:	b92b      	cbnz	r3, 8006c36 <quorem+0x9e>
 8006c2a:	9b01      	ldr	r3, [sp, #4]
 8006c2c:	3b04      	subs	r3, #4
 8006c2e:	429d      	cmp	r5, r3
 8006c30:	461a      	mov	r2, r3
 8006c32:	d32e      	bcc.n	8006c92 <quorem+0xfa>
 8006c34:	613c      	str	r4, [r7, #16]
 8006c36:	4638      	mov	r0, r7
 8006c38:	f001 fc90 	bl	800855c <__mcmp>
 8006c3c:	2800      	cmp	r0, #0
 8006c3e:	db24      	blt.n	8006c8a <quorem+0xf2>
 8006c40:	3601      	adds	r6, #1
 8006c42:	4628      	mov	r0, r5
 8006c44:	f04f 0c00 	mov.w	ip, #0
 8006c48:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c4c:	f8d0 e000 	ldr.w	lr, [r0]
 8006c50:	b293      	uxth	r3, r2
 8006c52:	ebac 0303 	sub.w	r3, ip, r3
 8006c56:	0c12      	lsrs	r2, r2, #16
 8006c58:	fa13 f38e 	uxtah	r3, r3, lr
 8006c5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006c60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c6a:	45c1      	cmp	r9, r8
 8006c6c:	f840 3b04 	str.w	r3, [r0], #4
 8006c70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006c74:	d2e8      	bcs.n	8006c48 <quorem+0xb0>
 8006c76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c7e:	b922      	cbnz	r2, 8006c8a <quorem+0xf2>
 8006c80:	3b04      	subs	r3, #4
 8006c82:	429d      	cmp	r5, r3
 8006c84:	461a      	mov	r2, r3
 8006c86:	d30a      	bcc.n	8006c9e <quorem+0x106>
 8006c88:	613c      	str	r4, [r7, #16]
 8006c8a:	4630      	mov	r0, r6
 8006c8c:	b003      	add	sp, #12
 8006c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c92:	6812      	ldr	r2, [r2, #0]
 8006c94:	3b04      	subs	r3, #4
 8006c96:	2a00      	cmp	r2, #0
 8006c98:	d1cc      	bne.n	8006c34 <quorem+0x9c>
 8006c9a:	3c01      	subs	r4, #1
 8006c9c:	e7c7      	b.n	8006c2e <quorem+0x96>
 8006c9e:	6812      	ldr	r2, [r2, #0]
 8006ca0:	3b04      	subs	r3, #4
 8006ca2:	2a00      	cmp	r2, #0
 8006ca4:	d1f0      	bne.n	8006c88 <quorem+0xf0>
 8006ca6:	3c01      	subs	r4, #1
 8006ca8:	e7eb      	b.n	8006c82 <quorem+0xea>
 8006caa:	2000      	movs	r0, #0
 8006cac:	e7ee      	b.n	8006c8c <quorem+0xf4>
	...

08006cb0 <_dtoa_r>:
 8006cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb4:	ed2d 8b04 	vpush	{d8-d9}
 8006cb8:	ec57 6b10 	vmov	r6, r7, d0
 8006cbc:	b093      	sub	sp, #76	; 0x4c
 8006cbe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006cc0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006cc4:	9106      	str	r1, [sp, #24]
 8006cc6:	ee10 aa10 	vmov	sl, s0
 8006cca:	4604      	mov	r4, r0
 8006ccc:	9209      	str	r2, [sp, #36]	; 0x24
 8006cce:	930c      	str	r3, [sp, #48]	; 0x30
 8006cd0:	46bb      	mov	fp, r7
 8006cd2:	b975      	cbnz	r5, 8006cf2 <_dtoa_r+0x42>
 8006cd4:	2010      	movs	r0, #16
 8006cd6:	f001 f94d 	bl	8007f74 <malloc>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	6260      	str	r0, [r4, #36]	; 0x24
 8006cde:	b920      	cbnz	r0, 8006cea <_dtoa_r+0x3a>
 8006ce0:	4ba7      	ldr	r3, [pc, #668]	; (8006f80 <_dtoa_r+0x2d0>)
 8006ce2:	21ea      	movs	r1, #234	; 0xea
 8006ce4:	48a7      	ldr	r0, [pc, #668]	; (8006f84 <_dtoa_r+0x2d4>)
 8006ce6:	f002 f8bd 	bl	8008e64 <__assert_func>
 8006cea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006cee:	6005      	str	r5, [r0, #0]
 8006cf0:	60c5      	str	r5, [r0, #12]
 8006cf2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cf4:	6819      	ldr	r1, [r3, #0]
 8006cf6:	b151      	cbz	r1, 8006d0e <_dtoa_r+0x5e>
 8006cf8:	685a      	ldr	r2, [r3, #4]
 8006cfa:	604a      	str	r2, [r1, #4]
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	4093      	lsls	r3, r2
 8006d00:	608b      	str	r3, [r1, #8]
 8006d02:	4620      	mov	r0, r4
 8006d04:	f001 f99e 	bl	8008044 <_Bfree>
 8006d08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	1e3b      	subs	r3, r7, #0
 8006d10:	bfaa      	itet	ge
 8006d12:	2300      	movge	r3, #0
 8006d14:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006d18:	f8c8 3000 	strge.w	r3, [r8]
 8006d1c:	4b9a      	ldr	r3, [pc, #616]	; (8006f88 <_dtoa_r+0x2d8>)
 8006d1e:	bfbc      	itt	lt
 8006d20:	2201      	movlt	r2, #1
 8006d22:	f8c8 2000 	strlt.w	r2, [r8]
 8006d26:	ea33 030b 	bics.w	r3, r3, fp
 8006d2a:	d11b      	bne.n	8006d64 <_dtoa_r+0xb4>
 8006d2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d2e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d32:	6013      	str	r3, [r2, #0]
 8006d34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d38:	4333      	orrs	r3, r6
 8006d3a:	f000 8592 	beq.w	8007862 <_dtoa_r+0xbb2>
 8006d3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d40:	b963      	cbnz	r3, 8006d5c <_dtoa_r+0xac>
 8006d42:	4b92      	ldr	r3, [pc, #584]	; (8006f8c <_dtoa_r+0x2dc>)
 8006d44:	e022      	b.n	8006d8c <_dtoa_r+0xdc>
 8006d46:	4b92      	ldr	r3, [pc, #584]	; (8006f90 <_dtoa_r+0x2e0>)
 8006d48:	9301      	str	r3, [sp, #4]
 8006d4a:	3308      	adds	r3, #8
 8006d4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d4e:	6013      	str	r3, [r2, #0]
 8006d50:	9801      	ldr	r0, [sp, #4]
 8006d52:	b013      	add	sp, #76	; 0x4c
 8006d54:	ecbd 8b04 	vpop	{d8-d9}
 8006d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5c:	4b8b      	ldr	r3, [pc, #556]	; (8006f8c <_dtoa_r+0x2dc>)
 8006d5e:	9301      	str	r3, [sp, #4]
 8006d60:	3303      	adds	r3, #3
 8006d62:	e7f3      	b.n	8006d4c <_dtoa_r+0x9c>
 8006d64:	2200      	movs	r2, #0
 8006d66:	2300      	movs	r3, #0
 8006d68:	4650      	mov	r0, sl
 8006d6a:	4659      	mov	r1, fp
 8006d6c:	f7f9 feb4 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d70:	ec4b ab19 	vmov	d9, sl, fp
 8006d74:	4680      	mov	r8, r0
 8006d76:	b158      	cbz	r0, 8006d90 <_dtoa_r+0xe0>
 8006d78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	f000 856b 	beq.w	800785c <_dtoa_r+0xbac>
 8006d86:	4883      	ldr	r0, [pc, #524]	; (8006f94 <_dtoa_r+0x2e4>)
 8006d88:	6018      	str	r0, [r3, #0]
 8006d8a:	1e43      	subs	r3, r0, #1
 8006d8c:	9301      	str	r3, [sp, #4]
 8006d8e:	e7df      	b.n	8006d50 <_dtoa_r+0xa0>
 8006d90:	ec4b ab10 	vmov	d0, sl, fp
 8006d94:	aa10      	add	r2, sp, #64	; 0x40
 8006d96:	a911      	add	r1, sp, #68	; 0x44
 8006d98:	4620      	mov	r0, r4
 8006d9a:	f001 fd01 	bl	80087a0 <__d2b>
 8006d9e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006da2:	ee08 0a10 	vmov	s16, r0
 8006da6:	2d00      	cmp	r5, #0
 8006da8:	f000 8084 	beq.w	8006eb4 <_dtoa_r+0x204>
 8006dac:	ee19 3a90 	vmov	r3, s19
 8006db0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006db4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006db8:	4656      	mov	r6, sl
 8006dba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006dbe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006dc2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006dc6:	4b74      	ldr	r3, [pc, #464]	; (8006f98 <_dtoa_r+0x2e8>)
 8006dc8:	2200      	movs	r2, #0
 8006dca:	4630      	mov	r0, r6
 8006dcc:	4639      	mov	r1, r7
 8006dce:	f7f9 fa63 	bl	8000298 <__aeabi_dsub>
 8006dd2:	a365      	add	r3, pc, #404	; (adr r3, 8006f68 <_dtoa_r+0x2b8>)
 8006dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd8:	f7f9 fc16 	bl	8000608 <__aeabi_dmul>
 8006ddc:	a364      	add	r3, pc, #400	; (adr r3, 8006f70 <_dtoa_r+0x2c0>)
 8006dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de2:	f7f9 fa5b 	bl	800029c <__adddf3>
 8006de6:	4606      	mov	r6, r0
 8006de8:	4628      	mov	r0, r5
 8006dea:	460f      	mov	r7, r1
 8006dec:	f7f9 fba2 	bl	8000534 <__aeabi_i2d>
 8006df0:	a361      	add	r3, pc, #388	; (adr r3, 8006f78 <_dtoa_r+0x2c8>)
 8006df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df6:	f7f9 fc07 	bl	8000608 <__aeabi_dmul>
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	460b      	mov	r3, r1
 8006dfe:	4630      	mov	r0, r6
 8006e00:	4639      	mov	r1, r7
 8006e02:	f7f9 fa4b 	bl	800029c <__adddf3>
 8006e06:	4606      	mov	r6, r0
 8006e08:	460f      	mov	r7, r1
 8006e0a:	f7f9 fead 	bl	8000b68 <__aeabi_d2iz>
 8006e0e:	2200      	movs	r2, #0
 8006e10:	9000      	str	r0, [sp, #0]
 8006e12:	2300      	movs	r3, #0
 8006e14:	4630      	mov	r0, r6
 8006e16:	4639      	mov	r1, r7
 8006e18:	f7f9 fe68 	bl	8000aec <__aeabi_dcmplt>
 8006e1c:	b150      	cbz	r0, 8006e34 <_dtoa_r+0x184>
 8006e1e:	9800      	ldr	r0, [sp, #0]
 8006e20:	f7f9 fb88 	bl	8000534 <__aeabi_i2d>
 8006e24:	4632      	mov	r2, r6
 8006e26:	463b      	mov	r3, r7
 8006e28:	f7f9 fe56 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e2c:	b910      	cbnz	r0, 8006e34 <_dtoa_r+0x184>
 8006e2e:	9b00      	ldr	r3, [sp, #0]
 8006e30:	3b01      	subs	r3, #1
 8006e32:	9300      	str	r3, [sp, #0]
 8006e34:	9b00      	ldr	r3, [sp, #0]
 8006e36:	2b16      	cmp	r3, #22
 8006e38:	d85a      	bhi.n	8006ef0 <_dtoa_r+0x240>
 8006e3a:	9a00      	ldr	r2, [sp, #0]
 8006e3c:	4b57      	ldr	r3, [pc, #348]	; (8006f9c <_dtoa_r+0x2ec>)
 8006e3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e46:	ec51 0b19 	vmov	r0, r1, d9
 8006e4a:	f7f9 fe4f 	bl	8000aec <__aeabi_dcmplt>
 8006e4e:	2800      	cmp	r0, #0
 8006e50:	d050      	beq.n	8006ef4 <_dtoa_r+0x244>
 8006e52:	9b00      	ldr	r3, [sp, #0]
 8006e54:	3b01      	subs	r3, #1
 8006e56:	9300      	str	r3, [sp, #0]
 8006e58:	2300      	movs	r3, #0
 8006e5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e5e:	1b5d      	subs	r5, r3, r5
 8006e60:	1e6b      	subs	r3, r5, #1
 8006e62:	9305      	str	r3, [sp, #20]
 8006e64:	bf45      	ittet	mi
 8006e66:	f1c5 0301 	rsbmi	r3, r5, #1
 8006e6a:	9304      	strmi	r3, [sp, #16]
 8006e6c:	2300      	movpl	r3, #0
 8006e6e:	2300      	movmi	r3, #0
 8006e70:	bf4c      	ite	mi
 8006e72:	9305      	strmi	r3, [sp, #20]
 8006e74:	9304      	strpl	r3, [sp, #16]
 8006e76:	9b00      	ldr	r3, [sp, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	db3d      	blt.n	8006ef8 <_dtoa_r+0x248>
 8006e7c:	9b05      	ldr	r3, [sp, #20]
 8006e7e:	9a00      	ldr	r2, [sp, #0]
 8006e80:	920a      	str	r2, [sp, #40]	; 0x28
 8006e82:	4413      	add	r3, r2
 8006e84:	9305      	str	r3, [sp, #20]
 8006e86:	2300      	movs	r3, #0
 8006e88:	9307      	str	r3, [sp, #28]
 8006e8a:	9b06      	ldr	r3, [sp, #24]
 8006e8c:	2b09      	cmp	r3, #9
 8006e8e:	f200 8089 	bhi.w	8006fa4 <_dtoa_r+0x2f4>
 8006e92:	2b05      	cmp	r3, #5
 8006e94:	bfc4      	itt	gt
 8006e96:	3b04      	subgt	r3, #4
 8006e98:	9306      	strgt	r3, [sp, #24]
 8006e9a:	9b06      	ldr	r3, [sp, #24]
 8006e9c:	f1a3 0302 	sub.w	r3, r3, #2
 8006ea0:	bfcc      	ite	gt
 8006ea2:	2500      	movgt	r5, #0
 8006ea4:	2501      	movle	r5, #1
 8006ea6:	2b03      	cmp	r3, #3
 8006ea8:	f200 8087 	bhi.w	8006fba <_dtoa_r+0x30a>
 8006eac:	e8df f003 	tbb	[pc, r3]
 8006eb0:	59383a2d 	.word	0x59383a2d
 8006eb4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006eb8:	441d      	add	r5, r3
 8006eba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006ebe:	2b20      	cmp	r3, #32
 8006ec0:	bfc1      	itttt	gt
 8006ec2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006ec6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006eca:	fa0b f303 	lslgt.w	r3, fp, r3
 8006ece:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006ed2:	bfda      	itte	le
 8006ed4:	f1c3 0320 	rsble	r3, r3, #32
 8006ed8:	fa06 f003 	lslle.w	r0, r6, r3
 8006edc:	4318      	orrgt	r0, r3
 8006ede:	f7f9 fb19 	bl	8000514 <__aeabi_ui2d>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	4606      	mov	r6, r0
 8006ee6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006eea:	3d01      	subs	r5, #1
 8006eec:	930e      	str	r3, [sp, #56]	; 0x38
 8006eee:	e76a      	b.n	8006dc6 <_dtoa_r+0x116>
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e7b2      	b.n	8006e5a <_dtoa_r+0x1aa>
 8006ef4:	900b      	str	r0, [sp, #44]	; 0x2c
 8006ef6:	e7b1      	b.n	8006e5c <_dtoa_r+0x1ac>
 8006ef8:	9b04      	ldr	r3, [sp, #16]
 8006efa:	9a00      	ldr	r2, [sp, #0]
 8006efc:	1a9b      	subs	r3, r3, r2
 8006efe:	9304      	str	r3, [sp, #16]
 8006f00:	4253      	negs	r3, r2
 8006f02:	9307      	str	r3, [sp, #28]
 8006f04:	2300      	movs	r3, #0
 8006f06:	930a      	str	r3, [sp, #40]	; 0x28
 8006f08:	e7bf      	b.n	8006e8a <_dtoa_r+0x1da>
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	9308      	str	r3, [sp, #32]
 8006f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	dc55      	bgt.n	8006fc0 <_dtoa_r+0x310>
 8006f14:	2301      	movs	r3, #1
 8006f16:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	9209      	str	r2, [sp, #36]	; 0x24
 8006f1e:	e00c      	b.n	8006f3a <_dtoa_r+0x28a>
 8006f20:	2301      	movs	r3, #1
 8006f22:	e7f3      	b.n	8006f0c <_dtoa_r+0x25c>
 8006f24:	2300      	movs	r3, #0
 8006f26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f28:	9308      	str	r3, [sp, #32]
 8006f2a:	9b00      	ldr	r3, [sp, #0]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	9302      	str	r3, [sp, #8]
 8006f30:	3301      	adds	r3, #1
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	9303      	str	r3, [sp, #12]
 8006f36:	bfb8      	it	lt
 8006f38:	2301      	movlt	r3, #1
 8006f3a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	6042      	str	r2, [r0, #4]
 8006f40:	2204      	movs	r2, #4
 8006f42:	f102 0614 	add.w	r6, r2, #20
 8006f46:	429e      	cmp	r6, r3
 8006f48:	6841      	ldr	r1, [r0, #4]
 8006f4a:	d93d      	bls.n	8006fc8 <_dtoa_r+0x318>
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	f001 f839 	bl	8007fc4 <_Balloc>
 8006f52:	9001      	str	r0, [sp, #4]
 8006f54:	2800      	cmp	r0, #0
 8006f56:	d13b      	bne.n	8006fd0 <_dtoa_r+0x320>
 8006f58:	4b11      	ldr	r3, [pc, #68]	; (8006fa0 <_dtoa_r+0x2f0>)
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006f60:	e6c0      	b.n	8006ce4 <_dtoa_r+0x34>
 8006f62:	2301      	movs	r3, #1
 8006f64:	e7df      	b.n	8006f26 <_dtoa_r+0x276>
 8006f66:	bf00      	nop
 8006f68:	636f4361 	.word	0x636f4361
 8006f6c:	3fd287a7 	.word	0x3fd287a7
 8006f70:	8b60c8b3 	.word	0x8b60c8b3
 8006f74:	3fc68a28 	.word	0x3fc68a28
 8006f78:	509f79fb 	.word	0x509f79fb
 8006f7c:	3fd34413 	.word	0x3fd34413
 8006f80:	0800a2a6 	.word	0x0800a2a6
 8006f84:	0800a2bd 	.word	0x0800a2bd
 8006f88:	7ff00000 	.word	0x7ff00000
 8006f8c:	0800a2a2 	.word	0x0800a2a2
 8006f90:	0800a299 	.word	0x0800a299
 8006f94:	0800a119 	.word	0x0800a119
 8006f98:	3ff80000 	.word	0x3ff80000
 8006f9c:	0800a428 	.word	0x0800a428
 8006fa0:	0800a318 	.word	0x0800a318
 8006fa4:	2501      	movs	r5, #1
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	9306      	str	r3, [sp, #24]
 8006faa:	9508      	str	r5, [sp, #32]
 8006fac:	f04f 33ff 	mov.w	r3, #4294967295
 8006fb0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	2312      	movs	r3, #18
 8006fb8:	e7b0      	b.n	8006f1c <_dtoa_r+0x26c>
 8006fba:	2301      	movs	r3, #1
 8006fbc:	9308      	str	r3, [sp, #32]
 8006fbe:	e7f5      	b.n	8006fac <_dtoa_r+0x2fc>
 8006fc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fc2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006fc6:	e7b8      	b.n	8006f3a <_dtoa_r+0x28a>
 8006fc8:	3101      	adds	r1, #1
 8006fca:	6041      	str	r1, [r0, #4]
 8006fcc:	0052      	lsls	r2, r2, #1
 8006fce:	e7b8      	b.n	8006f42 <_dtoa_r+0x292>
 8006fd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fd2:	9a01      	ldr	r2, [sp, #4]
 8006fd4:	601a      	str	r2, [r3, #0]
 8006fd6:	9b03      	ldr	r3, [sp, #12]
 8006fd8:	2b0e      	cmp	r3, #14
 8006fda:	f200 809d 	bhi.w	8007118 <_dtoa_r+0x468>
 8006fde:	2d00      	cmp	r5, #0
 8006fe0:	f000 809a 	beq.w	8007118 <_dtoa_r+0x468>
 8006fe4:	9b00      	ldr	r3, [sp, #0]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	dd32      	ble.n	8007050 <_dtoa_r+0x3a0>
 8006fea:	4ab7      	ldr	r2, [pc, #732]	; (80072c8 <_dtoa_r+0x618>)
 8006fec:	f003 030f 	and.w	r3, r3, #15
 8006ff0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006ff4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ff8:	9b00      	ldr	r3, [sp, #0]
 8006ffa:	05d8      	lsls	r0, r3, #23
 8006ffc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007000:	d516      	bpl.n	8007030 <_dtoa_r+0x380>
 8007002:	4bb2      	ldr	r3, [pc, #712]	; (80072cc <_dtoa_r+0x61c>)
 8007004:	ec51 0b19 	vmov	r0, r1, d9
 8007008:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800700c:	f7f9 fc26 	bl	800085c <__aeabi_ddiv>
 8007010:	f007 070f 	and.w	r7, r7, #15
 8007014:	4682      	mov	sl, r0
 8007016:	468b      	mov	fp, r1
 8007018:	2503      	movs	r5, #3
 800701a:	4eac      	ldr	r6, [pc, #688]	; (80072cc <_dtoa_r+0x61c>)
 800701c:	b957      	cbnz	r7, 8007034 <_dtoa_r+0x384>
 800701e:	4642      	mov	r2, r8
 8007020:	464b      	mov	r3, r9
 8007022:	4650      	mov	r0, sl
 8007024:	4659      	mov	r1, fp
 8007026:	f7f9 fc19 	bl	800085c <__aeabi_ddiv>
 800702a:	4682      	mov	sl, r0
 800702c:	468b      	mov	fp, r1
 800702e:	e028      	b.n	8007082 <_dtoa_r+0x3d2>
 8007030:	2502      	movs	r5, #2
 8007032:	e7f2      	b.n	800701a <_dtoa_r+0x36a>
 8007034:	07f9      	lsls	r1, r7, #31
 8007036:	d508      	bpl.n	800704a <_dtoa_r+0x39a>
 8007038:	4640      	mov	r0, r8
 800703a:	4649      	mov	r1, r9
 800703c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007040:	f7f9 fae2 	bl	8000608 <__aeabi_dmul>
 8007044:	3501      	adds	r5, #1
 8007046:	4680      	mov	r8, r0
 8007048:	4689      	mov	r9, r1
 800704a:	107f      	asrs	r7, r7, #1
 800704c:	3608      	adds	r6, #8
 800704e:	e7e5      	b.n	800701c <_dtoa_r+0x36c>
 8007050:	f000 809b 	beq.w	800718a <_dtoa_r+0x4da>
 8007054:	9b00      	ldr	r3, [sp, #0]
 8007056:	4f9d      	ldr	r7, [pc, #628]	; (80072cc <_dtoa_r+0x61c>)
 8007058:	425e      	negs	r6, r3
 800705a:	4b9b      	ldr	r3, [pc, #620]	; (80072c8 <_dtoa_r+0x618>)
 800705c:	f006 020f 	and.w	r2, r6, #15
 8007060:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007068:	ec51 0b19 	vmov	r0, r1, d9
 800706c:	f7f9 facc 	bl	8000608 <__aeabi_dmul>
 8007070:	1136      	asrs	r6, r6, #4
 8007072:	4682      	mov	sl, r0
 8007074:	468b      	mov	fp, r1
 8007076:	2300      	movs	r3, #0
 8007078:	2502      	movs	r5, #2
 800707a:	2e00      	cmp	r6, #0
 800707c:	d17a      	bne.n	8007174 <_dtoa_r+0x4c4>
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1d3      	bne.n	800702a <_dtoa_r+0x37a>
 8007082:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007084:	2b00      	cmp	r3, #0
 8007086:	f000 8082 	beq.w	800718e <_dtoa_r+0x4de>
 800708a:	4b91      	ldr	r3, [pc, #580]	; (80072d0 <_dtoa_r+0x620>)
 800708c:	2200      	movs	r2, #0
 800708e:	4650      	mov	r0, sl
 8007090:	4659      	mov	r1, fp
 8007092:	f7f9 fd2b 	bl	8000aec <__aeabi_dcmplt>
 8007096:	2800      	cmp	r0, #0
 8007098:	d079      	beq.n	800718e <_dtoa_r+0x4de>
 800709a:	9b03      	ldr	r3, [sp, #12]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d076      	beq.n	800718e <_dtoa_r+0x4de>
 80070a0:	9b02      	ldr	r3, [sp, #8]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	dd36      	ble.n	8007114 <_dtoa_r+0x464>
 80070a6:	9b00      	ldr	r3, [sp, #0]
 80070a8:	4650      	mov	r0, sl
 80070aa:	4659      	mov	r1, fp
 80070ac:	1e5f      	subs	r7, r3, #1
 80070ae:	2200      	movs	r2, #0
 80070b0:	4b88      	ldr	r3, [pc, #544]	; (80072d4 <_dtoa_r+0x624>)
 80070b2:	f7f9 faa9 	bl	8000608 <__aeabi_dmul>
 80070b6:	9e02      	ldr	r6, [sp, #8]
 80070b8:	4682      	mov	sl, r0
 80070ba:	468b      	mov	fp, r1
 80070bc:	3501      	adds	r5, #1
 80070be:	4628      	mov	r0, r5
 80070c0:	f7f9 fa38 	bl	8000534 <__aeabi_i2d>
 80070c4:	4652      	mov	r2, sl
 80070c6:	465b      	mov	r3, fp
 80070c8:	f7f9 fa9e 	bl	8000608 <__aeabi_dmul>
 80070cc:	4b82      	ldr	r3, [pc, #520]	; (80072d8 <_dtoa_r+0x628>)
 80070ce:	2200      	movs	r2, #0
 80070d0:	f7f9 f8e4 	bl	800029c <__adddf3>
 80070d4:	46d0      	mov	r8, sl
 80070d6:	46d9      	mov	r9, fp
 80070d8:	4682      	mov	sl, r0
 80070da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80070de:	2e00      	cmp	r6, #0
 80070e0:	d158      	bne.n	8007194 <_dtoa_r+0x4e4>
 80070e2:	4b7e      	ldr	r3, [pc, #504]	; (80072dc <_dtoa_r+0x62c>)
 80070e4:	2200      	movs	r2, #0
 80070e6:	4640      	mov	r0, r8
 80070e8:	4649      	mov	r1, r9
 80070ea:	f7f9 f8d5 	bl	8000298 <__aeabi_dsub>
 80070ee:	4652      	mov	r2, sl
 80070f0:	465b      	mov	r3, fp
 80070f2:	4680      	mov	r8, r0
 80070f4:	4689      	mov	r9, r1
 80070f6:	f7f9 fd17 	bl	8000b28 <__aeabi_dcmpgt>
 80070fa:	2800      	cmp	r0, #0
 80070fc:	f040 8295 	bne.w	800762a <_dtoa_r+0x97a>
 8007100:	4652      	mov	r2, sl
 8007102:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007106:	4640      	mov	r0, r8
 8007108:	4649      	mov	r1, r9
 800710a:	f7f9 fcef 	bl	8000aec <__aeabi_dcmplt>
 800710e:	2800      	cmp	r0, #0
 8007110:	f040 8289 	bne.w	8007626 <_dtoa_r+0x976>
 8007114:	ec5b ab19 	vmov	sl, fp, d9
 8007118:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800711a:	2b00      	cmp	r3, #0
 800711c:	f2c0 8148 	blt.w	80073b0 <_dtoa_r+0x700>
 8007120:	9a00      	ldr	r2, [sp, #0]
 8007122:	2a0e      	cmp	r2, #14
 8007124:	f300 8144 	bgt.w	80073b0 <_dtoa_r+0x700>
 8007128:	4b67      	ldr	r3, [pc, #412]	; (80072c8 <_dtoa_r+0x618>)
 800712a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800712e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007134:	2b00      	cmp	r3, #0
 8007136:	f280 80d5 	bge.w	80072e4 <_dtoa_r+0x634>
 800713a:	9b03      	ldr	r3, [sp, #12]
 800713c:	2b00      	cmp	r3, #0
 800713e:	f300 80d1 	bgt.w	80072e4 <_dtoa_r+0x634>
 8007142:	f040 826f 	bne.w	8007624 <_dtoa_r+0x974>
 8007146:	4b65      	ldr	r3, [pc, #404]	; (80072dc <_dtoa_r+0x62c>)
 8007148:	2200      	movs	r2, #0
 800714a:	4640      	mov	r0, r8
 800714c:	4649      	mov	r1, r9
 800714e:	f7f9 fa5b 	bl	8000608 <__aeabi_dmul>
 8007152:	4652      	mov	r2, sl
 8007154:	465b      	mov	r3, fp
 8007156:	f7f9 fcdd 	bl	8000b14 <__aeabi_dcmpge>
 800715a:	9e03      	ldr	r6, [sp, #12]
 800715c:	4637      	mov	r7, r6
 800715e:	2800      	cmp	r0, #0
 8007160:	f040 8245 	bne.w	80075ee <_dtoa_r+0x93e>
 8007164:	9d01      	ldr	r5, [sp, #4]
 8007166:	2331      	movs	r3, #49	; 0x31
 8007168:	f805 3b01 	strb.w	r3, [r5], #1
 800716c:	9b00      	ldr	r3, [sp, #0]
 800716e:	3301      	adds	r3, #1
 8007170:	9300      	str	r3, [sp, #0]
 8007172:	e240      	b.n	80075f6 <_dtoa_r+0x946>
 8007174:	07f2      	lsls	r2, r6, #31
 8007176:	d505      	bpl.n	8007184 <_dtoa_r+0x4d4>
 8007178:	e9d7 2300 	ldrd	r2, r3, [r7]
 800717c:	f7f9 fa44 	bl	8000608 <__aeabi_dmul>
 8007180:	3501      	adds	r5, #1
 8007182:	2301      	movs	r3, #1
 8007184:	1076      	asrs	r6, r6, #1
 8007186:	3708      	adds	r7, #8
 8007188:	e777      	b.n	800707a <_dtoa_r+0x3ca>
 800718a:	2502      	movs	r5, #2
 800718c:	e779      	b.n	8007082 <_dtoa_r+0x3d2>
 800718e:	9f00      	ldr	r7, [sp, #0]
 8007190:	9e03      	ldr	r6, [sp, #12]
 8007192:	e794      	b.n	80070be <_dtoa_r+0x40e>
 8007194:	9901      	ldr	r1, [sp, #4]
 8007196:	4b4c      	ldr	r3, [pc, #304]	; (80072c8 <_dtoa_r+0x618>)
 8007198:	4431      	add	r1, r6
 800719a:	910d      	str	r1, [sp, #52]	; 0x34
 800719c:	9908      	ldr	r1, [sp, #32]
 800719e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80071a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80071a6:	2900      	cmp	r1, #0
 80071a8:	d043      	beq.n	8007232 <_dtoa_r+0x582>
 80071aa:	494d      	ldr	r1, [pc, #308]	; (80072e0 <_dtoa_r+0x630>)
 80071ac:	2000      	movs	r0, #0
 80071ae:	f7f9 fb55 	bl	800085c <__aeabi_ddiv>
 80071b2:	4652      	mov	r2, sl
 80071b4:	465b      	mov	r3, fp
 80071b6:	f7f9 f86f 	bl	8000298 <__aeabi_dsub>
 80071ba:	9d01      	ldr	r5, [sp, #4]
 80071bc:	4682      	mov	sl, r0
 80071be:	468b      	mov	fp, r1
 80071c0:	4649      	mov	r1, r9
 80071c2:	4640      	mov	r0, r8
 80071c4:	f7f9 fcd0 	bl	8000b68 <__aeabi_d2iz>
 80071c8:	4606      	mov	r6, r0
 80071ca:	f7f9 f9b3 	bl	8000534 <__aeabi_i2d>
 80071ce:	4602      	mov	r2, r0
 80071d0:	460b      	mov	r3, r1
 80071d2:	4640      	mov	r0, r8
 80071d4:	4649      	mov	r1, r9
 80071d6:	f7f9 f85f 	bl	8000298 <__aeabi_dsub>
 80071da:	3630      	adds	r6, #48	; 0x30
 80071dc:	f805 6b01 	strb.w	r6, [r5], #1
 80071e0:	4652      	mov	r2, sl
 80071e2:	465b      	mov	r3, fp
 80071e4:	4680      	mov	r8, r0
 80071e6:	4689      	mov	r9, r1
 80071e8:	f7f9 fc80 	bl	8000aec <__aeabi_dcmplt>
 80071ec:	2800      	cmp	r0, #0
 80071ee:	d163      	bne.n	80072b8 <_dtoa_r+0x608>
 80071f0:	4642      	mov	r2, r8
 80071f2:	464b      	mov	r3, r9
 80071f4:	4936      	ldr	r1, [pc, #216]	; (80072d0 <_dtoa_r+0x620>)
 80071f6:	2000      	movs	r0, #0
 80071f8:	f7f9 f84e 	bl	8000298 <__aeabi_dsub>
 80071fc:	4652      	mov	r2, sl
 80071fe:	465b      	mov	r3, fp
 8007200:	f7f9 fc74 	bl	8000aec <__aeabi_dcmplt>
 8007204:	2800      	cmp	r0, #0
 8007206:	f040 80b5 	bne.w	8007374 <_dtoa_r+0x6c4>
 800720a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800720c:	429d      	cmp	r5, r3
 800720e:	d081      	beq.n	8007114 <_dtoa_r+0x464>
 8007210:	4b30      	ldr	r3, [pc, #192]	; (80072d4 <_dtoa_r+0x624>)
 8007212:	2200      	movs	r2, #0
 8007214:	4650      	mov	r0, sl
 8007216:	4659      	mov	r1, fp
 8007218:	f7f9 f9f6 	bl	8000608 <__aeabi_dmul>
 800721c:	4b2d      	ldr	r3, [pc, #180]	; (80072d4 <_dtoa_r+0x624>)
 800721e:	4682      	mov	sl, r0
 8007220:	468b      	mov	fp, r1
 8007222:	4640      	mov	r0, r8
 8007224:	4649      	mov	r1, r9
 8007226:	2200      	movs	r2, #0
 8007228:	f7f9 f9ee 	bl	8000608 <__aeabi_dmul>
 800722c:	4680      	mov	r8, r0
 800722e:	4689      	mov	r9, r1
 8007230:	e7c6      	b.n	80071c0 <_dtoa_r+0x510>
 8007232:	4650      	mov	r0, sl
 8007234:	4659      	mov	r1, fp
 8007236:	f7f9 f9e7 	bl	8000608 <__aeabi_dmul>
 800723a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800723c:	9d01      	ldr	r5, [sp, #4]
 800723e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007240:	4682      	mov	sl, r0
 8007242:	468b      	mov	fp, r1
 8007244:	4649      	mov	r1, r9
 8007246:	4640      	mov	r0, r8
 8007248:	f7f9 fc8e 	bl	8000b68 <__aeabi_d2iz>
 800724c:	4606      	mov	r6, r0
 800724e:	f7f9 f971 	bl	8000534 <__aeabi_i2d>
 8007252:	3630      	adds	r6, #48	; 0x30
 8007254:	4602      	mov	r2, r0
 8007256:	460b      	mov	r3, r1
 8007258:	4640      	mov	r0, r8
 800725a:	4649      	mov	r1, r9
 800725c:	f7f9 f81c 	bl	8000298 <__aeabi_dsub>
 8007260:	f805 6b01 	strb.w	r6, [r5], #1
 8007264:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007266:	429d      	cmp	r5, r3
 8007268:	4680      	mov	r8, r0
 800726a:	4689      	mov	r9, r1
 800726c:	f04f 0200 	mov.w	r2, #0
 8007270:	d124      	bne.n	80072bc <_dtoa_r+0x60c>
 8007272:	4b1b      	ldr	r3, [pc, #108]	; (80072e0 <_dtoa_r+0x630>)
 8007274:	4650      	mov	r0, sl
 8007276:	4659      	mov	r1, fp
 8007278:	f7f9 f810 	bl	800029c <__adddf3>
 800727c:	4602      	mov	r2, r0
 800727e:	460b      	mov	r3, r1
 8007280:	4640      	mov	r0, r8
 8007282:	4649      	mov	r1, r9
 8007284:	f7f9 fc50 	bl	8000b28 <__aeabi_dcmpgt>
 8007288:	2800      	cmp	r0, #0
 800728a:	d173      	bne.n	8007374 <_dtoa_r+0x6c4>
 800728c:	4652      	mov	r2, sl
 800728e:	465b      	mov	r3, fp
 8007290:	4913      	ldr	r1, [pc, #76]	; (80072e0 <_dtoa_r+0x630>)
 8007292:	2000      	movs	r0, #0
 8007294:	f7f9 f800 	bl	8000298 <__aeabi_dsub>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	4640      	mov	r0, r8
 800729e:	4649      	mov	r1, r9
 80072a0:	f7f9 fc24 	bl	8000aec <__aeabi_dcmplt>
 80072a4:	2800      	cmp	r0, #0
 80072a6:	f43f af35 	beq.w	8007114 <_dtoa_r+0x464>
 80072aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80072ac:	1e6b      	subs	r3, r5, #1
 80072ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80072b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80072b4:	2b30      	cmp	r3, #48	; 0x30
 80072b6:	d0f8      	beq.n	80072aa <_dtoa_r+0x5fa>
 80072b8:	9700      	str	r7, [sp, #0]
 80072ba:	e049      	b.n	8007350 <_dtoa_r+0x6a0>
 80072bc:	4b05      	ldr	r3, [pc, #20]	; (80072d4 <_dtoa_r+0x624>)
 80072be:	f7f9 f9a3 	bl	8000608 <__aeabi_dmul>
 80072c2:	4680      	mov	r8, r0
 80072c4:	4689      	mov	r9, r1
 80072c6:	e7bd      	b.n	8007244 <_dtoa_r+0x594>
 80072c8:	0800a428 	.word	0x0800a428
 80072cc:	0800a400 	.word	0x0800a400
 80072d0:	3ff00000 	.word	0x3ff00000
 80072d4:	40240000 	.word	0x40240000
 80072d8:	401c0000 	.word	0x401c0000
 80072dc:	40140000 	.word	0x40140000
 80072e0:	3fe00000 	.word	0x3fe00000
 80072e4:	9d01      	ldr	r5, [sp, #4]
 80072e6:	4656      	mov	r6, sl
 80072e8:	465f      	mov	r7, fp
 80072ea:	4642      	mov	r2, r8
 80072ec:	464b      	mov	r3, r9
 80072ee:	4630      	mov	r0, r6
 80072f0:	4639      	mov	r1, r7
 80072f2:	f7f9 fab3 	bl	800085c <__aeabi_ddiv>
 80072f6:	f7f9 fc37 	bl	8000b68 <__aeabi_d2iz>
 80072fa:	4682      	mov	sl, r0
 80072fc:	f7f9 f91a 	bl	8000534 <__aeabi_i2d>
 8007300:	4642      	mov	r2, r8
 8007302:	464b      	mov	r3, r9
 8007304:	f7f9 f980 	bl	8000608 <__aeabi_dmul>
 8007308:	4602      	mov	r2, r0
 800730a:	460b      	mov	r3, r1
 800730c:	4630      	mov	r0, r6
 800730e:	4639      	mov	r1, r7
 8007310:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007314:	f7f8 ffc0 	bl	8000298 <__aeabi_dsub>
 8007318:	f805 6b01 	strb.w	r6, [r5], #1
 800731c:	9e01      	ldr	r6, [sp, #4]
 800731e:	9f03      	ldr	r7, [sp, #12]
 8007320:	1bae      	subs	r6, r5, r6
 8007322:	42b7      	cmp	r7, r6
 8007324:	4602      	mov	r2, r0
 8007326:	460b      	mov	r3, r1
 8007328:	d135      	bne.n	8007396 <_dtoa_r+0x6e6>
 800732a:	f7f8 ffb7 	bl	800029c <__adddf3>
 800732e:	4642      	mov	r2, r8
 8007330:	464b      	mov	r3, r9
 8007332:	4606      	mov	r6, r0
 8007334:	460f      	mov	r7, r1
 8007336:	f7f9 fbf7 	bl	8000b28 <__aeabi_dcmpgt>
 800733a:	b9d0      	cbnz	r0, 8007372 <_dtoa_r+0x6c2>
 800733c:	4642      	mov	r2, r8
 800733e:	464b      	mov	r3, r9
 8007340:	4630      	mov	r0, r6
 8007342:	4639      	mov	r1, r7
 8007344:	f7f9 fbc8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007348:	b110      	cbz	r0, 8007350 <_dtoa_r+0x6a0>
 800734a:	f01a 0f01 	tst.w	sl, #1
 800734e:	d110      	bne.n	8007372 <_dtoa_r+0x6c2>
 8007350:	4620      	mov	r0, r4
 8007352:	ee18 1a10 	vmov	r1, s16
 8007356:	f000 fe75 	bl	8008044 <_Bfree>
 800735a:	2300      	movs	r3, #0
 800735c:	9800      	ldr	r0, [sp, #0]
 800735e:	702b      	strb	r3, [r5, #0]
 8007360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007362:	3001      	adds	r0, #1
 8007364:	6018      	str	r0, [r3, #0]
 8007366:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007368:	2b00      	cmp	r3, #0
 800736a:	f43f acf1 	beq.w	8006d50 <_dtoa_r+0xa0>
 800736e:	601d      	str	r5, [r3, #0]
 8007370:	e4ee      	b.n	8006d50 <_dtoa_r+0xa0>
 8007372:	9f00      	ldr	r7, [sp, #0]
 8007374:	462b      	mov	r3, r5
 8007376:	461d      	mov	r5, r3
 8007378:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800737c:	2a39      	cmp	r2, #57	; 0x39
 800737e:	d106      	bne.n	800738e <_dtoa_r+0x6de>
 8007380:	9a01      	ldr	r2, [sp, #4]
 8007382:	429a      	cmp	r2, r3
 8007384:	d1f7      	bne.n	8007376 <_dtoa_r+0x6c6>
 8007386:	9901      	ldr	r1, [sp, #4]
 8007388:	2230      	movs	r2, #48	; 0x30
 800738a:	3701      	adds	r7, #1
 800738c:	700a      	strb	r2, [r1, #0]
 800738e:	781a      	ldrb	r2, [r3, #0]
 8007390:	3201      	adds	r2, #1
 8007392:	701a      	strb	r2, [r3, #0]
 8007394:	e790      	b.n	80072b8 <_dtoa_r+0x608>
 8007396:	4ba6      	ldr	r3, [pc, #664]	; (8007630 <_dtoa_r+0x980>)
 8007398:	2200      	movs	r2, #0
 800739a:	f7f9 f935 	bl	8000608 <__aeabi_dmul>
 800739e:	2200      	movs	r2, #0
 80073a0:	2300      	movs	r3, #0
 80073a2:	4606      	mov	r6, r0
 80073a4:	460f      	mov	r7, r1
 80073a6:	f7f9 fb97 	bl	8000ad8 <__aeabi_dcmpeq>
 80073aa:	2800      	cmp	r0, #0
 80073ac:	d09d      	beq.n	80072ea <_dtoa_r+0x63a>
 80073ae:	e7cf      	b.n	8007350 <_dtoa_r+0x6a0>
 80073b0:	9a08      	ldr	r2, [sp, #32]
 80073b2:	2a00      	cmp	r2, #0
 80073b4:	f000 80d7 	beq.w	8007566 <_dtoa_r+0x8b6>
 80073b8:	9a06      	ldr	r2, [sp, #24]
 80073ba:	2a01      	cmp	r2, #1
 80073bc:	f300 80ba 	bgt.w	8007534 <_dtoa_r+0x884>
 80073c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80073c2:	2a00      	cmp	r2, #0
 80073c4:	f000 80b2 	beq.w	800752c <_dtoa_r+0x87c>
 80073c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80073cc:	9e07      	ldr	r6, [sp, #28]
 80073ce:	9d04      	ldr	r5, [sp, #16]
 80073d0:	9a04      	ldr	r2, [sp, #16]
 80073d2:	441a      	add	r2, r3
 80073d4:	9204      	str	r2, [sp, #16]
 80073d6:	9a05      	ldr	r2, [sp, #20]
 80073d8:	2101      	movs	r1, #1
 80073da:	441a      	add	r2, r3
 80073dc:	4620      	mov	r0, r4
 80073de:	9205      	str	r2, [sp, #20]
 80073e0:	f000 ff32 	bl	8008248 <__i2b>
 80073e4:	4607      	mov	r7, r0
 80073e6:	2d00      	cmp	r5, #0
 80073e8:	dd0c      	ble.n	8007404 <_dtoa_r+0x754>
 80073ea:	9b05      	ldr	r3, [sp, #20]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	dd09      	ble.n	8007404 <_dtoa_r+0x754>
 80073f0:	42ab      	cmp	r3, r5
 80073f2:	9a04      	ldr	r2, [sp, #16]
 80073f4:	bfa8      	it	ge
 80073f6:	462b      	movge	r3, r5
 80073f8:	1ad2      	subs	r2, r2, r3
 80073fa:	9204      	str	r2, [sp, #16]
 80073fc:	9a05      	ldr	r2, [sp, #20]
 80073fe:	1aed      	subs	r5, r5, r3
 8007400:	1ad3      	subs	r3, r2, r3
 8007402:	9305      	str	r3, [sp, #20]
 8007404:	9b07      	ldr	r3, [sp, #28]
 8007406:	b31b      	cbz	r3, 8007450 <_dtoa_r+0x7a0>
 8007408:	9b08      	ldr	r3, [sp, #32]
 800740a:	2b00      	cmp	r3, #0
 800740c:	f000 80af 	beq.w	800756e <_dtoa_r+0x8be>
 8007410:	2e00      	cmp	r6, #0
 8007412:	dd13      	ble.n	800743c <_dtoa_r+0x78c>
 8007414:	4639      	mov	r1, r7
 8007416:	4632      	mov	r2, r6
 8007418:	4620      	mov	r0, r4
 800741a:	f000 ffd5 	bl	80083c8 <__pow5mult>
 800741e:	ee18 2a10 	vmov	r2, s16
 8007422:	4601      	mov	r1, r0
 8007424:	4607      	mov	r7, r0
 8007426:	4620      	mov	r0, r4
 8007428:	f000 ff24 	bl	8008274 <__multiply>
 800742c:	ee18 1a10 	vmov	r1, s16
 8007430:	4680      	mov	r8, r0
 8007432:	4620      	mov	r0, r4
 8007434:	f000 fe06 	bl	8008044 <_Bfree>
 8007438:	ee08 8a10 	vmov	s16, r8
 800743c:	9b07      	ldr	r3, [sp, #28]
 800743e:	1b9a      	subs	r2, r3, r6
 8007440:	d006      	beq.n	8007450 <_dtoa_r+0x7a0>
 8007442:	ee18 1a10 	vmov	r1, s16
 8007446:	4620      	mov	r0, r4
 8007448:	f000 ffbe 	bl	80083c8 <__pow5mult>
 800744c:	ee08 0a10 	vmov	s16, r0
 8007450:	2101      	movs	r1, #1
 8007452:	4620      	mov	r0, r4
 8007454:	f000 fef8 	bl	8008248 <__i2b>
 8007458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800745a:	2b00      	cmp	r3, #0
 800745c:	4606      	mov	r6, r0
 800745e:	f340 8088 	ble.w	8007572 <_dtoa_r+0x8c2>
 8007462:	461a      	mov	r2, r3
 8007464:	4601      	mov	r1, r0
 8007466:	4620      	mov	r0, r4
 8007468:	f000 ffae 	bl	80083c8 <__pow5mult>
 800746c:	9b06      	ldr	r3, [sp, #24]
 800746e:	2b01      	cmp	r3, #1
 8007470:	4606      	mov	r6, r0
 8007472:	f340 8081 	ble.w	8007578 <_dtoa_r+0x8c8>
 8007476:	f04f 0800 	mov.w	r8, #0
 800747a:	6933      	ldr	r3, [r6, #16]
 800747c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007480:	6918      	ldr	r0, [r3, #16]
 8007482:	f000 fe91 	bl	80081a8 <__hi0bits>
 8007486:	f1c0 0020 	rsb	r0, r0, #32
 800748a:	9b05      	ldr	r3, [sp, #20]
 800748c:	4418      	add	r0, r3
 800748e:	f010 001f 	ands.w	r0, r0, #31
 8007492:	f000 8092 	beq.w	80075ba <_dtoa_r+0x90a>
 8007496:	f1c0 0320 	rsb	r3, r0, #32
 800749a:	2b04      	cmp	r3, #4
 800749c:	f340 808a 	ble.w	80075b4 <_dtoa_r+0x904>
 80074a0:	f1c0 001c 	rsb	r0, r0, #28
 80074a4:	9b04      	ldr	r3, [sp, #16]
 80074a6:	4403      	add	r3, r0
 80074a8:	9304      	str	r3, [sp, #16]
 80074aa:	9b05      	ldr	r3, [sp, #20]
 80074ac:	4403      	add	r3, r0
 80074ae:	4405      	add	r5, r0
 80074b0:	9305      	str	r3, [sp, #20]
 80074b2:	9b04      	ldr	r3, [sp, #16]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	dd07      	ble.n	80074c8 <_dtoa_r+0x818>
 80074b8:	ee18 1a10 	vmov	r1, s16
 80074bc:	461a      	mov	r2, r3
 80074be:	4620      	mov	r0, r4
 80074c0:	f000 ffdc 	bl	800847c <__lshift>
 80074c4:	ee08 0a10 	vmov	s16, r0
 80074c8:	9b05      	ldr	r3, [sp, #20]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	dd05      	ble.n	80074da <_dtoa_r+0x82a>
 80074ce:	4631      	mov	r1, r6
 80074d0:	461a      	mov	r2, r3
 80074d2:	4620      	mov	r0, r4
 80074d4:	f000 ffd2 	bl	800847c <__lshift>
 80074d8:	4606      	mov	r6, r0
 80074da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d06e      	beq.n	80075be <_dtoa_r+0x90e>
 80074e0:	ee18 0a10 	vmov	r0, s16
 80074e4:	4631      	mov	r1, r6
 80074e6:	f001 f839 	bl	800855c <__mcmp>
 80074ea:	2800      	cmp	r0, #0
 80074ec:	da67      	bge.n	80075be <_dtoa_r+0x90e>
 80074ee:	9b00      	ldr	r3, [sp, #0]
 80074f0:	3b01      	subs	r3, #1
 80074f2:	ee18 1a10 	vmov	r1, s16
 80074f6:	9300      	str	r3, [sp, #0]
 80074f8:	220a      	movs	r2, #10
 80074fa:	2300      	movs	r3, #0
 80074fc:	4620      	mov	r0, r4
 80074fe:	f000 fdc3 	bl	8008088 <__multadd>
 8007502:	9b08      	ldr	r3, [sp, #32]
 8007504:	ee08 0a10 	vmov	s16, r0
 8007508:	2b00      	cmp	r3, #0
 800750a:	f000 81b1 	beq.w	8007870 <_dtoa_r+0xbc0>
 800750e:	2300      	movs	r3, #0
 8007510:	4639      	mov	r1, r7
 8007512:	220a      	movs	r2, #10
 8007514:	4620      	mov	r0, r4
 8007516:	f000 fdb7 	bl	8008088 <__multadd>
 800751a:	9b02      	ldr	r3, [sp, #8]
 800751c:	2b00      	cmp	r3, #0
 800751e:	4607      	mov	r7, r0
 8007520:	f300 808e 	bgt.w	8007640 <_dtoa_r+0x990>
 8007524:	9b06      	ldr	r3, [sp, #24]
 8007526:	2b02      	cmp	r3, #2
 8007528:	dc51      	bgt.n	80075ce <_dtoa_r+0x91e>
 800752a:	e089      	b.n	8007640 <_dtoa_r+0x990>
 800752c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800752e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007532:	e74b      	b.n	80073cc <_dtoa_r+0x71c>
 8007534:	9b03      	ldr	r3, [sp, #12]
 8007536:	1e5e      	subs	r6, r3, #1
 8007538:	9b07      	ldr	r3, [sp, #28]
 800753a:	42b3      	cmp	r3, r6
 800753c:	bfbf      	itttt	lt
 800753e:	9b07      	ldrlt	r3, [sp, #28]
 8007540:	9607      	strlt	r6, [sp, #28]
 8007542:	1af2      	sublt	r2, r6, r3
 8007544:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007546:	bfb6      	itet	lt
 8007548:	189b      	addlt	r3, r3, r2
 800754a:	1b9e      	subge	r6, r3, r6
 800754c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800754e:	9b03      	ldr	r3, [sp, #12]
 8007550:	bfb8      	it	lt
 8007552:	2600      	movlt	r6, #0
 8007554:	2b00      	cmp	r3, #0
 8007556:	bfb7      	itett	lt
 8007558:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800755c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007560:	1a9d      	sublt	r5, r3, r2
 8007562:	2300      	movlt	r3, #0
 8007564:	e734      	b.n	80073d0 <_dtoa_r+0x720>
 8007566:	9e07      	ldr	r6, [sp, #28]
 8007568:	9d04      	ldr	r5, [sp, #16]
 800756a:	9f08      	ldr	r7, [sp, #32]
 800756c:	e73b      	b.n	80073e6 <_dtoa_r+0x736>
 800756e:	9a07      	ldr	r2, [sp, #28]
 8007570:	e767      	b.n	8007442 <_dtoa_r+0x792>
 8007572:	9b06      	ldr	r3, [sp, #24]
 8007574:	2b01      	cmp	r3, #1
 8007576:	dc18      	bgt.n	80075aa <_dtoa_r+0x8fa>
 8007578:	f1ba 0f00 	cmp.w	sl, #0
 800757c:	d115      	bne.n	80075aa <_dtoa_r+0x8fa>
 800757e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007582:	b993      	cbnz	r3, 80075aa <_dtoa_r+0x8fa>
 8007584:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007588:	0d1b      	lsrs	r3, r3, #20
 800758a:	051b      	lsls	r3, r3, #20
 800758c:	b183      	cbz	r3, 80075b0 <_dtoa_r+0x900>
 800758e:	9b04      	ldr	r3, [sp, #16]
 8007590:	3301      	adds	r3, #1
 8007592:	9304      	str	r3, [sp, #16]
 8007594:	9b05      	ldr	r3, [sp, #20]
 8007596:	3301      	adds	r3, #1
 8007598:	9305      	str	r3, [sp, #20]
 800759a:	f04f 0801 	mov.w	r8, #1
 800759e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	f47f af6a 	bne.w	800747a <_dtoa_r+0x7ca>
 80075a6:	2001      	movs	r0, #1
 80075a8:	e76f      	b.n	800748a <_dtoa_r+0x7da>
 80075aa:	f04f 0800 	mov.w	r8, #0
 80075ae:	e7f6      	b.n	800759e <_dtoa_r+0x8ee>
 80075b0:	4698      	mov	r8, r3
 80075b2:	e7f4      	b.n	800759e <_dtoa_r+0x8ee>
 80075b4:	f43f af7d 	beq.w	80074b2 <_dtoa_r+0x802>
 80075b8:	4618      	mov	r0, r3
 80075ba:	301c      	adds	r0, #28
 80075bc:	e772      	b.n	80074a4 <_dtoa_r+0x7f4>
 80075be:	9b03      	ldr	r3, [sp, #12]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	dc37      	bgt.n	8007634 <_dtoa_r+0x984>
 80075c4:	9b06      	ldr	r3, [sp, #24]
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	dd34      	ble.n	8007634 <_dtoa_r+0x984>
 80075ca:	9b03      	ldr	r3, [sp, #12]
 80075cc:	9302      	str	r3, [sp, #8]
 80075ce:	9b02      	ldr	r3, [sp, #8]
 80075d0:	b96b      	cbnz	r3, 80075ee <_dtoa_r+0x93e>
 80075d2:	4631      	mov	r1, r6
 80075d4:	2205      	movs	r2, #5
 80075d6:	4620      	mov	r0, r4
 80075d8:	f000 fd56 	bl	8008088 <__multadd>
 80075dc:	4601      	mov	r1, r0
 80075de:	4606      	mov	r6, r0
 80075e0:	ee18 0a10 	vmov	r0, s16
 80075e4:	f000 ffba 	bl	800855c <__mcmp>
 80075e8:	2800      	cmp	r0, #0
 80075ea:	f73f adbb 	bgt.w	8007164 <_dtoa_r+0x4b4>
 80075ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075f0:	9d01      	ldr	r5, [sp, #4]
 80075f2:	43db      	mvns	r3, r3
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	f04f 0800 	mov.w	r8, #0
 80075fa:	4631      	mov	r1, r6
 80075fc:	4620      	mov	r0, r4
 80075fe:	f000 fd21 	bl	8008044 <_Bfree>
 8007602:	2f00      	cmp	r7, #0
 8007604:	f43f aea4 	beq.w	8007350 <_dtoa_r+0x6a0>
 8007608:	f1b8 0f00 	cmp.w	r8, #0
 800760c:	d005      	beq.n	800761a <_dtoa_r+0x96a>
 800760e:	45b8      	cmp	r8, r7
 8007610:	d003      	beq.n	800761a <_dtoa_r+0x96a>
 8007612:	4641      	mov	r1, r8
 8007614:	4620      	mov	r0, r4
 8007616:	f000 fd15 	bl	8008044 <_Bfree>
 800761a:	4639      	mov	r1, r7
 800761c:	4620      	mov	r0, r4
 800761e:	f000 fd11 	bl	8008044 <_Bfree>
 8007622:	e695      	b.n	8007350 <_dtoa_r+0x6a0>
 8007624:	2600      	movs	r6, #0
 8007626:	4637      	mov	r7, r6
 8007628:	e7e1      	b.n	80075ee <_dtoa_r+0x93e>
 800762a:	9700      	str	r7, [sp, #0]
 800762c:	4637      	mov	r7, r6
 800762e:	e599      	b.n	8007164 <_dtoa_r+0x4b4>
 8007630:	40240000 	.word	0x40240000
 8007634:	9b08      	ldr	r3, [sp, #32]
 8007636:	2b00      	cmp	r3, #0
 8007638:	f000 80ca 	beq.w	80077d0 <_dtoa_r+0xb20>
 800763c:	9b03      	ldr	r3, [sp, #12]
 800763e:	9302      	str	r3, [sp, #8]
 8007640:	2d00      	cmp	r5, #0
 8007642:	dd05      	ble.n	8007650 <_dtoa_r+0x9a0>
 8007644:	4639      	mov	r1, r7
 8007646:	462a      	mov	r2, r5
 8007648:	4620      	mov	r0, r4
 800764a:	f000 ff17 	bl	800847c <__lshift>
 800764e:	4607      	mov	r7, r0
 8007650:	f1b8 0f00 	cmp.w	r8, #0
 8007654:	d05b      	beq.n	800770e <_dtoa_r+0xa5e>
 8007656:	6879      	ldr	r1, [r7, #4]
 8007658:	4620      	mov	r0, r4
 800765a:	f000 fcb3 	bl	8007fc4 <_Balloc>
 800765e:	4605      	mov	r5, r0
 8007660:	b928      	cbnz	r0, 800766e <_dtoa_r+0x9be>
 8007662:	4b87      	ldr	r3, [pc, #540]	; (8007880 <_dtoa_r+0xbd0>)
 8007664:	4602      	mov	r2, r0
 8007666:	f240 21ea 	movw	r1, #746	; 0x2ea
 800766a:	f7ff bb3b 	b.w	8006ce4 <_dtoa_r+0x34>
 800766e:	693a      	ldr	r2, [r7, #16]
 8007670:	3202      	adds	r2, #2
 8007672:	0092      	lsls	r2, r2, #2
 8007674:	f107 010c 	add.w	r1, r7, #12
 8007678:	300c      	adds	r0, #12
 800767a:	f000 fc95 	bl	8007fa8 <memcpy>
 800767e:	2201      	movs	r2, #1
 8007680:	4629      	mov	r1, r5
 8007682:	4620      	mov	r0, r4
 8007684:	f000 fefa 	bl	800847c <__lshift>
 8007688:	9b01      	ldr	r3, [sp, #4]
 800768a:	f103 0901 	add.w	r9, r3, #1
 800768e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007692:	4413      	add	r3, r2
 8007694:	9305      	str	r3, [sp, #20]
 8007696:	f00a 0301 	and.w	r3, sl, #1
 800769a:	46b8      	mov	r8, r7
 800769c:	9304      	str	r3, [sp, #16]
 800769e:	4607      	mov	r7, r0
 80076a0:	4631      	mov	r1, r6
 80076a2:	ee18 0a10 	vmov	r0, s16
 80076a6:	f7ff fa77 	bl	8006b98 <quorem>
 80076aa:	4641      	mov	r1, r8
 80076ac:	9002      	str	r0, [sp, #8]
 80076ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80076b2:	ee18 0a10 	vmov	r0, s16
 80076b6:	f000 ff51 	bl	800855c <__mcmp>
 80076ba:	463a      	mov	r2, r7
 80076bc:	9003      	str	r0, [sp, #12]
 80076be:	4631      	mov	r1, r6
 80076c0:	4620      	mov	r0, r4
 80076c2:	f000 ff67 	bl	8008594 <__mdiff>
 80076c6:	68c2      	ldr	r2, [r0, #12]
 80076c8:	f109 3bff 	add.w	fp, r9, #4294967295
 80076cc:	4605      	mov	r5, r0
 80076ce:	bb02      	cbnz	r2, 8007712 <_dtoa_r+0xa62>
 80076d0:	4601      	mov	r1, r0
 80076d2:	ee18 0a10 	vmov	r0, s16
 80076d6:	f000 ff41 	bl	800855c <__mcmp>
 80076da:	4602      	mov	r2, r0
 80076dc:	4629      	mov	r1, r5
 80076de:	4620      	mov	r0, r4
 80076e0:	9207      	str	r2, [sp, #28]
 80076e2:	f000 fcaf 	bl	8008044 <_Bfree>
 80076e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80076ea:	ea43 0102 	orr.w	r1, r3, r2
 80076ee:	9b04      	ldr	r3, [sp, #16]
 80076f0:	430b      	orrs	r3, r1
 80076f2:	464d      	mov	r5, r9
 80076f4:	d10f      	bne.n	8007716 <_dtoa_r+0xa66>
 80076f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80076fa:	d02a      	beq.n	8007752 <_dtoa_r+0xaa2>
 80076fc:	9b03      	ldr	r3, [sp, #12]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	dd02      	ble.n	8007708 <_dtoa_r+0xa58>
 8007702:	9b02      	ldr	r3, [sp, #8]
 8007704:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007708:	f88b a000 	strb.w	sl, [fp]
 800770c:	e775      	b.n	80075fa <_dtoa_r+0x94a>
 800770e:	4638      	mov	r0, r7
 8007710:	e7ba      	b.n	8007688 <_dtoa_r+0x9d8>
 8007712:	2201      	movs	r2, #1
 8007714:	e7e2      	b.n	80076dc <_dtoa_r+0xa2c>
 8007716:	9b03      	ldr	r3, [sp, #12]
 8007718:	2b00      	cmp	r3, #0
 800771a:	db04      	blt.n	8007726 <_dtoa_r+0xa76>
 800771c:	9906      	ldr	r1, [sp, #24]
 800771e:	430b      	orrs	r3, r1
 8007720:	9904      	ldr	r1, [sp, #16]
 8007722:	430b      	orrs	r3, r1
 8007724:	d122      	bne.n	800776c <_dtoa_r+0xabc>
 8007726:	2a00      	cmp	r2, #0
 8007728:	ddee      	ble.n	8007708 <_dtoa_r+0xa58>
 800772a:	ee18 1a10 	vmov	r1, s16
 800772e:	2201      	movs	r2, #1
 8007730:	4620      	mov	r0, r4
 8007732:	f000 fea3 	bl	800847c <__lshift>
 8007736:	4631      	mov	r1, r6
 8007738:	ee08 0a10 	vmov	s16, r0
 800773c:	f000 ff0e 	bl	800855c <__mcmp>
 8007740:	2800      	cmp	r0, #0
 8007742:	dc03      	bgt.n	800774c <_dtoa_r+0xa9c>
 8007744:	d1e0      	bne.n	8007708 <_dtoa_r+0xa58>
 8007746:	f01a 0f01 	tst.w	sl, #1
 800774a:	d0dd      	beq.n	8007708 <_dtoa_r+0xa58>
 800774c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007750:	d1d7      	bne.n	8007702 <_dtoa_r+0xa52>
 8007752:	2339      	movs	r3, #57	; 0x39
 8007754:	f88b 3000 	strb.w	r3, [fp]
 8007758:	462b      	mov	r3, r5
 800775a:	461d      	mov	r5, r3
 800775c:	3b01      	subs	r3, #1
 800775e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007762:	2a39      	cmp	r2, #57	; 0x39
 8007764:	d071      	beq.n	800784a <_dtoa_r+0xb9a>
 8007766:	3201      	adds	r2, #1
 8007768:	701a      	strb	r2, [r3, #0]
 800776a:	e746      	b.n	80075fa <_dtoa_r+0x94a>
 800776c:	2a00      	cmp	r2, #0
 800776e:	dd07      	ble.n	8007780 <_dtoa_r+0xad0>
 8007770:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007774:	d0ed      	beq.n	8007752 <_dtoa_r+0xaa2>
 8007776:	f10a 0301 	add.w	r3, sl, #1
 800777a:	f88b 3000 	strb.w	r3, [fp]
 800777e:	e73c      	b.n	80075fa <_dtoa_r+0x94a>
 8007780:	9b05      	ldr	r3, [sp, #20]
 8007782:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007786:	4599      	cmp	r9, r3
 8007788:	d047      	beq.n	800781a <_dtoa_r+0xb6a>
 800778a:	ee18 1a10 	vmov	r1, s16
 800778e:	2300      	movs	r3, #0
 8007790:	220a      	movs	r2, #10
 8007792:	4620      	mov	r0, r4
 8007794:	f000 fc78 	bl	8008088 <__multadd>
 8007798:	45b8      	cmp	r8, r7
 800779a:	ee08 0a10 	vmov	s16, r0
 800779e:	f04f 0300 	mov.w	r3, #0
 80077a2:	f04f 020a 	mov.w	r2, #10
 80077a6:	4641      	mov	r1, r8
 80077a8:	4620      	mov	r0, r4
 80077aa:	d106      	bne.n	80077ba <_dtoa_r+0xb0a>
 80077ac:	f000 fc6c 	bl	8008088 <__multadd>
 80077b0:	4680      	mov	r8, r0
 80077b2:	4607      	mov	r7, r0
 80077b4:	f109 0901 	add.w	r9, r9, #1
 80077b8:	e772      	b.n	80076a0 <_dtoa_r+0x9f0>
 80077ba:	f000 fc65 	bl	8008088 <__multadd>
 80077be:	4639      	mov	r1, r7
 80077c0:	4680      	mov	r8, r0
 80077c2:	2300      	movs	r3, #0
 80077c4:	220a      	movs	r2, #10
 80077c6:	4620      	mov	r0, r4
 80077c8:	f000 fc5e 	bl	8008088 <__multadd>
 80077cc:	4607      	mov	r7, r0
 80077ce:	e7f1      	b.n	80077b4 <_dtoa_r+0xb04>
 80077d0:	9b03      	ldr	r3, [sp, #12]
 80077d2:	9302      	str	r3, [sp, #8]
 80077d4:	9d01      	ldr	r5, [sp, #4]
 80077d6:	ee18 0a10 	vmov	r0, s16
 80077da:	4631      	mov	r1, r6
 80077dc:	f7ff f9dc 	bl	8006b98 <quorem>
 80077e0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80077e4:	9b01      	ldr	r3, [sp, #4]
 80077e6:	f805 ab01 	strb.w	sl, [r5], #1
 80077ea:	1aea      	subs	r2, r5, r3
 80077ec:	9b02      	ldr	r3, [sp, #8]
 80077ee:	4293      	cmp	r3, r2
 80077f0:	dd09      	ble.n	8007806 <_dtoa_r+0xb56>
 80077f2:	ee18 1a10 	vmov	r1, s16
 80077f6:	2300      	movs	r3, #0
 80077f8:	220a      	movs	r2, #10
 80077fa:	4620      	mov	r0, r4
 80077fc:	f000 fc44 	bl	8008088 <__multadd>
 8007800:	ee08 0a10 	vmov	s16, r0
 8007804:	e7e7      	b.n	80077d6 <_dtoa_r+0xb26>
 8007806:	9b02      	ldr	r3, [sp, #8]
 8007808:	2b00      	cmp	r3, #0
 800780a:	bfc8      	it	gt
 800780c:	461d      	movgt	r5, r3
 800780e:	9b01      	ldr	r3, [sp, #4]
 8007810:	bfd8      	it	le
 8007812:	2501      	movle	r5, #1
 8007814:	441d      	add	r5, r3
 8007816:	f04f 0800 	mov.w	r8, #0
 800781a:	ee18 1a10 	vmov	r1, s16
 800781e:	2201      	movs	r2, #1
 8007820:	4620      	mov	r0, r4
 8007822:	f000 fe2b 	bl	800847c <__lshift>
 8007826:	4631      	mov	r1, r6
 8007828:	ee08 0a10 	vmov	s16, r0
 800782c:	f000 fe96 	bl	800855c <__mcmp>
 8007830:	2800      	cmp	r0, #0
 8007832:	dc91      	bgt.n	8007758 <_dtoa_r+0xaa8>
 8007834:	d102      	bne.n	800783c <_dtoa_r+0xb8c>
 8007836:	f01a 0f01 	tst.w	sl, #1
 800783a:	d18d      	bne.n	8007758 <_dtoa_r+0xaa8>
 800783c:	462b      	mov	r3, r5
 800783e:	461d      	mov	r5, r3
 8007840:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007844:	2a30      	cmp	r2, #48	; 0x30
 8007846:	d0fa      	beq.n	800783e <_dtoa_r+0xb8e>
 8007848:	e6d7      	b.n	80075fa <_dtoa_r+0x94a>
 800784a:	9a01      	ldr	r2, [sp, #4]
 800784c:	429a      	cmp	r2, r3
 800784e:	d184      	bne.n	800775a <_dtoa_r+0xaaa>
 8007850:	9b00      	ldr	r3, [sp, #0]
 8007852:	3301      	adds	r3, #1
 8007854:	9300      	str	r3, [sp, #0]
 8007856:	2331      	movs	r3, #49	; 0x31
 8007858:	7013      	strb	r3, [r2, #0]
 800785a:	e6ce      	b.n	80075fa <_dtoa_r+0x94a>
 800785c:	4b09      	ldr	r3, [pc, #36]	; (8007884 <_dtoa_r+0xbd4>)
 800785e:	f7ff ba95 	b.w	8006d8c <_dtoa_r+0xdc>
 8007862:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007864:	2b00      	cmp	r3, #0
 8007866:	f47f aa6e 	bne.w	8006d46 <_dtoa_r+0x96>
 800786a:	4b07      	ldr	r3, [pc, #28]	; (8007888 <_dtoa_r+0xbd8>)
 800786c:	f7ff ba8e 	b.w	8006d8c <_dtoa_r+0xdc>
 8007870:	9b02      	ldr	r3, [sp, #8]
 8007872:	2b00      	cmp	r3, #0
 8007874:	dcae      	bgt.n	80077d4 <_dtoa_r+0xb24>
 8007876:	9b06      	ldr	r3, [sp, #24]
 8007878:	2b02      	cmp	r3, #2
 800787a:	f73f aea8 	bgt.w	80075ce <_dtoa_r+0x91e>
 800787e:	e7a9      	b.n	80077d4 <_dtoa_r+0xb24>
 8007880:	0800a318 	.word	0x0800a318
 8007884:	0800a118 	.word	0x0800a118
 8007888:	0800a299 	.word	0x0800a299

0800788c <rshift>:
 800788c:	6903      	ldr	r3, [r0, #16]
 800788e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007892:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007896:	ea4f 1261 	mov.w	r2, r1, asr #5
 800789a:	f100 0414 	add.w	r4, r0, #20
 800789e:	dd45      	ble.n	800792c <rshift+0xa0>
 80078a0:	f011 011f 	ands.w	r1, r1, #31
 80078a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80078a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80078ac:	d10c      	bne.n	80078c8 <rshift+0x3c>
 80078ae:	f100 0710 	add.w	r7, r0, #16
 80078b2:	4629      	mov	r1, r5
 80078b4:	42b1      	cmp	r1, r6
 80078b6:	d334      	bcc.n	8007922 <rshift+0x96>
 80078b8:	1a9b      	subs	r3, r3, r2
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	1eea      	subs	r2, r5, #3
 80078be:	4296      	cmp	r6, r2
 80078c0:	bf38      	it	cc
 80078c2:	2300      	movcc	r3, #0
 80078c4:	4423      	add	r3, r4
 80078c6:	e015      	b.n	80078f4 <rshift+0x68>
 80078c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80078cc:	f1c1 0820 	rsb	r8, r1, #32
 80078d0:	40cf      	lsrs	r7, r1
 80078d2:	f105 0e04 	add.w	lr, r5, #4
 80078d6:	46a1      	mov	r9, r4
 80078d8:	4576      	cmp	r6, lr
 80078da:	46f4      	mov	ip, lr
 80078dc:	d815      	bhi.n	800790a <rshift+0x7e>
 80078de:	1a9a      	subs	r2, r3, r2
 80078e0:	0092      	lsls	r2, r2, #2
 80078e2:	3a04      	subs	r2, #4
 80078e4:	3501      	adds	r5, #1
 80078e6:	42ae      	cmp	r6, r5
 80078e8:	bf38      	it	cc
 80078ea:	2200      	movcc	r2, #0
 80078ec:	18a3      	adds	r3, r4, r2
 80078ee:	50a7      	str	r7, [r4, r2]
 80078f0:	b107      	cbz	r7, 80078f4 <rshift+0x68>
 80078f2:	3304      	adds	r3, #4
 80078f4:	1b1a      	subs	r2, r3, r4
 80078f6:	42a3      	cmp	r3, r4
 80078f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80078fc:	bf08      	it	eq
 80078fe:	2300      	moveq	r3, #0
 8007900:	6102      	str	r2, [r0, #16]
 8007902:	bf08      	it	eq
 8007904:	6143      	streq	r3, [r0, #20]
 8007906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800790a:	f8dc c000 	ldr.w	ip, [ip]
 800790e:	fa0c fc08 	lsl.w	ip, ip, r8
 8007912:	ea4c 0707 	orr.w	r7, ip, r7
 8007916:	f849 7b04 	str.w	r7, [r9], #4
 800791a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800791e:	40cf      	lsrs	r7, r1
 8007920:	e7da      	b.n	80078d8 <rshift+0x4c>
 8007922:	f851 cb04 	ldr.w	ip, [r1], #4
 8007926:	f847 cf04 	str.w	ip, [r7, #4]!
 800792a:	e7c3      	b.n	80078b4 <rshift+0x28>
 800792c:	4623      	mov	r3, r4
 800792e:	e7e1      	b.n	80078f4 <rshift+0x68>

08007930 <__hexdig_fun>:
 8007930:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007934:	2b09      	cmp	r3, #9
 8007936:	d802      	bhi.n	800793e <__hexdig_fun+0xe>
 8007938:	3820      	subs	r0, #32
 800793a:	b2c0      	uxtb	r0, r0
 800793c:	4770      	bx	lr
 800793e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007942:	2b05      	cmp	r3, #5
 8007944:	d801      	bhi.n	800794a <__hexdig_fun+0x1a>
 8007946:	3847      	subs	r0, #71	; 0x47
 8007948:	e7f7      	b.n	800793a <__hexdig_fun+0xa>
 800794a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800794e:	2b05      	cmp	r3, #5
 8007950:	d801      	bhi.n	8007956 <__hexdig_fun+0x26>
 8007952:	3827      	subs	r0, #39	; 0x27
 8007954:	e7f1      	b.n	800793a <__hexdig_fun+0xa>
 8007956:	2000      	movs	r0, #0
 8007958:	4770      	bx	lr
	...

0800795c <__gethex>:
 800795c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007960:	ed2d 8b02 	vpush	{d8}
 8007964:	b089      	sub	sp, #36	; 0x24
 8007966:	ee08 0a10 	vmov	s16, r0
 800796a:	9304      	str	r3, [sp, #16]
 800796c:	4bb4      	ldr	r3, [pc, #720]	; (8007c40 <__gethex+0x2e4>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	9301      	str	r3, [sp, #4]
 8007972:	4618      	mov	r0, r3
 8007974:	468b      	mov	fp, r1
 8007976:	4690      	mov	r8, r2
 8007978:	f7f8 fc32 	bl	80001e0 <strlen>
 800797c:	9b01      	ldr	r3, [sp, #4]
 800797e:	f8db 2000 	ldr.w	r2, [fp]
 8007982:	4403      	add	r3, r0
 8007984:	4682      	mov	sl, r0
 8007986:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800798a:	9305      	str	r3, [sp, #20]
 800798c:	1c93      	adds	r3, r2, #2
 800798e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007992:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007996:	32fe      	adds	r2, #254	; 0xfe
 8007998:	18d1      	adds	r1, r2, r3
 800799a:	461f      	mov	r7, r3
 800799c:	f813 0b01 	ldrb.w	r0, [r3], #1
 80079a0:	9100      	str	r1, [sp, #0]
 80079a2:	2830      	cmp	r0, #48	; 0x30
 80079a4:	d0f8      	beq.n	8007998 <__gethex+0x3c>
 80079a6:	f7ff ffc3 	bl	8007930 <__hexdig_fun>
 80079aa:	4604      	mov	r4, r0
 80079ac:	2800      	cmp	r0, #0
 80079ae:	d13a      	bne.n	8007a26 <__gethex+0xca>
 80079b0:	9901      	ldr	r1, [sp, #4]
 80079b2:	4652      	mov	r2, sl
 80079b4:	4638      	mov	r0, r7
 80079b6:	f001 fa33 	bl	8008e20 <strncmp>
 80079ba:	4605      	mov	r5, r0
 80079bc:	2800      	cmp	r0, #0
 80079be:	d168      	bne.n	8007a92 <__gethex+0x136>
 80079c0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80079c4:	eb07 060a 	add.w	r6, r7, sl
 80079c8:	f7ff ffb2 	bl	8007930 <__hexdig_fun>
 80079cc:	2800      	cmp	r0, #0
 80079ce:	d062      	beq.n	8007a96 <__gethex+0x13a>
 80079d0:	4633      	mov	r3, r6
 80079d2:	7818      	ldrb	r0, [r3, #0]
 80079d4:	2830      	cmp	r0, #48	; 0x30
 80079d6:	461f      	mov	r7, r3
 80079d8:	f103 0301 	add.w	r3, r3, #1
 80079dc:	d0f9      	beq.n	80079d2 <__gethex+0x76>
 80079de:	f7ff ffa7 	bl	8007930 <__hexdig_fun>
 80079e2:	2301      	movs	r3, #1
 80079e4:	fab0 f480 	clz	r4, r0
 80079e8:	0964      	lsrs	r4, r4, #5
 80079ea:	4635      	mov	r5, r6
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	463a      	mov	r2, r7
 80079f0:	4616      	mov	r6, r2
 80079f2:	3201      	adds	r2, #1
 80079f4:	7830      	ldrb	r0, [r6, #0]
 80079f6:	f7ff ff9b 	bl	8007930 <__hexdig_fun>
 80079fa:	2800      	cmp	r0, #0
 80079fc:	d1f8      	bne.n	80079f0 <__gethex+0x94>
 80079fe:	9901      	ldr	r1, [sp, #4]
 8007a00:	4652      	mov	r2, sl
 8007a02:	4630      	mov	r0, r6
 8007a04:	f001 fa0c 	bl	8008e20 <strncmp>
 8007a08:	b980      	cbnz	r0, 8007a2c <__gethex+0xd0>
 8007a0a:	b94d      	cbnz	r5, 8007a20 <__gethex+0xc4>
 8007a0c:	eb06 050a 	add.w	r5, r6, sl
 8007a10:	462a      	mov	r2, r5
 8007a12:	4616      	mov	r6, r2
 8007a14:	3201      	adds	r2, #1
 8007a16:	7830      	ldrb	r0, [r6, #0]
 8007a18:	f7ff ff8a 	bl	8007930 <__hexdig_fun>
 8007a1c:	2800      	cmp	r0, #0
 8007a1e:	d1f8      	bne.n	8007a12 <__gethex+0xb6>
 8007a20:	1bad      	subs	r5, r5, r6
 8007a22:	00ad      	lsls	r5, r5, #2
 8007a24:	e004      	b.n	8007a30 <__gethex+0xd4>
 8007a26:	2400      	movs	r4, #0
 8007a28:	4625      	mov	r5, r4
 8007a2a:	e7e0      	b.n	80079ee <__gethex+0x92>
 8007a2c:	2d00      	cmp	r5, #0
 8007a2e:	d1f7      	bne.n	8007a20 <__gethex+0xc4>
 8007a30:	7833      	ldrb	r3, [r6, #0]
 8007a32:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007a36:	2b50      	cmp	r3, #80	; 0x50
 8007a38:	d13b      	bne.n	8007ab2 <__gethex+0x156>
 8007a3a:	7873      	ldrb	r3, [r6, #1]
 8007a3c:	2b2b      	cmp	r3, #43	; 0x2b
 8007a3e:	d02c      	beq.n	8007a9a <__gethex+0x13e>
 8007a40:	2b2d      	cmp	r3, #45	; 0x2d
 8007a42:	d02e      	beq.n	8007aa2 <__gethex+0x146>
 8007a44:	1c71      	adds	r1, r6, #1
 8007a46:	f04f 0900 	mov.w	r9, #0
 8007a4a:	7808      	ldrb	r0, [r1, #0]
 8007a4c:	f7ff ff70 	bl	8007930 <__hexdig_fun>
 8007a50:	1e43      	subs	r3, r0, #1
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	2b18      	cmp	r3, #24
 8007a56:	d82c      	bhi.n	8007ab2 <__gethex+0x156>
 8007a58:	f1a0 0210 	sub.w	r2, r0, #16
 8007a5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007a60:	f7ff ff66 	bl	8007930 <__hexdig_fun>
 8007a64:	1e43      	subs	r3, r0, #1
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	2b18      	cmp	r3, #24
 8007a6a:	d91d      	bls.n	8007aa8 <__gethex+0x14c>
 8007a6c:	f1b9 0f00 	cmp.w	r9, #0
 8007a70:	d000      	beq.n	8007a74 <__gethex+0x118>
 8007a72:	4252      	negs	r2, r2
 8007a74:	4415      	add	r5, r2
 8007a76:	f8cb 1000 	str.w	r1, [fp]
 8007a7a:	b1e4      	cbz	r4, 8007ab6 <__gethex+0x15a>
 8007a7c:	9b00      	ldr	r3, [sp, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	bf14      	ite	ne
 8007a82:	2700      	movne	r7, #0
 8007a84:	2706      	moveq	r7, #6
 8007a86:	4638      	mov	r0, r7
 8007a88:	b009      	add	sp, #36	; 0x24
 8007a8a:	ecbd 8b02 	vpop	{d8}
 8007a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a92:	463e      	mov	r6, r7
 8007a94:	4625      	mov	r5, r4
 8007a96:	2401      	movs	r4, #1
 8007a98:	e7ca      	b.n	8007a30 <__gethex+0xd4>
 8007a9a:	f04f 0900 	mov.w	r9, #0
 8007a9e:	1cb1      	adds	r1, r6, #2
 8007aa0:	e7d3      	b.n	8007a4a <__gethex+0xee>
 8007aa2:	f04f 0901 	mov.w	r9, #1
 8007aa6:	e7fa      	b.n	8007a9e <__gethex+0x142>
 8007aa8:	230a      	movs	r3, #10
 8007aaa:	fb03 0202 	mla	r2, r3, r2, r0
 8007aae:	3a10      	subs	r2, #16
 8007ab0:	e7d4      	b.n	8007a5c <__gethex+0x100>
 8007ab2:	4631      	mov	r1, r6
 8007ab4:	e7df      	b.n	8007a76 <__gethex+0x11a>
 8007ab6:	1bf3      	subs	r3, r6, r7
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	4621      	mov	r1, r4
 8007abc:	2b07      	cmp	r3, #7
 8007abe:	dc0b      	bgt.n	8007ad8 <__gethex+0x17c>
 8007ac0:	ee18 0a10 	vmov	r0, s16
 8007ac4:	f000 fa7e 	bl	8007fc4 <_Balloc>
 8007ac8:	4604      	mov	r4, r0
 8007aca:	b940      	cbnz	r0, 8007ade <__gethex+0x182>
 8007acc:	4b5d      	ldr	r3, [pc, #372]	; (8007c44 <__gethex+0x2e8>)
 8007ace:	4602      	mov	r2, r0
 8007ad0:	21de      	movs	r1, #222	; 0xde
 8007ad2:	485d      	ldr	r0, [pc, #372]	; (8007c48 <__gethex+0x2ec>)
 8007ad4:	f001 f9c6 	bl	8008e64 <__assert_func>
 8007ad8:	3101      	adds	r1, #1
 8007ada:	105b      	asrs	r3, r3, #1
 8007adc:	e7ee      	b.n	8007abc <__gethex+0x160>
 8007ade:	f100 0914 	add.w	r9, r0, #20
 8007ae2:	f04f 0b00 	mov.w	fp, #0
 8007ae6:	f1ca 0301 	rsb	r3, sl, #1
 8007aea:	f8cd 9008 	str.w	r9, [sp, #8]
 8007aee:	f8cd b000 	str.w	fp, [sp]
 8007af2:	9306      	str	r3, [sp, #24]
 8007af4:	42b7      	cmp	r7, r6
 8007af6:	d340      	bcc.n	8007b7a <__gethex+0x21e>
 8007af8:	9802      	ldr	r0, [sp, #8]
 8007afa:	9b00      	ldr	r3, [sp, #0]
 8007afc:	f840 3b04 	str.w	r3, [r0], #4
 8007b00:	eba0 0009 	sub.w	r0, r0, r9
 8007b04:	1080      	asrs	r0, r0, #2
 8007b06:	0146      	lsls	r6, r0, #5
 8007b08:	6120      	str	r0, [r4, #16]
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f000 fb4c 	bl	80081a8 <__hi0bits>
 8007b10:	1a30      	subs	r0, r6, r0
 8007b12:	f8d8 6000 	ldr.w	r6, [r8]
 8007b16:	42b0      	cmp	r0, r6
 8007b18:	dd63      	ble.n	8007be2 <__gethex+0x286>
 8007b1a:	1b87      	subs	r7, r0, r6
 8007b1c:	4639      	mov	r1, r7
 8007b1e:	4620      	mov	r0, r4
 8007b20:	f000 fef0 	bl	8008904 <__any_on>
 8007b24:	4682      	mov	sl, r0
 8007b26:	b1a8      	cbz	r0, 8007b54 <__gethex+0x1f8>
 8007b28:	1e7b      	subs	r3, r7, #1
 8007b2a:	1159      	asrs	r1, r3, #5
 8007b2c:	f003 021f 	and.w	r2, r3, #31
 8007b30:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007b34:	f04f 0a01 	mov.w	sl, #1
 8007b38:	fa0a f202 	lsl.w	r2, sl, r2
 8007b3c:	420a      	tst	r2, r1
 8007b3e:	d009      	beq.n	8007b54 <__gethex+0x1f8>
 8007b40:	4553      	cmp	r3, sl
 8007b42:	dd05      	ble.n	8007b50 <__gethex+0x1f4>
 8007b44:	1eb9      	subs	r1, r7, #2
 8007b46:	4620      	mov	r0, r4
 8007b48:	f000 fedc 	bl	8008904 <__any_on>
 8007b4c:	2800      	cmp	r0, #0
 8007b4e:	d145      	bne.n	8007bdc <__gethex+0x280>
 8007b50:	f04f 0a02 	mov.w	sl, #2
 8007b54:	4639      	mov	r1, r7
 8007b56:	4620      	mov	r0, r4
 8007b58:	f7ff fe98 	bl	800788c <rshift>
 8007b5c:	443d      	add	r5, r7
 8007b5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007b62:	42ab      	cmp	r3, r5
 8007b64:	da4c      	bge.n	8007c00 <__gethex+0x2a4>
 8007b66:	ee18 0a10 	vmov	r0, s16
 8007b6a:	4621      	mov	r1, r4
 8007b6c:	f000 fa6a 	bl	8008044 <_Bfree>
 8007b70:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007b72:	2300      	movs	r3, #0
 8007b74:	6013      	str	r3, [r2, #0]
 8007b76:	27a3      	movs	r7, #163	; 0xa3
 8007b78:	e785      	b.n	8007a86 <__gethex+0x12a>
 8007b7a:	1e73      	subs	r3, r6, #1
 8007b7c:	9a05      	ldr	r2, [sp, #20]
 8007b7e:	9303      	str	r3, [sp, #12]
 8007b80:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d019      	beq.n	8007bbc <__gethex+0x260>
 8007b88:	f1bb 0f20 	cmp.w	fp, #32
 8007b8c:	d107      	bne.n	8007b9e <__gethex+0x242>
 8007b8e:	9b02      	ldr	r3, [sp, #8]
 8007b90:	9a00      	ldr	r2, [sp, #0]
 8007b92:	f843 2b04 	str.w	r2, [r3], #4
 8007b96:	9302      	str	r3, [sp, #8]
 8007b98:	2300      	movs	r3, #0
 8007b9a:	9300      	str	r3, [sp, #0]
 8007b9c:	469b      	mov	fp, r3
 8007b9e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007ba2:	f7ff fec5 	bl	8007930 <__hexdig_fun>
 8007ba6:	9b00      	ldr	r3, [sp, #0]
 8007ba8:	f000 000f 	and.w	r0, r0, #15
 8007bac:	fa00 f00b 	lsl.w	r0, r0, fp
 8007bb0:	4303      	orrs	r3, r0
 8007bb2:	9300      	str	r3, [sp, #0]
 8007bb4:	f10b 0b04 	add.w	fp, fp, #4
 8007bb8:	9b03      	ldr	r3, [sp, #12]
 8007bba:	e00d      	b.n	8007bd8 <__gethex+0x27c>
 8007bbc:	9b03      	ldr	r3, [sp, #12]
 8007bbe:	9a06      	ldr	r2, [sp, #24]
 8007bc0:	4413      	add	r3, r2
 8007bc2:	42bb      	cmp	r3, r7
 8007bc4:	d3e0      	bcc.n	8007b88 <__gethex+0x22c>
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	9901      	ldr	r1, [sp, #4]
 8007bca:	9307      	str	r3, [sp, #28]
 8007bcc:	4652      	mov	r2, sl
 8007bce:	f001 f927 	bl	8008e20 <strncmp>
 8007bd2:	9b07      	ldr	r3, [sp, #28]
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	d1d7      	bne.n	8007b88 <__gethex+0x22c>
 8007bd8:	461e      	mov	r6, r3
 8007bda:	e78b      	b.n	8007af4 <__gethex+0x198>
 8007bdc:	f04f 0a03 	mov.w	sl, #3
 8007be0:	e7b8      	b.n	8007b54 <__gethex+0x1f8>
 8007be2:	da0a      	bge.n	8007bfa <__gethex+0x29e>
 8007be4:	1a37      	subs	r7, r6, r0
 8007be6:	4621      	mov	r1, r4
 8007be8:	ee18 0a10 	vmov	r0, s16
 8007bec:	463a      	mov	r2, r7
 8007bee:	f000 fc45 	bl	800847c <__lshift>
 8007bf2:	1bed      	subs	r5, r5, r7
 8007bf4:	4604      	mov	r4, r0
 8007bf6:	f100 0914 	add.w	r9, r0, #20
 8007bfa:	f04f 0a00 	mov.w	sl, #0
 8007bfe:	e7ae      	b.n	8007b5e <__gethex+0x202>
 8007c00:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007c04:	42a8      	cmp	r0, r5
 8007c06:	dd72      	ble.n	8007cee <__gethex+0x392>
 8007c08:	1b45      	subs	r5, r0, r5
 8007c0a:	42ae      	cmp	r6, r5
 8007c0c:	dc36      	bgt.n	8007c7c <__gethex+0x320>
 8007c0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d02a      	beq.n	8007c6c <__gethex+0x310>
 8007c16:	2b03      	cmp	r3, #3
 8007c18:	d02c      	beq.n	8007c74 <__gethex+0x318>
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d11c      	bne.n	8007c58 <__gethex+0x2fc>
 8007c1e:	42ae      	cmp	r6, r5
 8007c20:	d11a      	bne.n	8007c58 <__gethex+0x2fc>
 8007c22:	2e01      	cmp	r6, #1
 8007c24:	d112      	bne.n	8007c4c <__gethex+0x2f0>
 8007c26:	9a04      	ldr	r2, [sp, #16]
 8007c28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007c2c:	6013      	str	r3, [r2, #0]
 8007c2e:	2301      	movs	r3, #1
 8007c30:	6123      	str	r3, [r4, #16]
 8007c32:	f8c9 3000 	str.w	r3, [r9]
 8007c36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c38:	2762      	movs	r7, #98	; 0x62
 8007c3a:	601c      	str	r4, [r3, #0]
 8007c3c:	e723      	b.n	8007a86 <__gethex+0x12a>
 8007c3e:	bf00      	nop
 8007c40:	0800a390 	.word	0x0800a390
 8007c44:	0800a318 	.word	0x0800a318
 8007c48:	0800a329 	.word	0x0800a329
 8007c4c:	1e71      	subs	r1, r6, #1
 8007c4e:	4620      	mov	r0, r4
 8007c50:	f000 fe58 	bl	8008904 <__any_on>
 8007c54:	2800      	cmp	r0, #0
 8007c56:	d1e6      	bne.n	8007c26 <__gethex+0x2ca>
 8007c58:	ee18 0a10 	vmov	r0, s16
 8007c5c:	4621      	mov	r1, r4
 8007c5e:	f000 f9f1 	bl	8008044 <_Bfree>
 8007c62:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007c64:	2300      	movs	r3, #0
 8007c66:	6013      	str	r3, [r2, #0]
 8007c68:	2750      	movs	r7, #80	; 0x50
 8007c6a:	e70c      	b.n	8007a86 <__gethex+0x12a>
 8007c6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d1f2      	bne.n	8007c58 <__gethex+0x2fc>
 8007c72:	e7d8      	b.n	8007c26 <__gethex+0x2ca>
 8007c74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d1d5      	bne.n	8007c26 <__gethex+0x2ca>
 8007c7a:	e7ed      	b.n	8007c58 <__gethex+0x2fc>
 8007c7c:	1e6f      	subs	r7, r5, #1
 8007c7e:	f1ba 0f00 	cmp.w	sl, #0
 8007c82:	d131      	bne.n	8007ce8 <__gethex+0x38c>
 8007c84:	b127      	cbz	r7, 8007c90 <__gethex+0x334>
 8007c86:	4639      	mov	r1, r7
 8007c88:	4620      	mov	r0, r4
 8007c8a:	f000 fe3b 	bl	8008904 <__any_on>
 8007c8e:	4682      	mov	sl, r0
 8007c90:	117b      	asrs	r3, r7, #5
 8007c92:	2101      	movs	r1, #1
 8007c94:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007c98:	f007 071f 	and.w	r7, r7, #31
 8007c9c:	fa01 f707 	lsl.w	r7, r1, r7
 8007ca0:	421f      	tst	r7, r3
 8007ca2:	4629      	mov	r1, r5
 8007ca4:	4620      	mov	r0, r4
 8007ca6:	bf18      	it	ne
 8007ca8:	f04a 0a02 	orrne.w	sl, sl, #2
 8007cac:	1b76      	subs	r6, r6, r5
 8007cae:	f7ff fded 	bl	800788c <rshift>
 8007cb2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007cb6:	2702      	movs	r7, #2
 8007cb8:	f1ba 0f00 	cmp.w	sl, #0
 8007cbc:	d048      	beq.n	8007d50 <__gethex+0x3f4>
 8007cbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	d015      	beq.n	8007cf2 <__gethex+0x396>
 8007cc6:	2b03      	cmp	r3, #3
 8007cc8:	d017      	beq.n	8007cfa <__gethex+0x39e>
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d109      	bne.n	8007ce2 <__gethex+0x386>
 8007cce:	f01a 0f02 	tst.w	sl, #2
 8007cd2:	d006      	beq.n	8007ce2 <__gethex+0x386>
 8007cd4:	f8d9 0000 	ldr.w	r0, [r9]
 8007cd8:	ea4a 0a00 	orr.w	sl, sl, r0
 8007cdc:	f01a 0f01 	tst.w	sl, #1
 8007ce0:	d10e      	bne.n	8007d00 <__gethex+0x3a4>
 8007ce2:	f047 0710 	orr.w	r7, r7, #16
 8007ce6:	e033      	b.n	8007d50 <__gethex+0x3f4>
 8007ce8:	f04f 0a01 	mov.w	sl, #1
 8007cec:	e7d0      	b.n	8007c90 <__gethex+0x334>
 8007cee:	2701      	movs	r7, #1
 8007cf0:	e7e2      	b.n	8007cb8 <__gethex+0x35c>
 8007cf2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007cf4:	f1c3 0301 	rsb	r3, r3, #1
 8007cf8:	9315      	str	r3, [sp, #84]	; 0x54
 8007cfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d0f0      	beq.n	8007ce2 <__gethex+0x386>
 8007d00:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007d04:	f104 0314 	add.w	r3, r4, #20
 8007d08:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007d0c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007d10:	f04f 0c00 	mov.w	ip, #0
 8007d14:	4618      	mov	r0, r3
 8007d16:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d1a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007d1e:	d01c      	beq.n	8007d5a <__gethex+0x3fe>
 8007d20:	3201      	adds	r2, #1
 8007d22:	6002      	str	r2, [r0, #0]
 8007d24:	2f02      	cmp	r7, #2
 8007d26:	f104 0314 	add.w	r3, r4, #20
 8007d2a:	d13f      	bne.n	8007dac <__gethex+0x450>
 8007d2c:	f8d8 2000 	ldr.w	r2, [r8]
 8007d30:	3a01      	subs	r2, #1
 8007d32:	42b2      	cmp	r2, r6
 8007d34:	d10a      	bne.n	8007d4c <__gethex+0x3f0>
 8007d36:	1171      	asrs	r1, r6, #5
 8007d38:	2201      	movs	r2, #1
 8007d3a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007d3e:	f006 061f 	and.w	r6, r6, #31
 8007d42:	fa02 f606 	lsl.w	r6, r2, r6
 8007d46:	421e      	tst	r6, r3
 8007d48:	bf18      	it	ne
 8007d4a:	4617      	movne	r7, r2
 8007d4c:	f047 0720 	orr.w	r7, r7, #32
 8007d50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007d52:	601c      	str	r4, [r3, #0]
 8007d54:	9b04      	ldr	r3, [sp, #16]
 8007d56:	601d      	str	r5, [r3, #0]
 8007d58:	e695      	b.n	8007a86 <__gethex+0x12a>
 8007d5a:	4299      	cmp	r1, r3
 8007d5c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007d60:	d8d8      	bhi.n	8007d14 <__gethex+0x3b8>
 8007d62:	68a3      	ldr	r3, [r4, #8]
 8007d64:	459b      	cmp	fp, r3
 8007d66:	db19      	blt.n	8007d9c <__gethex+0x440>
 8007d68:	6861      	ldr	r1, [r4, #4]
 8007d6a:	ee18 0a10 	vmov	r0, s16
 8007d6e:	3101      	adds	r1, #1
 8007d70:	f000 f928 	bl	8007fc4 <_Balloc>
 8007d74:	4681      	mov	r9, r0
 8007d76:	b918      	cbnz	r0, 8007d80 <__gethex+0x424>
 8007d78:	4b1a      	ldr	r3, [pc, #104]	; (8007de4 <__gethex+0x488>)
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	2184      	movs	r1, #132	; 0x84
 8007d7e:	e6a8      	b.n	8007ad2 <__gethex+0x176>
 8007d80:	6922      	ldr	r2, [r4, #16]
 8007d82:	3202      	adds	r2, #2
 8007d84:	f104 010c 	add.w	r1, r4, #12
 8007d88:	0092      	lsls	r2, r2, #2
 8007d8a:	300c      	adds	r0, #12
 8007d8c:	f000 f90c 	bl	8007fa8 <memcpy>
 8007d90:	4621      	mov	r1, r4
 8007d92:	ee18 0a10 	vmov	r0, s16
 8007d96:	f000 f955 	bl	8008044 <_Bfree>
 8007d9a:	464c      	mov	r4, r9
 8007d9c:	6923      	ldr	r3, [r4, #16]
 8007d9e:	1c5a      	adds	r2, r3, #1
 8007da0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007da4:	6122      	str	r2, [r4, #16]
 8007da6:	2201      	movs	r2, #1
 8007da8:	615a      	str	r2, [r3, #20]
 8007daa:	e7bb      	b.n	8007d24 <__gethex+0x3c8>
 8007dac:	6922      	ldr	r2, [r4, #16]
 8007dae:	455a      	cmp	r2, fp
 8007db0:	dd0b      	ble.n	8007dca <__gethex+0x46e>
 8007db2:	2101      	movs	r1, #1
 8007db4:	4620      	mov	r0, r4
 8007db6:	f7ff fd69 	bl	800788c <rshift>
 8007dba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007dbe:	3501      	adds	r5, #1
 8007dc0:	42ab      	cmp	r3, r5
 8007dc2:	f6ff aed0 	blt.w	8007b66 <__gethex+0x20a>
 8007dc6:	2701      	movs	r7, #1
 8007dc8:	e7c0      	b.n	8007d4c <__gethex+0x3f0>
 8007dca:	f016 061f 	ands.w	r6, r6, #31
 8007dce:	d0fa      	beq.n	8007dc6 <__gethex+0x46a>
 8007dd0:	4453      	add	r3, sl
 8007dd2:	f1c6 0620 	rsb	r6, r6, #32
 8007dd6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007dda:	f000 f9e5 	bl	80081a8 <__hi0bits>
 8007dde:	42b0      	cmp	r0, r6
 8007de0:	dbe7      	blt.n	8007db2 <__gethex+0x456>
 8007de2:	e7f0      	b.n	8007dc6 <__gethex+0x46a>
 8007de4:	0800a318 	.word	0x0800a318

08007de8 <L_shift>:
 8007de8:	f1c2 0208 	rsb	r2, r2, #8
 8007dec:	0092      	lsls	r2, r2, #2
 8007dee:	b570      	push	{r4, r5, r6, lr}
 8007df0:	f1c2 0620 	rsb	r6, r2, #32
 8007df4:	6843      	ldr	r3, [r0, #4]
 8007df6:	6804      	ldr	r4, [r0, #0]
 8007df8:	fa03 f506 	lsl.w	r5, r3, r6
 8007dfc:	432c      	orrs	r4, r5
 8007dfe:	40d3      	lsrs	r3, r2
 8007e00:	6004      	str	r4, [r0, #0]
 8007e02:	f840 3f04 	str.w	r3, [r0, #4]!
 8007e06:	4288      	cmp	r0, r1
 8007e08:	d3f4      	bcc.n	8007df4 <L_shift+0xc>
 8007e0a:	bd70      	pop	{r4, r5, r6, pc}

08007e0c <__match>:
 8007e0c:	b530      	push	{r4, r5, lr}
 8007e0e:	6803      	ldr	r3, [r0, #0]
 8007e10:	3301      	adds	r3, #1
 8007e12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e16:	b914      	cbnz	r4, 8007e1e <__match+0x12>
 8007e18:	6003      	str	r3, [r0, #0]
 8007e1a:	2001      	movs	r0, #1
 8007e1c:	bd30      	pop	{r4, r5, pc}
 8007e1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e22:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007e26:	2d19      	cmp	r5, #25
 8007e28:	bf98      	it	ls
 8007e2a:	3220      	addls	r2, #32
 8007e2c:	42a2      	cmp	r2, r4
 8007e2e:	d0f0      	beq.n	8007e12 <__match+0x6>
 8007e30:	2000      	movs	r0, #0
 8007e32:	e7f3      	b.n	8007e1c <__match+0x10>

08007e34 <__hexnan>:
 8007e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e38:	680b      	ldr	r3, [r1, #0]
 8007e3a:	115e      	asrs	r6, r3, #5
 8007e3c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007e40:	f013 031f 	ands.w	r3, r3, #31
 8007e44:	b087      	sub	sp, #28
 8007e46:	bf18      	it	ne
 8007e48:	3604      	addne	r6, #4
 8007e4a:	2500      	movs	r5, #0
 8007e4c:	1f37      	subs	r7, r6, #4
 8007e4e:	4690      	mov	r8, r2
 8007e50:	6802      	ldr	r2, [r0, #0]
 8007e52:	9301      	str	r3, [sp, #4]
 8007e54:	4682      	mov	sl, r0
 8007e56:	f846 5c04 	str.w	r5, [r6, #-4]
 8007e5a:	46b9      	mov	r9, r7
 8007e5c:	463c      	mov	r4, r7
 8007e5e:	9502      	str	r5, [sp, #8]
 8007e60:	46ab      	mov	fp, r5
 8007e62:	7851      	ldrb	r1, [r2, #1]
 8007e64:	1c53      	adds	r3, r2, #1
 8007e66:	9303      	str	r3, [sp, #12]
 8007e68:	b341      	cbz	r1, 8007ebc <__hexnan+0x88>
 8007e6a:	4608      	mov	r0, r1
 8007e6c:	9205      	str	r2, [sp, #20]
 8007e6e:	9104      	str	r1, [sp, #16]
 8007e70:	f7ff fd5e 	bl	8007930 <__hexdig_fun>
 8007e74:	2800      	cmp	r0, #0
 8007e76:	d14f      	bne.n	8007f18 <__hexnan+0xe4>
 8007e78:	9904      	ldr	r1, [sp, #16]
 8007e7a:	9a05      	ldr	r2, [sp, #20]
 8007e7c:	2920      	cmp	r1, #32
 8007e7e:	d818      	bhi.n	8007eb2 <__hexnan+0x7e>
 8007e80:	9b02      	ldr	r3, [sp, #8]
 8007e82:	459b      	cmp	fp, r3
 8007e84:	dd13      	ble.n	8007eae <__hexnan+0x7a>
 8007e86:	454c      	cmp	r4, r9
 8007e88:	d206      	bcs.n	8007e98 <__hexnan+0x64>
 8007e8a:	2d07      	cmp	r5, #7
 8007e8c:	dc04      	bgt.n	8007e98 <__hexnan+0x64>
 8007e8e:	462a      	mov	r2, r5
 8007e90:	4649      	mov	r1, r9
 8007e92:	4620      	mov	r0, r4
 8007e94:	f7ff ffa8 	bl	8007de8 <L_shift>
 8007e98:	4544      	cmp	r4, r8
 8007e9a:	d950      	bls.n	8007f3e <__hexnan+0x10a>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	f1a4 0904 	sub.w	r9, r4, #4
 8007ea2:	f844 3c04 	str.w	r3, [r4, #-4]
 8007ea6:	f8cd b008 	str.w	fp, [sp, #8]
 8007eaa:	464c      	mov	r4, r9
 8007eac:	461d      	mov	r5, r3
 8007eae:	9a03      	ldr	r2, [sp, #12]
 8007eb0:	e7d7      	b.n	8007e62 <__hexnan+0x2e>
 8007eb2:	2929      	cmp	r1, #41	; 0x29
 8007eb4:	d156      	bne.n	8007f64 <__hexnan+0x130>
 8007eb6:	3202      	adds	r2, #2
 8007eb8:	f8ca 2000 	str.w	r2, [sl]
 8007ebc:	f1bb 0f00 	cmp.w	fp, #0
 8007ec0:	d050      	beq.n	8007f64 <__hexnan+0x130>
 8007ec2:	454c      	cmp	r4, r9
 8007ec4:	d206      	bcs.n	8007ed4 <__hexnan+0xa0>
 8007ec6:	2d07      	cmp	r5, #7
 8007ec8:	dc04      	bgt.n	8007ed4 <__hexnan+0xa0>
 8007eca:	462a      	mov	r2, r5
 8007ecc:	4649      	mov	r1, r9
 8007ece:	4620      	mov	r0, r4
 8007ed0:	f7ff ff8a 	bl	8007de8 <L_shift>
 8007ed4:	4544      	cmp	r4, r8
 8007ed6:	d934      	bls.n	8007f42 <__hexnan+0x10e>
 8007ed8:	f1a8 0204 	sub.w	r2, r8, #4
 8007edc:	4623      	mov	r3, r4
 8007ede:	f853 1b04 	ldr.w	r1, [r3], #4
 8007ee2:	f842 1f04 	str.w	r1, [r2, #4]!
 8007ee6:	429f      	cmp	r7, r3
 8007ee8:	d2f9      	bcs.n	8007ede <__hexnan+0xaa>
 8007eea:	1b3b      	subs	r3, r7, r4
 8007eec:	f023 0303 	bic.w	r3, r3, #3
 8007ef0:	3304      	adds	r3, #4
 8007ef2:	3401      	adds	r4, #1
 8007ef4:	3e03      	subs	r6, #3
 8007ef6:	42b4      	cmp	r4, r6
 8007ef8:	bf88      	it	hi
 8007efa:	2304      	movhi	r3, #4
 8007efc:	4443      	add	r3, r8
 8007efe:	2200      	movs	r2, #0
 8007f00:	f843 2b04 	str.w	r2, [r3], #4
 8007f04:	429f      	cmp	r7, r3
 8007f06:	d2fb      	bcs.n	8007f00 <__hexnan+0xcc>
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	b91b      	cbnz	r3, 8007f14 <__hexnan+0xe0>
 8007f0c:	4547      	cmp	r7, r8
 8007f0e:	d127      	bne.n	8007f60 <__hexnan+0x12c>
 8007f10:	2301      	movs	r3, #1
 8007f12:	603b      	str	r3, [r7, #0]
 8007f14:	2005      	movs	r0, #5
 8007f16:	e026      	b.n	8007f66 <__hexnan+0x132>
 8007f18:	3501      	adds	r5, #1
 8007f1a:	2d08      	cmp	r5, #8
 8007f1c:	f10b 0b01 	add.w	fp, fp, #1
 8007f20:	dd06      	ble.n	8007f30 <__hexnan+0xfc>
 8007f22:	4544      	cmp	r4, r8
 8007f24:	d9c3      	bls.n	8007eae <__hexnan+0x7a>
 8007f26:	2300      	movs	r3, #0
 8007f28:	f844 3c04 	str.w	r3, [r4, #-4]
 8007f2c:	2501      	movs	r5, #1
 8007f2e:	3c04      	subs	r4, #4
 8007f30:	6822      	ldr	r2, [r4, #0]
 8007f32:	f000 000f 	and.w	r0, r0, #15
 8007f36:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007f3a:	6022      	str	r2, [r4, #0]
 8007f3c:	e7b7      	b.n	8007eae <__hexnan+0x7a>
 8007f3e:	2508      	movs	r5, #8
 8007f40:	e7b5      	b.n	8007eae <__hexnan+0x7a>
 8007f42:	9b01      	ldr	r3, [sp, #4]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d0df      	beq.n	8007f08 <__hexnan+0xd4>
 8007f48:	f04f 32ff 	mov.w	r2, #4294967295
 8007f4c:	f1c3 0320 	rsb	r3, r3, #32
 8007f50:	fa22 f303 	lsr.w	r3, r2, r3
 8007f54:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007f58:	401a      	ands	r2, r3
 8007f5a:	f846 2c04 	str.w	r2, [r6, #-4]
 8007f5e:	e7d3      	b.n	8007f08 <__hexnan+0xd4>
 8007f60:	3f04      	subs	r7, #4
 8007f62:	e7d1      	b.n	8007f08 <__hexnan+0xd4>
 8007f64:	2004      	movs	r0, #4
 8007f66:	b007      	add	sp, #28
 8007f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007f6c <_localeconv_r>:
 8007f6c:	4800      	ldr	r0, [pc, #0]	; (8007f70 <_localeconv_r+0x4>)
 8007f6e:	4770      	bx	lr
 8007f70:	20000180 	.word	0x20000180

08007f74 <malloc>:
 8007f74:	4b02      	ldr	r3, [pc, #8]	; (8007f80 <malloc+0xc>)
 8007f76:	4601      	mov	r1, r0
 8007f78:	6818      	ldr	r0, [r3, #0]
 8007f7a:	f000 bd67 	b.w	8008a4c <_malloc_r>
 8007f7e:	bf00      	nop
 8007f80:	20000028 	.word	0x20000028

08007f84 <__ascii_mbtowc>:
 8007f84:	b082      	sub	sp, #8
 8007f86:	b901      	cbnz	r1, 8007f8a <__ascii_mbtowc+0x6>
 8007f88:	a901      	add	r1, sp, #4
 8007f8a:	b142      	cbz	r2, 8007f9e <__ascii_mbtowc+0x1a>
 8007f8c:	b14b      	cbz	r3, 8007fa2 <__ascii_mbtowc+0x1e>
 8007f8e:	7813      	ldrb	r3, [r2, #0]
 8007f90:	600b      	str	r3, [r1, #0]
 8007f92:	7812      	ldrb	r2, [r2, #0]
 8007f94:	1e10      	subs	r0, r2, #0
 8007f96:	bf18      	it	ne
 8007f98:	2001      	movne	r0, #1
 8007f9a:	b002      	add	sp, #8
 8007f9c:	4770      	bx	lr
 8007f9e:	4610      	mov	r0, r2
 8007fa0:	e7fb      	b.n	8007f9a <__ascii_mbtowc+0x16>
 8007fa2:	f06f 0001 	mvn.w	r0, #1
 8007fa6:	e7f8      	b.n	8007f9a <__ascii_mbtowc+0x16>

08007fa8 <memcpy>:
 8007fa8:	440a      	add	r2, r1
 8007faa:	4291      	cmp	r1, r2
 8007fac:	f100 33ff 	add.w	r3, r0, #4294967295
 8007fb0:	d100      	bne.n	8007fb4 <memcpy+0xc>
 8007fb2:	4770      	bx	lr
 8007fb4:	b510      	push	{r4, lr}
 8007fb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007fbe:	4291      	cmp	r1, r2
 8007fc0:	d1f9      	bne.n	8007fb6 <memcpy+0xe>
 8007fc2:	bd10      	pop	{r4, pc}

08007fc4 <_Balloc>:
 8007fc4:	b570      	push	{r4, r5, r6, lr}
 8007fc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007fc8:	4604      	mov	r4, r0
 8007fca:	460d      	mov	r5, r1
 8007fcc:	b976      	cbnz	r6, 8007fec <_Balloc+0x28>
 8007fce:	2010      	movs	r0, #16
 8007fd0:	f7ff ffd0 	bl	8007f74 <malloc>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	6260      	str	r0, [r4, #36]	; 0x24
 8007fd8:	b920      	cbnz	r0, 8007fe4 <_Balloc+0x20>
 8007fda:	4b18      	ldr	r3, [pc, #96]	; (800803c <_Balloc+0x78>)
 8007fdc:	4818      	ldr	r0, [pc, #96]	; (8008040 <_Balloc+0x7c>)
 8007fde:	2166      	movs	r1, #102	; 0x66
 8007fe0:	f000 ff40 	bl	8008e64 <__assert_func>
 8007fe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fe8:	6006      	str	r6, [r0, #0]
 8007fea:	60c6      	str	r6, [r0, #12]
 8007fec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007fee:	68f3      	ldr	r3, [r6, #12]
 8007ff0:	b183      	cbz	r3, 8008014 <_Balloc+0x50>
 8007ff2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ffa:	b9b8      	cbnz	r0, 800802c <_Balloc+0x68>
 8007ffc:	2101      	movs	r1, #1
 8007ffe:	fa01 f605 	lsl.w	r6, r1, r5
 8008002:	1d72      	adds	r2, r6, #5
 8008004:	0092      	lsls	r2, r2, #2
 8008006:	4620      	mov	r0, r4
 8008008:	f000 fc9d 	bl	8008946 <_calloc_r>
 800800c:	b160      	cbz	r0, 8008028 <_Balloc+0x64>
 800800e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008012:	e00e      	b.n	8008032 <_Balloc+0x6e>
 8008014:	2221      	movs	r2, #33	; 0x21
 8008016:	2104      	movs	r1, #4
 8008018:	4620      	mov	r0, r4
 800801a:	f000 fc94 	bl	8008946 <_calloc_r>
 800801e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008020:	60f0      	str	r0, [r6, #12]
 8008022:	68db      	ldr	r3, [r3, #12]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d1e4      	bne.n	8007ff2 <_Balloc+0x2e>
 8008028:	2000      	movs	r0, #0
 800802a:	bd70      	pop	{r4, r5, r6, pc}
 800802c:	6802      	ldr	r2, [r0, #0]
 800802e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008032:	2300      	movs	r3, #0
 8008034:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008038:	e7f7      	b.n	800802a <_Balloc+0x66>
 800803a:	bf00      	nop
 800803c:	0800a2a6 	.word	0x0800a2a6
 8008040:	0800a3a4 	.word	0x0800a3a4

08008044 <_Bfree>:
 8008044:	b570      	push	{r4, r5, r6, lr}
 8008046:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008048:	4605      	mov	r5, r0
 800804a:	460c      	mov	r4, r1
 800804c:	b976      	cbnz	r6, 800806c <_Bfree+0x28>
 800804e:	2010      	movs	r0, #16
 8008050:	f7ff ff90 	bl	8007f74 <malloc>
 8008054:	4602      	mov	r2, r0
 8008056:	6268      	str	r0, [r5, #36]	; 0x24
 8008058:	b920      	cbnz	r0, 8008064 <_Bfree+0x20>
 800805a:	4b09      	ldr	r3, [pc, #36]	; (8008080 <_Bfree+0x3c>)
 800805c:	4809      	ldr	r0, [pc, #36]	; (8008084 <_Bfree+0x40>)
 800805e:	218a      	movs	r1, #138	; 0x8a
 8008060:	f000 ff00 	bl	8008e64 <__assert_func>
 8008064:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008068:	6006      	str	r6, [r0, #0]
 800806a:	60c6      	str	r6, [r0, #12]
 800806c:	b13c      	cbz	r4, 800807e <_Bfree+0x3a>
 800806e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008070:	6862      	ldr	r2, [r4, #4]
 8008072:	68db      	ldr	r3, [r3, #12]
 8008074:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008078:	6021      	str	r1, [r4, #0]
 800807a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800807e:	bd70      	pop	{r4, r5, r6, pc}
 8008080:	0800a2a6 	.word	0x0800a2a6
 8008084:	0800a3a4 	.word	0x0800a3a4

08008088 <__multadd>:
 8008088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800808c:	690d      	ldr	r5, [r1, #16]
 800808e:	4607      	mov	r7, r0
 8008090:	460c      	mov	r4, r1
 8008092:	461e      	mov	r6, r3
 8008094:	f101 0c14 	add.w	ip, r1, #20
 8008098:	2000      	movs	r0, #0
 800809a:	f8dc 3000 	ldr.w	r3, [ip]
 800809e:	b299      	uxth	r1, r3
 80080a0:	fb02 6101 	mla	r1, r2, r1, r6
 80080a4:	0c1e      	lsrs	r6, r3, #16
 80080a6:	0c0b      	lsrs	r3, r1, #16
 80080a8:	fb02 3306 	mla	r3, r2, r6, r3
 80080ac:	b289      	uxth	r1, r1
 80080ae:	3001      	adds	r0, #1
 80080b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80080b4:	4285      	cmp	r5, r0
 80080b6:	f84c 1b04 	str.w	r1, [ip], #4
 80080ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80080be:	dcec      	bgt.n	800809a <__multadd+0x12>
 80080c0:	b30e      	cbz	r6, 8008106 <__multadd+0x7e>
 80080c2:	68a3      	ldr	r3, [r4, #8]
 80080c4:	42ab      	cmp	r3, r5
 80080c6:	dc19      	bgt.n	80080fc <__multadd+0x74>
 80080c8:	6861      	ldr	r1, [r4, #4]
 80080ca:	4638      	mov	r0, r7
 80080cc:	3101      	adds	r1, #1
 80080ce:	f7ff ff79 	bl	8007fc4 <_Balloc>
 80080d2:	4680      	mov	r8, r0
 80080d4:	b928      	cbnz	r0, 80080e2 <__multadd+0x5a>
 80080d6:	4602      	mov	r2, r0
 80080d8:	4b0c      	ldr	r3, [pc, #48]	; (800810c <__multadd+0x84>)
 80080da:	480d      	ldr	r0, [pc, #52]	; (8008110 <__multadd+0x88>)
 80080dc:	21b5      	movs	r1, #181	; 0xb5
 80080de:	f000 fec1 	bl	8008e64 <__assert_func>
 80080e2:	6922      	ldr	r2, [r4, #16]
 80080e4:	3202      	adds	r2, #2
 80080e6:	f104 010c 	add.w	r1, r4, #12
 80080ea:	0092      	lsls	r2, r2, #2
 80080ec:	300c      	adds	r0, #12
 80080ee:	f7ff ff5b 	bl	8007fa8 <memcpy>
 80080f2:	4621      	mov	r1, r4
 80080f4:	4638      	mov	r0, r7
 80080f6:	f7ff ffa5 	bl	8008044 <_Bfree>
 80080fa:	4644      	mov	r4, r8
 80080fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008100:	3501      	adds	r5, #1
 8008102:	615e      	str	r6, [r3, #20]
 8008104:	6125      	str	r5, [r4, #16]
 8008106:	4620      	mov	r0, r4
 8008108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800810c:	0800a318 	.word	0x0800a318
 8008110:	0800a3a4 	.word	0x0800a3a4

08008114 <__s2b>:
 8008114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008118:	460c      	mov	r4, r1
 800811a:	4615      	mov	r5, r2
 800811c:	461f      	mov	r7, r3
 800811e:	2209      	movs	r2, #9
 8008120:	3308      	adds	r3, #8
 8008122:	4606      	mov	r6, r0
 8008124:	fb93 f3f2 	sdiv	r3, r3, r2
 8008128:	2100      	movs	r1, #0
 800812a:	2201      	movs	r2, #1
 800812c:	429a      	cmp	r2, r3
 800812e:	db09      	blt.n	8008144 <__s2b+0x30>
 8008130:	4630      	mov	r0, r6
 8008132:	f7ff ff47 	bl	8007fc4 <_Balloc>
 8008136:	b940      	cbnz	r0, 800814a <__s2b+0x36>
 8008138:	4602      	mov	r2, r0
 800813a:	4b19      	ldr	r3, [pc, #100]	; (80081a0 <__s2b+0x8c>)
 800813c:	4819      	ldr	r0, [pc, #100]	; (80081a4 <__s2b+0x90>)
 800813e:	21ce      	movs	r1, #206	; 0xce
 8008140:	f000 fe90 	bl	8008e64 <__assert_func>
 8008144:	0052      	lsls	r2, r2, #1
 8008146:	3101      	adds	r1, #1
 8008148:	e7f0      	b.n	800812c <__s2b+0x18>
 800814a:	9b08      	ldr	r3, [sp, #32]
 800814c:	6143      	str	r3, [r0, #20]
 800814e:	2d09      	cmp	r5, #9
 8008150:	f04f 0301 	mov.w	r3, #1
 8008154:	6103      	str	r3, [r0, #16]
 8008156:	dd16      	ble.n	8008186 <__s2b+0x72>
 8008158:	f104 0909 	add.w	r9, r4, #9
 800815c:	46c8      	mov	r8, r9
 800815e:	442c      	add	r4, r5
 8008160:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008164:	4601      	mov	r1, r0
 8008166:	3b30      	subs	r3, #48	; 0x30
 8008168:	220a      	movs	r2, #10
 800816a:	4630      	mov	r0, r6
 800816c:	f7ff ff8c 	bl	8008088 <__multadd>
 8008170:	45a0      	cmp	r8, r4
 8008172:	d1f5      	bne.n	8008160 <__s2b+0x4c>
 8008174:	f1a5 0408 	sub.w	r4, r5, #8
 8008178:	444c      	add	r4, r9
 800817a:	1b2d      	subs	r5, r5, r4
 800817c:	1963      	adds	r3, r4, r5
 800817e:	42bb      	cmp	r3, r7
 8008180:	db04      	blt.n	800818c <__s2b+0x78>
 8008182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008186:	340a      	adds	r4, #10
 8008188:	2509      	movs	r5, #9
 800818a:	e7f6      	b.n	800817a <__s2b+0x66>
 800818c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008190:	4601      	mov	r1, r0
 8008192:	3b30      	subs	r3, #48	; 0x30
 8008194:	220a      	movs	r2, #10
 8008196:	4630      	mov	r0, r6
 8008198:	f7ff ff76 	bl	8008088 <__multadd>
 800819c:	e7ee      	b.n	800817c <__s2b+0x68>
 800819e:	bf00      	nop
 80081a0:	0800a318 	.word	0x0800a318
 80081a4:	0800a3a4 	.word	0x0800a3a4

080081a8 <__hi0bits>:
 80081a8:	0c03      	lsrs	r3, r0, #16
 80081aa:	041b      	lsls	r3, r3, #16
 80081ac:	b9d3      	cbnz	r3, 80081e4 <__hi0bits+0x3c>
 80081ae:	0400      	lsls	r0, r0, #16
 80081b0:	2310      	movs	r3, #16
 80081b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80081b6:	bf04      	itt	eq
 80081b8:	0200      	lsleq	r0, r0, #8
 80081ba:	3308      	addeq	r3, #8
 80081bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80081c0:	bf04      	itt	eq
 80081c2:	0100      	lsleq	r0, r0, #4
 80081c4:	3304      	addeq	r3, #4
 80081c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80081ca:	bf04      	itt	eq
 80081cc:	0080      	lsleq	r0, r0, #2
 80081ce:	3302      	addeq	r3, #2
 80081d0:	2800      	cmp	r0, #0
 80081d2:	db05      	blt.n	80081e0 <__hi0bits+0x38>
 80081d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80081d8:	f103 0301 	add.w	r3, r3, #1
 80081dc:	bf08      	it	eq
 80081de:	2320      	moveq	r3, #32
 80081e0:	4618      	mov	r0, r3
 80081e2:	4770      	bx	lr
 80081e4:	2300      	movs	r3, #0
 80081e6:	e7e4      	b.n	80081b2 <__hi0bits+0xa>

080081e8 <__lo0bits>:
 80081e8:	6803      	ldr	r3, [r0, #0]
 80081ea:	f013 0207 	ands.w	r2, r3, #7
 80081ee:	4601      	mov	r1, r0
 80081f0:	d00b      	beq.n	800820a <__lo0bits+0x22>
 80081f2:	07da      	lsls	r2, r3, #31
 80081f4:	d423      	bmi.n	800823e <__lo0bits+0x56>
 80081f6:	0798      	lsls	r0, r3, #30
 80081f8:	bf49      	itett	mi
 80081fa:	085b      	lsrmi	r3, r3, #1
 80081fc:	089b      	lsrpl	r3, r3, #2
 80081fe:	2001      	movmi	r0, #1
 8008200:	600b      	strmi	r3, [r1, #0]
 8008202:	bf5c      	itt	pl
 8008204:	600b      	strpl	r3, [r1, #0]
 8008206:	2002      	movpl	r0, #2
 8008208:	4770      	bx	lr
 800820a:	b298      	uxth	r0, r3
 800820c:	b9a8      	cbnz	r0, 800823a <__lo0bits+0x52>
 800820e:	0c1b      	lsrs	r3, r3, #16
 8008210:	2010      	movs	r0, #16
 8008212:	b2da      	uxtb	r2, r3
 8008214:	b90a      	cbnz	r2, 800821a <__lo0bits+0x32>
 8008216:	3008      	adds	r0, #8
 8008218:	0a1b      	lsrs	r3, r3, #8
 800821a:	071a      	lsls	r2, r3, #28
 800821c:	bf04      	itt	eq
 800821e:	091b      	lsreq	r3, r3, #4
 8008220:	3004      	addeq	r0, #4
 8008222:	079a      	lsls	r2, r3, #30
 8008224:	bf04      	itt	eq
 8008226:	089b      	lsreq	r3, r3, #2
 8008228:	3002      	addeq	r0, #2
 800822a:	07da      	lsls	r2, r3, #31
 800822c:	d403      	bmi.n	8008236 <__lo0bits+0x4e>
 800822e:	085b      	lsrs	r3, r3, #1
 8008230:	f100 0001 	add.w	r0, r0, #1
 8008234:	d005      	beq.n	8008242 <__lo0bits+0x5a>
 8008236:	600b      	str	r3, [r1, #0]
 8008238:	4770      	bx	lr
 800823a:	4610      	mov	r0, r2
 800823c:	e7e9      	b.n	8008212 <__lo0bits+0x2a>
 800823e:	2000      	movs	r0, #0
 8008240:	4770      	bx	lr
 8008242:	2020      	movs	r0, #32
 8008244:	4770      	bx	lr
	...

08008248 <__i2b>:
 8008248:	b510      	push	{r4, lr}
 800824a:	460c      	mov	r4, r1
 800824c:	2101      	movs	r1, #1
 800824e:	f7ff feb9 	bl	8007fc4 <_Balloc>
 8008252:	4602      	mov	r2, r0
 8008254:	b928      	cbnz	r0, 8008262 <__i2b+0x1a>
 8008256:	4b05      	ldr	r3, [pc, #20]	; (800826c <__i2b+0x24>)
 8008258:	4805      	ldr	r0, [pc, #20]	; (8008270 <__i2b+0x28>)
 800825a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800825e:	f000 fe01 	bl	8008e64 <__assert_func>
 8008262:	2301      	movs	r3, #1
 8008264:	6144      	str	r4, [r0, #20]
 8008266:	6103      	str	r3, [r0, #16]
 8008268:	bd10      	pop	{r4, pc}
 800826a:	bf00      	nop
 800826c:	0800a318 	.word	0x0800a318
 8008270:	0800a3a4 	.word	0x0800a3a4

08008274 <__multiply>:
 8008274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008278:	4691      	mov	r9, r2
 800827a:	690a      	ldr	r2, [r1, #16]
 800827c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008280:	429a      	cmp	r2, r3
 8008282:	bfb8      	it	lt
 8008284:	460b      	movlt	r3, r1
 8008286:	460c      	mov	r4, r1
 8008288:	bfbc      	itt	lt
 800828a:	464c      	movlt	r4, r9
 800828c:	4699      	movlt	r9, r3
 800828e:	6927      	ldr	r7, [r4, #16]
 8008290:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008294:	68a3      	ldr	r3, [r4, #8]
 8008296:	6861      	ldr	r1, [r4, #4]
 8008298:	eb07 060a 	add.w	r6, r7, sl
 800829c:	42b3      	cmp	r3, r6
 800829e:	b085      	sub	sp, #20
 80082a0:	bfb8      	it	lt
 80082a2:	3101      	addlt	r1, #1
 80082a4:	f7ff fe8e 	bl	8007fc4 <_Balloc>
 80082a8:	b930      	cbnz	r0, 80082b8 <__multiply+0x44>
 80082aa:	4602      	mov	r2, r0
 80082ac:	4b44      	ldr	r3, [pc, #272]	; (80083c0 <__multiply+0x14c>)
 80082ae:	4845      	ldr	r0, [pc, #276]	; (80083c4 <__multiply+0x150>)
 80082b0:	f240 115d 	movw	r1, #349	; 0x15d
 80082b4:	f000 fdd6 	bl	8008e64 <__assert_func>
 80082b8:	f100 0514 	add.w	r5, r0, #20
 80082bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80082c0:	462b      	mov	r3, r5
 80082c2:	2200      	movs	r2, #0
 80082c4:	4543      	cmp	r3, r8
 80082c6:	d321      	bcc.n	800830c <__multiply+0x98>
 80082c8:	f104 0314 	add.w	r3, r4, #20
 80082cc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80082d0:	f109 0314 	add.w	r3, r9, #20
 80082d4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80082d8:	9202      	str	r2, [sp, #8]
 80082da:	1b3a      	subs	r2, r7, r4
 80082dc:	3a15      	subs	r2, #21
 80082de:	f022 0203 	bic.w	r2, r2, #3
 80082e2:	3204      	adds	r2, #4
 80082e4:	f104 0115 	add.w	r1, r4, #21
 80082e8:	428f      	cmp	r7, r1
 80082ea:	bf38      	it	cc
 80082ec:	2204      	movcc	r2, #4
 80082ee:	9201      	str	r2, [sp, #4]
 80082f0:	9a02      	ldr	r2, [sp, #8]
 80082f2:	9303      	str	r3, [sp, #12]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d80c      	bhi.n	8008312 <__multiply+0x9e>
 80082f8:	2e00      	cmp	r6, #0
 80082fa:	dd03      	ble.n	8008304 <__multiply+0x90>
 80082fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008300:	2b00      	cmp	r3, #0
 8008302:	d05a      	beq.n	80083ba <__multiply+0x146>
 8008304:	6106      	str	r6, [r0, #16]
 8008306:	b005      	add	sp, #20
 8008308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800830c:	f843 2b04 	str.w	r2, [r3], #4
 8008310:	e7d8      	b.n	80082c4 <__multiply+0x50>
 8008312:	f8b3 a000 	ldrh.w	sl, [r3]
 8008316:	f1ba 0f00 	cmp.w	sl, #0
 800831a:	d024      	beq.n	8008366 <__multiply+0xf2>
 800831c:	f104 0e14 	add.w	lr, r4, #20
 8008320:	46a9      	mov	r9, r5
 8008322:	f04f 0c00 	mov.w	ip, #0
 8008326:	f85e 2b04 	ldr.w	r2, [lr], #4
 800832a:	f8d9 1000 	ldr.w	r1, [r9]
 800832e:	fa1f fb82 	uxth.w	fp, r2
 8008332:	b289      	uxth	r1, r1
 8008334:	fb0a 110b 	mla	r1, sl, fp, r1
 8008338:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800833c:	f8d9 2000 	ldr.w	r2, [r9]
 8008340:	4461      	add	r1, ip
 8008342:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008346:	fb0a c20b 	mla	r2, sl, fp, ip
 800834a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800834e:	b289      	uxth	r1, r1
 8008350:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008354:	4577      	cmp	r7, lr
 8008356:	f849 1b04 	str.w	r1, [r9], #4
 800835a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800835e:	d8e2      	bhi.n	8008326 <__multiply+0xb2>
 8008360:	9a01      	ldr	r2, [sp, #4]
 8008362:	f845 c002 	str.w	ip, [r5, r2]
 8008366:	9a03      	ldr	r2, [sp, #12]
 8008368:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800836c:	3304      	adds	r3, #4
 800836e:	f1b9 0f00 	cmp.w	r9, #0
 8008372:	d020      	beq.n	80083b6 <__multiply+0x142>
 8008374:	6829      	ldr	r1, [r5, #0]
 8008376:	f104 0c14 	add.w	ip, r4, #20
 800837a:	46ae      	mov	lr, r5
 800837c:	f04f 0a00 	mov.w	sl, #0
 8008380:	f8bc b000 	ldrh.w	fp, [ip]
 8008384:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008388:	fb09 220b 	mla	r2, r9, fp, r2
 800838c:	4492      	add	sl, r2
 800838e:	b289      	uxth	r1, r1
 8008390:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008394:	f84e 1b04 	str.w	r1, [lr], #4
 8008398:	f85c 2b04 	ldr.w	r2, [ip], #4
 800839c:	f8be 1000 	ldrh.w	r1, [lr]
 80083a0:	0c12      	lsrs	r2, r2, #16
 80083a2:	fb09 1102 	mla	r1, r9, r2, r1
 80083a6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80083aa:	4567      	cmp	r7, ip
 80083ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80083b0:	d8e6      	bhi.n	8008380 <__multiply+0x10c>
 80083b2:	9a01      	ldr	r2, [sp, #4]
 80083b4:	50a9      	str	r1, [r5, r2]
 80083b6:	3504      	adds	r5, #4
 80083b8:	e79a      	b.n	80082f0 <__multiply+0x7c>
 80083ba:	3e01      	subs	r6, #1
 80083bc:	e79c      	b.n	80082f8 <__multiply+0x84>
 80083be:	bf00      	nop
 80083c0:	0800a318 	.word	0x0800a318
 80083c4:	0800a3a4 	.word	0x0800a3a4

080083c8 <__pow5mult>:
 80083c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083cc:	4615      	mov	r5, r2
 80083ce:	f012 0203 	ands.w	r2, r2, #3
 80083d2:	4606      	mov	r6, r0
 80083d4:	460f      	mov	r7, r1
 80083d6:	d007      	beq.n	80083e8 <__pow5mult+0x20>
 80083d8:	4c25      	ldr	r4, [pc, #148]	; (8008470 <__pow5mult+0xa8>)
 80083da:	3a01      	subs	r2, #1
 80083dc:	2300      	movs	r3, #0
 80083de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80083e2:	f7ff fe51 	bl	8008088 <__multadd>
 80083e6:	4607      	mov	r7, r0
 80083e8:	10ad      	asrs	r5, r5, #2
 80083ea:	d03d      	beq.n	8008468 <__pow5mult+0xa0>
 80083ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80083ee:	b97c      	cbnz	r4, 8008410 <__pow5mult+0x48>
 80083f0:	2010      	movs	r0, #16
 80083f2:	f7ff fdbf 	bl	8007f74 <malloc>
 80083f6:	4602      	mov	r2, r0
 80083f8:	6270      	str	r0, [r6, #36]	; 0x24
 80083fa:	b928      	cbnz	r0, 8008408 <__pow5mult+0x40>
 80083fc:	4b1d      	ldr	r3, [pc, #116]	; (8008474 <__pow5mult+0xac>)
 80083fe:	481e      	ldr	r0, [pc, #120]	; (8008478 <__pow5mult+0xb0>)
 8008400:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008404:	f000 fd2e 	bl	8008e64 <__assert_func>
 8008408:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800840c:	6004      	str	r4, [r0, #0]
 800840e:	60c4      	str	r4, [r0, #12]
 8008410:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008414:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008418:	b94c      	cbnz	r4, 800842e <__pow5mult+0x66>
 800841a:	f240 2171 	movw	r1, #625	; 0x271
 800841e:	4630      	mov	r0, r6
 8008420:	f7ff ff12 	bl	8008248 <__i2b>
 8008424:	2300      	movs	r3, #0
 8008426:	f8c8 0008 	str.w	r0, [r8, #8]
 800842a:	4604      	mov	r4, r0
 800842c:	6003      	str	r3, [r0, #0]
 800842e:	f04f 0900 	mov.w	r9, #0
 8008432:	07eb      	lsls	r3, r5, #31
 8008434:	d50a      	bpl.n	800844c <__pow5mult+0x84>
 8008436:	4639      	mov	r1, r7
 8008438:	4622      	mov	r2, r4
 800843a:	4630      	mov	r0, r6
 800843c:	f7ff ff1a 	bl	8008274 <__multiply>
 8008440:	4639      	mov	r1, r7
 8008442:	4680      	mov	r8, r0
 8008444:	4630      	mov	r0, r6
 8008446:	f7ff fdfd 	bl	8008044 <_Bfree>
 800844a:	4647      	mov	r7, r8
 800844c:	106d      	asrs	r5, r5, #1
 800844e:	d00b      	beq.n	8008468 <__pow5mult+0xa0>
 8008450:	6820      	ldr	r0, [r4, #0]
 8008452:	b938      	cbnz	r0, 8008464 <__pow5mult+0x9c>
 8008454:	4622      	mov	r2, r4
 8008456:	4621      	mov	r1, r4
 8008458:	4630      	mov	r0, r6
 800845a:	f7ff ff0b 	bl	8008274 <__multiply>
 800845e:	6020      	str	r0, [r4, #0]
 8008460:	f8c0 9000 	str.w	r9, [r0]
 8008464:	4604      	mov	r4, r0
 8008466:	e7e4      	b.n	8008432 <__pow5mult+0x6a>
 8008468:	4638      	mov	r0, r7
 800846a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800846e:	bf00      	nop
 8008470:	0800a4f0 	.word	0x0800a4f0
 8008474:	0800a2a6 	.word	0x0800a2a6
 8008478:	0800a3a4 	.word	0x0800a3a4

0800847c <__lshift>:
 800847c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008480:	460c      	mov	r4, r1
 8008482:	6849      	ldr	r1, [r1, #4]
 8008484:	6923      	ldr	r3, [r4, #16]
 8008486:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800848a:	68a3      	ldr	r3, [r4, #8]
 800848c:	4607      	mov	r7, r0
 800848e:	4691      	mov	r9, r2
 8008490:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008494:	f108 0601 	add.w	r6, r8, #1
 8008498:	42b3      	cmp	r3, r6
 800849a:	db0b      	blt.n	80084b4 <__lshift+0x38>
 800849c:	4638      	mov	r0, r7
 800849e:	f7ff fd91 	bl	8007fc4 <_Balloc>
 80084a2:	4605      	mov	r5, r0
 80084a4:	b948      	cbnz	r0, 80084ba <__lshift+0x3e>
 80084a6:	4602      	mov	r2, r0
 80084a8:	4b2a      	ldr	r3, [pc, #168]	; (8008554 <__lshift+0xd8>)
 80084aa:	482b      	ldr	r0, [pc, #172]	; (8008558 <__lshift+0xdc>)
 80084ac:	f240 11d9 	movw	r1, #473	; 0x1d9
 80084b0:	f000 fcd8 	bl	8008e64 <__assert_func>
 80084b4:	3101      	adds	r1, #1
 80084b6:	005b      	lsls	r3, r3, #1
 80084b8:	e7ee      	b.n	8008498 <__lshift+0x1c>
 80084ba:	2300      	movs	r3, #0
 80084bc:	f100 0114 	add.w	r1, r0, #20
 80084c0:	f100 0210 	add.w	r2, r0, #16
 80084c4:	4618      	mov	r0, r3
 80084c6:	4553      	cmp	r3, sl
 80084c8:	db37      	blt.n	800853a <__lshift+0xbe>
 80084ca:	6920      	ldr	r0, [r4, #16]
 80084cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80084d0:	f104 0314 	add.w	r3, r4, #20
 80084d4:	f019 091f 	ands.w	r9, r9, #31
 80084d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80084dc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80084e0:	d02f      	beq.n	8008542 <__lshift+0xc6>
 80084e2:	f1c9 0e20 	rsb	lr, r9, #32
 80084e6:	468a      	mov	sl, r1
 80084e8:	f04f 0c00 	mov.w	ip, #0
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	fa02 f209 	lsl.w	r2, r2, r9
 80084f2:	ea42 020c 	orr.w	r2, r2, ip
 80084f6:	f84a 2b04 	str.w	r2, [sl], #4
 80084fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80084fe:	4298      	cmp	r0, r3
 8008500:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008504:	d8f2      	bhi.n	80084ec <__lshift+0x70>
 8008506:	1b03      	subs	r3, r0, r4
 8008508:	3b15      	subs	r3, #21
 800850a:	f023 0303 	bic.w	r3, r3, #3
 800850e:	3304      	adds	r3, #4
 8008510:	f104 0215 	add.w	r2, r4, #21
 8008514:	4290      	cmp	r0, r2
 8008516:	bf38      	it	cc
 8008518:	2304      	movcc	r3, #4
 800851a:	f841 c003 	str.w	ip, [r1, r3]
 800851e:	f1bc 0f00 	cmp.w	ip, #0
 8008522:	d001      	beq.n	8008528 <__lshift+0xac>
 8008524:	f108 0602 	add.w	r6, r8, #2
 8008528:	3e01      	subs	r6, #1
 800852a:	4638      	mov	r0, r7
 800852c:	612e      	str	r6, [r5, #16]
 800852e:	4621      	mov	r1, r4
 8008530:	f7ff fd88 	bl	8008044 <_Bfree>
 8008534:	4628      	mov	r0, r5
 8008536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800853a:	f842 0f04 	str.w	r0, [r2, #4]!
 800853e:	3301      	adds	r3, #1
 8008540:	e7c1      	b.n	80084c6 <__lshift+0x4a>
 8008542:	3904      	subs	r1, #4
 8008544:	f853 2b04 	ldr.w	r2, [r3], #4
 8008548:	f841 2f04 	str.w	r2, [r1, #4]!
 800854c:	4298      	cmp	r0, r3
 800854e:	d8f9      	bhi.n	8008544 <__lshift+0xc8>
 8008550:	e7ea      	b.n	8008528 <__lshift+0xac>
 8008552:	bf00      	nop
 8008554:	0800a318 	.word	0x0800a318
 8008558:	0800a3a4 	.word	0x0800a3a4

0800855c <__mcmp>:
 800855c:	b530      	push	{r4, r5, lr}
 800855e:	6902      	ldr	r2, [r0, #16]
 8008560:	690c      	ldr	r4, [r1, #16]
 8008562:	1b12      	subs	r2, r2, r4
 8008564:	d10e      	bne.n	8008584 <__mcmp+0x28>
 8008566:	f100 0314 	add.w	r3, r0, #20
 800856a:	3114      	adds	r1, #20
 800856c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008570:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008574:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008578:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800857c:	42a5      	cmp	r5, r4
 800857e:	d003      	beq.n	8008588 <__mcmp+0x2c>
 8008580:	d305      	bcc.n	800858e <__mcmp+0x32>
 8008582:	2201      	movs	r2, #1
 8008584:	4610      	mov	r0, r2
 8008586:	bd30      	pop	{r4, r5, pc}
 8008588:	4283      	cmp	r3, r0
 800858a:	d3f3      	bcc.n	8008574 <__mcmp+0x18>
 800858c:	e7fa      	b.n	8008584 <__mcmp+0x28>
 800858e:	f04f 32ff 	mov.w	r2, #4294967295
 8008592:	e7f7      	b.n	8008584 <__mcmp+0x28>

08008594 <__mdiff>:
 8008594:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008598:	460c      	mov	r4, r1
 800859a:	4606      	mov	r6, r0
 800859c:	4611      	mov	r1, r2
 800859e:	4620      	mov	r0, r4
 80085a0:	4690      	mov	r8, r2
 80085a2:	f7ff ffdb 	bl	800855c <__mcmp>
 80085a6:	1e05      	subs	r5, r0, #0
 80085a8:	d110      	bne.n	80085cc <__mdiff+0x38>
 80085aa:	4629      	mov	r1, r5
 80085ac:	4630      	mov	r0, r6
 80085ae:	f7ff fd09 	bl	8007fc4 <_Balloc>
 80085b2:	b930      	cbnz	r0, 80085c2 <__mdiff+0x2e>
 80085b4:	4b3a      	ldr	r3, [pc, #232]	; (80086a0 <__mdiff+0x10c>)
 80085b6:	4602      	mov	r2, r0
 80085b8:	f240 2132 	movw	r1, #562	; 0x232
 80085bc:	4839      	ldr	r0, [pc, #228]	; (80086a4 <__mdiff+0x110>)
 80085be:	f000 fc51 	bl	8008e64 <__assert_func>
 80085c2:	2301      	movs	r3, #1
 80085c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80085c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085cc:	bfa4      	itt	ge
 80085ce:	4643      	movge	r3, r8
 80085d0:	46a0      	movge	r8, r4
 80085d2:	4630      	mov	r0, r6
 80085d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80085d8:	bfa6      	itte	ge
 80085da:	461c      	movge	r4, r3
 80085dc:	2500      	movge	r5, #0
 80085de:	2501      	movlt	r5, #1
 80085e0:	f7ff fcf0 	bl	8007fc4 <_Balloc>
 80085e4:	b920      	cbnz	r0, 80085f0 <__mdiff+0x5c>
 80085e6:	4b2e      	ldr	r3, [pc, #184]	; (80086a0 <__mdiff+0x10c>)
 80085e8:	4602      	mov	r2, r0
 80085ea:	f44f 7110 	mov.w	r1, #576	; 0x240
 80085ee:	e7e5      	b.n	80085bc <__mdiff+0x28>
 80085f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80085f4:	6926      	ldr	r6, [r4, #16]
 80085f6:	60c5      	str	r5, [r0, #12]
 80085f8:	f104 0914 	add.w	r9, r4, #20
 80085fc:	f108 0514 	add.w	r5, r8, #20
 8008600:	f100 0e14 	add.w	lr, r0, #20
 8008604:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008608:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800860c:	f108 0210 	add.w	r2, r8, #16
 8008610:	46f2      	mov	sl, lr
 8008612:	2100      	movs	r1, #0
 8008614:	f859 3b04 	ldr.w	r3, [r9], #4
 8008618:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800861c:	fa1f f883 	uxth.w	r8, r3
 8008620:	fa11 f18b 	uxtah	r1, r1, fp
 8008624:	0c1b      	lsrs	r3, r3, #16
 8008626:	eba1 0808 	sub.w	r8, r1, r8
 800862a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800862e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008632:	fa1f f888 	uxth.w	r8, r8
 8008636:	1419      	asrs	r1, r3, #16
 8008638:	454e      	cmp	r6, r9
 800863a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800863e:	f84a 3b04 	str.w	r3, [sl], #4
 8008642:	d8e7      	bhi.n	8008614 <__mdiff+0x80>
 8008644:	1b33      	subs	r3, r6, r4
 8008646:	3b15      	subs	r3, #21
 8008648:	f023 0303 	bic.w	r3, r3, #3
 800864c:	3304      	adds	r3, #4
 800864e:	3415      	adds	r4, #21
 8008650:	42a6      	cmp	r6, r4
 8008652:	bf38      	it	cc
 8008654:	2304      	movcc	r3, #4
 8008656:	441d      	add	r5, r3
 8008658:	4473      	add	r3, lr
 800865a:	469e      	mov	lr, r3
 800865c:	462e      	mov	r6, r5
 800865e:	4566      	cmp	r6, ip
 8008660:	d30e      	bcc.n	8008680 <__mdiff+0xec>
 8008662:	f10c 0203 	add.w	r2, ip, #3
 8008666:	1b52      	subs	r2, r2, r5
 8008668:	f022 0203 	bic.w	r2, r2, #3
 800866c:	3d03      	subs	r5, #3
 800866e:	45ac      	cmp	ip, r5
 8008670:	bf38      	it	cc
 8008672:	2200      	movcc	r2, #0
 8008674:	441a      	add	r2, r3
 8008676:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800867a:	b17b      	cbz	r3, 800869c <__mdiff+0x108>
 800867c:	6107      	str	r7, [r0, #16]
 800867e:	e7a3      	b.n	80085c8 <__mdiff+0x34>
 8008680:	f856 8b04 	ldr.w	r8, [r6], #4
 8008684:	fa11 f288 	uxtah	r2, r1, r8
 8008688:	1414      	asrs	r4, r2, #16
 800868a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800868e:	b292      	uxth	r2, r2
 8008690:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008694:	f84e 2b04 	str.w	r2, [lr], #4
 8008698:	1421      	asrs	r1, r4, #16
 800869a:	e7e0      	b.n	800865e <__mdiff+0xca>
 800869c:	3f01      	subs	r7, #1
 800869e:	e7ea      	b.n	8008676 <__mdiff+0xe2>
 80086a0:	0800a318 	.word	0x0800a318
 80086a4:	0800a3a4 	.word	0x0800a3a4

080086a8 <__ulp>:
 80086a8:	b082      	sub	sp, #8
 80086aa:	ed8d 0b00 	vstr	d0, [sp]
 80086ae:	9b01      	ldr	r3, [sp, #4]
 80086b0:	4912      	ldr	r1, [pc, #72]	; (80086fc <__ulp+0x54>)
 80086b2:	4019      	ands	r1, r3
 80086b4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80086b8:	2900      	cmp	r1, #0
 80086ba:	dd05      	ble.n	80086c8 <__ulp+0x20>
 80086bc:	2200      	movs	r2, #0
 80086be:	460b      	mov	r3, r1
 80086c0:	ec43 2b10 	vmov	d0, r2, r3
 80086c4:	b002      	add	sp, #8
 80086c6:	4770      	bx	lr
 80086c8:	4249      	negs	r1, r1
 80086ca:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80086ce:	ea4f 5021 	mov.w	r0, r1, asr #20
 80086d2:	f04f 0200 	mov.w	r2, #0
 80086d6:	f04f 0300 	mov.w	r3, #0
 80086da:	da04      	bge.n	80086e6 <__ulp+0x3e>
 80086dc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80086e0:	fa41 f300 	asr.w	r3, r1, r0
 80086e4:	e7ec      	b.n	80086c0 <__ulp+0x18>
 80086e6:	f1a0 0114 	sub.w	r1, r0, #20
 80086ea:	291e      	cmp	r1, #30
 80086ec:	bfda      	itte	le
 80086ee:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80086f2:	fa20 f101 	lsrle.w	r1, r0, r1
 80086f6:	2101      	movgt	r1, #1
 80086f8:	460a      	mov	r2, r1
 80086fa:	e7e1      	b.n	80086c0 <__ulp+0x18>
 80086fc:	7ff00000 	.word	0x7ff00000

08008700 <__b2d>:
 8008700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008702:	6905      	ldr	r5, [r0, #16]
 8008704:	f100 0714 	add.w	r7, r0, #20
 8008708:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800870c:	1f2e      	subs	r6, r5, #4
 800870e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008712:	4620      	mov	r0, r4
 8008714:	f7ff fd48 	bl	80081a8 <__hi0bits>
 8008718:	f1c0 0320 	rsb	r3, r0, #32
 800871c:	280a      	cmp	r0, #10
 800871e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800879c <__b2d+0x9c>
 8008722:	600b      	str	r3, [r1, #0]
 8008724:	dc14      	bgt.n	8008750 <__b2d+0x50>
 8008726:	f1c0 0e0b 	rsb	lr, r0, #11
 800872a:	fa24 f10e 	lsr.w	r1, r4, lr
 800872e:	42b7      	cmp	r7, r6
 8008730:	ea41 030c 	orr.w	r3, r1, ip
 8008734:	bf34      	ite	cc
 8008736:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800873a:	2100      	movcs	r1, #0
 800873c:	3015      	adds	r0, #21
 800873e:	fa04 f000 	lsl.w	r0, r4, r0
 8008742:	fa21 f10e 	lsr.w	r1, r1, lr
 8008746:	ea40 0201 	orr.w	r2, r0, r1
 800874a:	ec43 2b10 	vmov	d0, r2, r3
 800874e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008750:	42b7      	cmp	r7, r6
 8008752:	bf3a      	itte	cc
 8008754:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008758:	f1a5 0608 	subcc.w	r6, r5, #8
 800875c:	2100      	movcs	r1, #0
 800875e:	380b      	subs	r0, #11
 8008760:	d017      	beq.n	8008792 <__b2d+0x92>
 8008762:	f1c0 0c20 	rsb	ip, r0, #32
 8008766:	fa04 f500 	lsl.w	r5, r4, r0
 800876a:	42be      	cmp	r6, r7
 800876c:	fa21 f40c 	lsr.w	r4, r1, ip
 8008770:	ea45 0504 	orr.w	r5, r5, r4
 8008774:	bf8c      	ite	hi
 8008776:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800877a:	2400      	movls	r4, #0
 800877c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008780:	fa01 f000 	lsl.w	r0, r1, r0
 8008784:	fa24 f40c 	lsr.w	r4, r4, ip
 8008788:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800878c:	ea40 0204 	orr.w	r2, r0, r4
 8008790:	e7db      	b.n	800874a <__b2d+0x4a>
 8008792:	ea44 030c 	orr.w	r3, r4, ip
 8008796:	460a      	mov	r2, r1
 8008798:	e7d7      	b.n	800874a <__b2d+0x4a>
 800879a:	bf00      	nop
 800879c:	3ff00000 	.word	0x3ff00000

080087a0 <__d2b>:
 80087a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80087a4:	4689      	mov	r9, r1
 80087a6:	2101      	movs	r1, #1
 80087a8:	ec57 6b10 	vmov	r6, r7, d0
 80087ac:	4690      	mov	r8, r2
 80087ae:	f7ff fc09 	bl	8007fc4 <_Balloc>
 80087b2:	4604      	mov	r4, r0
 80087b4:	b930      	cbnz	r0, 80087c4 <__d2b+0x24>
 80087b6:	4602      	mov	r2, r0
 80087b8:	4b25      	ldr	r3, [pc, #148]	; (8008850 <__d2b+0xb0>)
 80087ba:	4826      	ldr	r0, [pc, #152]	; (8008854 <__d2b+0xb4>)
 80087bc:	f240 310a 	movw	r1, #778	; 0x30a
 80087c0:	f000 fb50 	bl	8008e64 <__assert_func>
 80087c4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80087c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80087cc:	bb35      	cbnz	r5, 800881c <__d2b+0x7c>
 80087ce:	2e00      	cmp	r6, #0
 80087d0:	9301      	str	r3, [sp, #4]
 80087d2:	d028      	beq.n	8008826 <__d2b+0x86>
 80087d4:	4668      	mov	r0, sp
 80087d6:	9600      	str	r6, [sp, #0]
 80087d8:	f7ff fd06 	bl	80081e8 <__lo0bits>
 80087dc:	9900      	ldr	r1, [sp, #0]
 80087de:	b300      	cbz	r0, 8008822 <__d2b+0x82>
 80087e0:	9a01      	ldr	r2, [sp, #4]
 80087e2:	f1c0 0320 	rsb	r3, r0, #32
 80087e6:	fa02 f303 	lsl.w	r3, r2, r3
 80087ea:	430b      	orrs	r3, r1
 80087ec:	40c2      	lsrs	r2, r0
 80087ee:	6163      	str	r3, [r4, #20]
 80087f0:	9201      	str	r2, [sp, #4]
 80087f2:	9b01      	ldr	r3, [sp, #4]
 80087f4:	61a3      	str	r3, [r4, #24]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	bf14      	ite	ne
 80087fa:	2202      	movne	r2, #2
 80087fc:	2201      	moveq	r2, #1
 80087fe:	6122      	str	r2, [r4, #16]
 8008800:	b1d5      	cbz	r5, 8008838 <__d2b+0x98>
 8008802:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008806:	4405      	add	r5, r0
 8008808:	f8c9 5000 	str.w	r5, [r9]
 800880c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008810:	f8c8 0000 	str.w	r0, [r8]
 8008814:	4620      	mov	r0, r4
 8008816:	b003      	add	sp, #12
 8008818:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800881c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008820:	e7d5      	b.n	80087ce <__d2b+0x2e>
 8008822:	6161      	str	r1, [r4, #20]
 8008824:	e7e5      	b.n	80087f2 <__d2b+0x52>
 8008826:	a801      	add	r0, sp, #4
 8008828:	f7ff fcde 	bl	80081e8 <__lo0bits>
 800882c:	9b01      	ldr	r3, [sp, #4]
 800882e:	6163      	str	r3, [r4, #20]
 8008830:	2201      	movs	r2, #1
 8008832:	6122      	str	r2, [r4, #16]
 8008834:	3020      	adds	r0, #32
 8008836:	e7e3      	b.n	8008800 <__d2b+0x60>
 8008838:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800883c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008840:	f8c9 0000 	str.w	r0, [r9]
 8008844:	6918      	ldr	r0, [r3, #16]
 8008846:	f7ff fcaf 	bl	80081a8 <__hi0bits>
 800884a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800884e:	e7df      	b.n	8008810 <__d2b+0x70>
 8008850:	0800a318 	.word	0x0800a318
 8008854:	0800a3a4 	.word	0x0800a3a4

08008858 <__ratio>:
 8008858:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800885c:	4688      	mov	r8, r1
 800885e:	4669      	mov	r1, sp
 8008860:	4681      	mov	r9, r0
 8008862:	f7ff ff4d 	bl	8008700 <__b2d>
 8008866:	a901      	add	r1, sp, #4
 8008868:	4640      	mov	r0, r8
 800886a:	ec55 4b10 	vmov	r4, r5, d0
 800886e:	f7ff ff47 	bl	8008700 <__b2d>
 8008872:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008876:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800887a:	eba3 0c02 	sub.w	ip, r3, r2
 800887e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008882:	1a9b      	subs	r3, r3, r2
 8008884:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008888:	ec51 0b10 	vmov	r0, r1, d0
 800888c:	2b00      	cmp	r3, #0
 800888e:	bfd6      	itet	le
 8008890:	460a      	movle	r2, r1
 8008892:	462a      	movgt	r2, r5
 8008894:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008898:	468b      	mov	fp, r1
 800889a:	462f      	mov	r7, r5
 800889c:	bfd4      	ite	le
 800889e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80088a2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80088a6:	4620      	mov	r0, r4
 80088a8:	ee10 2a10 	vmov	r2, s0
 80088ac:	465b      	mov	r3, fp
 80088ae:	4639      	mov	r1, r7
 80088b0:	f7f7 ffd4 	bl	800085c <__aeabi_ddiv>
 80088b4:	ec41 0b10 	vmov	d0, r0, r1
 80088b8:	b003      	add	sp, #12
 80088ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080088be <__copybits>:
 80088be:	3901      	subs	r1, #1
 80088c0:	b570      	push	{r4, r5, r6, lr}
 80088c2:	1149      	asrs	r1, r1, #5
 80088c4:	6914      	ldr	r4, [r2, #16]
 80088c6:	3101      	adds	r1, #1
 80088c8:	f102 0314 	add.w	r3, r2, #20
 80088cc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80088d0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80088d4:	1f05      	subs	r5, r0, #4
 80088d6:	42a3      	cmp	r3, r4
 80088d8:	d30c      	bcc.n	80088f4 <__copybits+0x36>
 80088da:	1aa3      	subs	r3, r4, r2
 80088dc:	3b11      	subs	r3, #17
 80088de:	f023 0303 	bic.w	r3, r3, #3
 80088e2:	3211      	adds	r2, #17
 80088e4:	42a2      	cmp	r2, r4
 80088e6:	bf88      	it	hi
 80088e8:	2300      	movhi	r3, #0
 80088ea:	4418      	add	r0, r3
 80088ec:	2300      	movs	r3, #0
 80088ee:	4288      	cmp	r0, r1
 80088f0:	d305      	bcc.n	80088fe <__copybits+0x40>
 80088f2:	bd70      	pop	{r4, r5, r6, pc}
 80088f4:	f853 6b04 	ldr.w	r6, [r3], #4
 80088f8:	f845 6f04 	str.w	r6, [r5, #4]!
 80088fc:	e7eb      	b.n	80088d6 <__copybits+0x18>
 80088fe:	f840 3b04 	str.w	r3, [r0], #4
 8008902:	e7f4      	b.n	80088ee <__copybits+0x30>

08008904 <__any_on>:
 8008904:	f100 0214 	add.w	r2, r0, #20
 8008908:	6900      	ldr	r0, [r0, #16]
 800890a:	114b      	asrs	r3, r1, #5
 800890c:	4298      	cmp	r0, r3
 800890e:	b510      	push	{r4, lr}
 8008910:	db11      	blt.n	8008936 <__any_on+0x32>
 8008912:	dd0a      	ble.n	800892a <__any_on+0x26>
 8008914:	f011 011f 	ands.w	r1, r1, #31
 8008918:	d007      	beq.n	800892a <__any_on+0x26>
 800891a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800891e:	fa24 f001 	lsr.w	r0, r4, r1
 8008922:	fa00 f101 	lsl.w	r1, r0, r1
 8008926:	428c      	cmp	r4, r1
 8008928:	d10b      	bne.n	8008942 <__any_on+0x3e>
 800892a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800892e:	4293      	cmp	r3, r2
 8008930:	d803      	bhi.n	800893a <__any_on+0x36>
 8008932:	2000      	movs	r0, #0
 8008934:	bd10      	pop	{r4, pc}
 8008936:	4603      	mov	r3, r0
 8008938:	e7f7      	b.n	800892a <__any_on+0x26>
 800893a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800893e:	2900      	cmp	r1, #0
 8008940:	d0f5      	beq.n	800892e <__any_on+0x2a>
 8008942:	2001      	movs	r0, #1
 8008944:	e7f6      	b.n	8008934 <__any_on+0x30>

08008946 <_calloc_r>:
 8008946:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008948:	fba1 2402 	umull	r2, r4, r1, r2
 800894c:	b94c      	cbnz	r4, 8008962 <_calloc_r+0x1c>
 800894e:	4611      	mov	r1, r2
 8008950:	9201      	str	r2, [sp, #4]
 8008952:	f000 f87b 	bl	8008a4c <_malloc_r>
 8008956:	9a01      	ldr	r2, [sp, #4]
 8008958:	4605      	mov	r5, r0
 800895a:	b930      	cbnz	r0, 800896a <_calloc_r+0x24>
 800895c:	4628      	mov	r0, r5
 800895e:	b003      	add	sp, #12
 8008960:	bd30      	pop	{r4, r5, pc}
 8008962:	220c      	movs	r2, #12
 8008964:	6002      	str	r2, [r0, #0]
 8008966:	2500      	movs	r5, #0
 8008968:	e7f8      	b.n	800895c <_calloc_r+0x16>
 800896a:	4621      	mov	r1, r4
 800896c:	f7fc fbbe 	bl	80050ec <memset>
 8008970:	e7f4      	b.n	800895c <_calloc_r+0x16>
	...

08008974 <_free_r>:
 8008974:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008976:	2900      	cmp	r1, #0
 8008978:	d044      	beq.n	8008a04 <_free_r+0x90>
 800897a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800897e:	9001      	str	r0, [sp, #4]
 8008980:	2b00      	cmp	r3, #0
 8008982:	f1a1 0404 	sub.w	r4, r1, #4
 8008986:	bfb8      	it	lt
 8008988:	18e4      	addlt	r4, r4, r3
 800898a:	f000 fab5 	bl	8008ef8 <__malloc_lock>
 800898e:	4a1e      	ldr	r2, [pc, #120]	; (8008a08 <_free_r+0x94>)
 8008990:	9801      	ldr	r0, [sp, #4]
 8008992:	6813      	ldr	r3, [r2, #0]
 8008994:	b933      	cbnz	r3, 80089a4 <_free_r+0x30>
 8008996:	6063      	str	r3, [r4, #4]
 8008998:	6014      	str	r4, [r2, #0]
 800899a:	b003      	add	sp, #12
 800899c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80089a0:	f000 bab0 	b.w	8008f04 <__malloc_unlock>
 80089a4:	42a3      	cmp	r3, r4
 80089a6:	d908      	bls.n	80089ba <_free_r+0x46>
 80089a8:	6825      	ldr	r5, [r4, #0]
 80089aa:	1961      	adds	r1, r4, r5
 80089ac:	428b      	cmp	r3, r1
 80089ae:	bf01      	itttt	eq
 80089b0:	6819      	ldreq	r1, [r3, #0]
 80089b2:	685b      	ldreq	r3, [r3, #4]
 80089b4:	1949      	addeq	r1, r1, r5
 80089b6:	6021      	streq	r1, [r4, #0]
 80089b8:	e7ed      	b.n	8008996 <_free_r+0x22>
 80089ba:	461a      	mov	r2, r3
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	b10b      	cbz	r3, 80089c4 <_free_r+0x50>
 80089c0:	42a3      	cmp	r3, r4
 80089c2:	d9fa      	bls.n	80089ba <_free_r+0x46>
 80089c4:	6811      	ldr	r1, [r2, #0]
 80089c6:	1855      	adds	r5, r2, r1
 80089c8:	42a5      	cmp	r5, r4
 80089ca:	d10b      	bne.n	80089e4 <_free_r+0x70>
 80089cc:	6824      	ldr	r4, [r4, #0]
 80089ce:	4421      	add	r1, r4
 80089d0:	1854      	adds	r4, r2, r1
 80089d2:	42a3      	cmp	r3, r4
 80089d4:	6011      	str	r1, [r2, #0]
 80089d6:	d1e0      	bne.n	800899a <_free_r+0x26>
 80089d8:	681c      	ldr	r4, [r3, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	6053      	str	r3, [r2, #4]
 80089de:	4421      	add	r1, r4
 80089e0:	6011      	str	r1, [r2, #0]
 80089e2:	e7da      	b.n	800899a <_free_r+0x26>
 80089e4:	d902      	bls.n	80089ec <_free_r+0x78>
 80089e6:	230c      	movs	r3, #12
 80089e8:	6003      	str	r3, [r0, #0]
 80089ea:	e7d6      	b.n	800899a <_free_r+0x26>
 80089ec:	6825      	ldr	r5, [r4, #0]
 80089ee:	1961      	adds	r1, r4, r5
 80089f0:	428b      	cmp	r3, r1
 80089f2:	bf04      	itt	eq
 80089f4:	6819      	ldreq	r1, [r3, #0]
 80089f6:	685b      	ldreq	r3, [r3, #4]
 80089f8:	6063      	str	r3, [r4, #4]
 80089fa:	bf04      	itt	eq
 80089fc:	1949      	addeq	r1, r1, r5
 80089fe:	6021      	streq	r1, [r4, #0]
 8008a00:	6054      	str	r4, [r2, #4]
 8008a02:	e7ca      	b.n	800899a <_free_r+0x26>
 8008a04:	b003      	add	sp, #12
 8008a06:	bd30      	pop	{r4, r5, pc}
 8008a08:	20000318 	.word	0x20000318

08008a0c <sbrk_aligned>:
 8008a0c:	b570      	push	{r4, r5, r6, lr}
 8008a0e:	4e0e      	ldr	r6, [pc, #56]	; (8008a48 <sbrk_aligned+0x3c>)
 8008a10:	460c      	mov	r4, r1
 8008a12:	6831      	ldr	r1, [r6, #0]
 8008a14:	4605      	mov	r5, r0
 8008a16:	b911      	cbnz	r1, 8008a1e <sbrk_aligned+0x12>
 8008a18:	f000 f9f2 	bl	8008e00 <_sbrk_r>
 8008a1c:	6030      	str	r0, [r6, #0]
 8008a1e:	4621      	mov	r1, r4
 8008a20:	4628      	mov	r0, r5
 8008a22:	f000 f9ed 	bl	8008e00 <_sbrk_r>
 8008a26:	1c43      	adds	r3, r0, #1
 8008a28:	d00a      	beq.n	8008a40 <sbrk_aligned+0x34>
 8008a2a:	1cc4      	adds	r4, r0, #3
 8008a2c:	f024 0403 	bic.w	r4, r4, #3
 8008a30:	42a0      	cmp	r0, r4
 8008a32:	d007      	beq.n	8008a44 <sbrk_aligned+0x38>
 8008a34:	1a21      	subs	r1, r4, r0
 8008a36:	4628      	mov	r0, r5
 8008a38:	f000 f9e2 	bl	8008e00 <_sbrk_r>
 8008a3c:	3001      	adds	r0, #1
 8008a3e:	d101      	bne.n	8008a44 <sbrk_aligned+0x38>
 8008a40:	f04f 34ff 	mov.w	r4, #4294967295
 8008a44:	4620      	mov	r0, r4
 8008a46:	bd70      	pop	{r4, r5, r6, pc}
 8008a48:	2000031c 	.word	0x2000031c

08008a4c <_malloc_r>:
 8008a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a50:	1ccd      	adds	r5, r1, #3
 8008a52:	f025 0503 	bic.w	r5, r5, #3
 8008a56:	3508      	adds	r5, #8
 8008a58:	2d0c      	cmp	r5, #12
 8008a5a:	bf38      	it	cc
 8008a5c:	250c      	movcc	r5, #12
 8008a5e:	2d00      	cmp	r5, #0
 8008a60:	4607      	mov	r7, r0
 8008a62:	db01      	blt.n	8008a68 <_malloc_r+0x1c>
 8008a64:	42a9      	cmp	r1, r5
 8008a66:	d905      	bls.n	8008a74 <_malloc_r+0x28>
 8008a68:	230c      	movs	r3, #12
 8008a6a:	603b      	str	r3, [r7, #0]
 8008a6c:	2600      	movs	r6, #0
 8008a6e:	4630      	mov	r0, r6
 8008a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a74:	4e2e      	ldr	r6, [pc, #184]	; (8008b30 <_malloc_r+0xe4>)
 8008a76:	f000 fa3f 	bl	8008ef8 <__malloc_lock>
 8008a7a:	6833      	ldr	r3, [r6, #0]
 8008a7c:	461c      	mov	r4, r3
 8008a7e:	bb34      	cbnz	r4, 8008ace <_malloc_r+0x82>
 8008a80:	4629      	mov	r1, r5
 8008a82:	4638      	mov	r0, r7
 8008a84:	f7ff ffc2 	bl	8008a0c <sbrk_aligned>
 8008a88:	1c43      	adds	r3, r0, #1
 8008a8a:	4604      	mov	r4, r0
 8008a8c:	d14d      	bne.n	8008b2a <_malloc_r+0xde>
 8008a8e:	6834      	ldr	r4, [r6, #0]
 8008a90:	4626      	mov	r6, r4
 8008a92:	2e00      	cmp	r6, #0
 8008a94:	d140      	bne.n	8008b18 <_malloc_r+0xcc>
 8008a96:	6823      	ldr	r3, [r4, #0]
 8008a98:	4631      	mov	r1, r6
 8008a9a:	4638      	mov	r0, r7
 8008a9c:	eb04 0803 	add.w	r8, r4, r3
 8008aa0:	f000 f9ae 	bl	8008e00 <_sbrk_r>
 8008aa4:	4580      	cmp	r8, r0
 8008aa6:	d13a      	bne.n	8008b1e <_malloc_r+0xd2>
 8008aa8:	6821      	ldr	r1, [r4, #0]
 8008aaa:	3503      	adds	r5, #3
 8008aac:	1a6d      	subs	r5, r5, r1
 8008aae:	f025 0503 	bic.w	r5, r5, #3
 8008ab2:	3508      	adds	r5, #8
 8008ab4:	2d0c      	cmp	r5, #12
 8008ab6:	bf38      	it	cc
 8008ab8:	250c      	movcc	r5, #12
 8008aba:	4629      	mov	r1, r5
 8008abc:	4638      	mov	r0, r7
 8008abe:	f7ff ffa5 	bl	8008a0c <sbrk_aligned>
 8008ac2:	3001      	adds	r0, #1
 8008ac4:	d02b      	beq.n	8008b1e <_malloc_r+0xd2>
 8008ac6:	6823      	ldr	r3, [r4, #0]
 8008ac8:	442b      	add	r3, r5
 8008aca:	6023      	str	r3, [r4, #0]
 8008acc:	e00e      	b.n	8008aec <_malloc_r+0xa0>
 8008ace:	6822      	ldr	r2, [r4, #0]
 8008ad0:	1b52      	subs	r2, r2, r5
 8008ad2:	d41e      	bmi.n	8008b12 <_malloc_r+0xc6>
 8008ad4:	2a0b      	cmp	r2, #11
 8008ad6:	d916      	bls.n	8008b06 <_malloc_r+0xba>
 8008ad8:	1961      	adds	r1, r4, r5
 8008ada:	42a3      	cmp	r3, r4
 8008adc:	6025      	str	r5, [r4, #0]
 8008ade:	bf18      	it	ne
 8008ae0:	6059      	strne	r1, [r3, #4]
 8008ae2:	6863      	ldr	r3, [r4, #4]
 8008ae4:	bf08      	it	eq
 8008ae6:	6031      	streq	r1, [r6, #0]
 8008ae8:	5162      	str	r2, [r4, r5]
 8008aea:	604b      	str	r3, [r1, #4]
 8008aec:	4638      	mov	r0, r7
 8008aee:	f104 060b 	add.w	r6, r4, #11
 8008af2:	f000 fa07 	bl	8008f04 <__malloc_unlock>
 8008af6:	f026 0607 	bic.w	r6, r6, #7
 8008afa:	1d23      	adds	r3, r4, #4
 8008afc:	1af2      	subs	r2, r6, r3
 8008afe:	d0b6      	beq.n	8008a6e <_malloc_r+0x22>
 8008b00:	1b9b      	subs	r3, r3, r6
 8008b02:	50a3      	str	r3, [r4, r2]
 8008b04:	e7b3      	b.n	8008a6e <_malloc_r+0x22>
 8008b06:	6862      	ldr	r2, [r4, #4]
 8008b08:	42a3      	cmp	r3, r4
 8008b0a:	bf0c      	ite	eq
 8008b0c:	6032      	streq	r2, [r6, #0]
 8008b0e:	605a      	strne	r2, [r3, #4]
 8008b10:	e7ec      	b.n	8008aec <_malloc_r+0xa0>
 8008b12:	4623      	mov	r3, r4
 8008b14:	6864      	ldr	r4, [r4, #4]
 8008b16:	e7b2      	b.n	8008a7e <_malloc_r+0x32>
 8008b18:	4634      	mov	r4, r6
 8008b1a:	6876      	ldr	r6, [r6, #4]
 8008b1c:	e7b9      	b.n	8008a92 <_malloc_r+0x46>
 8008b1e:	230c      	movs	r3, #12
 8008b20:	603b      	str	r3, [r7, #0]
 8008b22:	4638      	mov	r0, r7
 8008b24:	f000 f9ee 	bl	8008f04 <__malloc_unlock>
 8008b28:	e7a1      	b.n	8008a6e <_malloc_r+0x22>
 8008b2a:	6025      	str	r5, [r4, #0]
 8008b2c:	e7de      	b.n	8008aec <_malloc_r+0xa0>
 8008b2e:	bf00      	nop
 8008b30:	20000318 	.word	0x20000318

08008b34 <__ssputs_r>:
 8008b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b38:	688e      	ldr	r6, [r1, #8]
 8008b3a:	429e      	cmp	r6, r3
 8008b3c:	4682      	mov	sl, r0
 8008b3e:	460c      	mov	r4, r1
 8008b40:	4690      	mov	r8, r2
 8008b42:	461f      	mov	r7, r3
 8008b44:	d838      	bhi.n	8008bb8 <__ssputs_r+0x84>
 8008b46:	898a      	ldrh	r2, [r1, #12]
 8008b48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008b4c:	d032      	beq.n	8008bb4 <__ssputs_r+0x80>
 8008b4e:	6825      	ldr	r5, [r4, #0]
 8008b50:	6909      	ldr	r1, [r1, #16]
 8008b52:	eba5 0901 	sub.w	r9, r5, r1
 8008b56:	6965      	ldr	r5, [r4, #20]
 8008b58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b60:	3301      	adds	r3, #1
 8008b62:	444b      	add	r3, r9
 8008b64:	106d      	asrs	r5, r5, #1
 8008b66:	429d      	cmp	r5, r3
 8008b68:	bf38      	it	cc
 8008b6a:	461d      	movcc	r5, r3
 8008b6c:	0553      	lsls	r3, r2, #21
 8008b6e:	d531      	bpl.n	8008bd4 <__ssputs_r+0xa0>
 8008b70:	4629      	mov	r1, r5
 8008b72:	f7ff ff6b 	bl	8008a4c <_malloc_r>
 8008b76:	4606      	mov	r6, r0
 8008b78:	b950      	cbnz	r0, 8008b90 <__ssputs_r+0x5c>
 8008b7a:	230c      	movs	r3, #12
 8008b7c:	f8ca 3000 	str.w	r3, [sl]
 8008b80:	89a3      	ldrh	r3, [r4, #12]
 8008b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b86:	81a3      	strh	r3, [r4, #12]
 8008b88:	f04f 30ff 	mov.w	r0, #4294967295
 8008b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b90:	6921      	ldr	r1, [r4, #16]
 8008b92:	464a      	mov	r2, r9
 8008b94:	f7ff fa08 	bl	8007fa8 <memcpy>
 8008b98:	89a3      	ldrh	r3, [r4, #12]
 8008b9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008b9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ba2:	81a3      	strh	r3, [r4, #12]
 8008ba4:	6126      	str	r6, [r4, #16]
 8008ba6:	6165      	str	r5, [r4, #20]
 8008ba8:	444e      	add	r6, r9
 8008baa:	eba5 0509 	sub.w	r5, r5, r9
 8008bae:	6026      	str	r6, [r4, #0]
 8008bb0:	60a5      	str	r5, [r4, #8]
 8008bb2:	463e      	mov	r6, r7
 8008bb4:	42be      	cmp	r6, r7
 8008bb6:	d900      	bls.n	8008bba <__ssputs_r+0x86>
 8008bb8:	463e      	mov	r6, r7
 8008bba:	6820      	ldr	r0, [r4, #0]
 8008bbc:	4632      	mov	r2, r6
 8008bbe:	4641      	mov	r1, r8
 8008bc0:	f000 f980 	bl	8008ec4 <memmove>
 8008bc4:	68a3      	ldr	r3, [r4, #8]
 8008bc6:	1b9b      	subs	r3, r3, r6
 8008bc8:	60a3      	str	r3, [r4, #8]
 8008bca:	6823      	ldr	r3, [r4, #0]
 8008bcc:	4433      	add	r3, r6
 8008bce:	6023      	str	r3, [r4, #0]
 8008bd0:	2000      	movs	r0, #0
 8008bd2:	e7db      	b.n	8008b8c <__ssputs_r+0x58>
 8008bd4:	462a      	mov	r2, r5
 8008bd6:	f000 f99b 	bl	8008f10 <_realloc_r>
 8008bda:	4606      	mov	r6, r0
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	d1e1      	bne.n	8008ba4 <__ssputs_r+0x70>
 8008be0:	6921      	ldr	r1, [r4, #16]
 8008be2:	4650      	mov	r0, sl
 8008be4:	f7ff fec6 	bl	8008974 <_free_r>
 8008be8:	e7c7      	b.n	8008b7a <__ssputs_r+0x46>
	...

08008bec <_svfiprintf_r>:
 8008bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf0:	4698      	mov	r8, r3
 8008bf2:	898b      	ldrh	r3, [r1, #12]
 8008bf4:	061b      	lsls	r3, r3, #24
 8008bf6:	b09d      	sub	sp, #116	; 0x74
 8008bf8:	4607      	mov	r7, r0
 8008bfa:	460d      	mov	r5, r1
 8008bfc:	4614      	mov	r4, r2
 8008bfe:	d50e      	bpl.n	8008c1e <_svfiprintf_r+0x32>
 8008c00:	690b      	ldr	r3, [r1, #16]
 8008c02:	b963      	cbnz	r3, 8008c1e <_svfiprintf_r+0x32>
 8008c04:	2140      	movs	r1, #64	; 0x40
 8008c06:	f7ff ff21 	bl	8008a4c <_malloc_r>
 8008c0a:	6028      	str	r0, [r5, #0]
 8008c0c:	6128      	str	r0, [r5, #16]
 8008c0e:	b920      	cbnz	r0, 8008c1a <_svfiprintf_r+0x2e>
 8008c10:	230c      	movs	r3, #12
 8008c12:	603b      	str	r3, [r7, #0]
 8008c14:	f04f 30ff 	mov.w	r0, #4294967295
 8008c18:	e0d1      	b.n	8008dbe <_svfiprintf_r+0x1d2>
 8008c1a:	2340      	movs	r3, #64	; 0x40
 8008c1c:	616b      	str	r3, [r5, #20]
 8008c1e:	2300      	movs	r3, #0
 8008c20:	9309      	str	r3, [sp, #36]	; 0x24
 8008c22:	2320      	movs	r3, #32
 8008c24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c28:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c2c:	2330      	movs	r3, #48	; 0x30
 8008c2e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008dd8 <_svfiprintf_r+0x1ec>
 8008c32:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c36:	f04f 0901 	mov.w	r9, #1
 8008c3a:	4623      	mov	r3, r4
 8008c3c:	469a      	mov	sl, r3
 8008c3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c42:	b10a      	cbz	r2, 8008c48 <_svfiprintf_r+0x5c>
 8008c44:	2a25      	cmp	r2, #37	; 0x25
 8008c46:	d1f9      	bne.n	8008c3c <_svfiprintf_r+0x50>
 8008c48:	ebba 0b04 	subs.w	fp, sl, r4
 8008c4c:	d00b      	beq.n	8008c66 <_svfiprintf_r+0x7a>
 8008c4e:	465b      	mov	r3, fp
 8008c50:	4622      	mov	r2, r4
 8008c52:	4629      	mov	r1, r5
 8008c54:	4638      	mov	r0, r7
 8008c56:	f7ff ff6d 	bl	8008b34 <__ssputs_r>
 8008c5a:	3001      	adds	r0, #1
 8008c5c:	f000 80aa 	beq.w	8008db4 <_svfiprintf_r+0x1c8>
 8008c60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c62:	445a      	add	r2, fp
 8008c64:	9209      	str	r2, [sp, #36]	; 0x24
 8008c66:	f89a 3000 	ldrb.w	r3, [sl]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	f000 80a2 	beq.w	8008db4 <_svfiprintf_r+0x1c8>
 8008c70:	2300      	movs	r3, #0
 8008c72:	f04f 32ff 	mov.w	r2, #4294967295
 8008c76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c7a:	f10a 0a01 	add.w	sl, sl, #1
 8008c7e:	9304      	str	r3, [sp, #16]
 8008c80:	9307      	str	r3, [sp, #28]
 8008c82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008c86:	931a      	str	r3, [sp, #104]	; 0x68
 8008c88:	4654      	mov	r4, sl
 8008c8a:	2205      	movs	r2, #5
 8008c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c90:	4851      	ldr	r0, [pc, #324]	; (8008dd8 <_svfiprintf_r+0x1ec>)
 8008c92:	f7f7 faad 	bl	80001f0 <memchr>
 8008c96:	9a04      	ldr	r2, [sp, #16]
 8008c98:	b9d8      	cbnz	r0, 8008cd2 <_svfiprintf_r+0xe6>
 8008c9a:	06d0      	lsls	r0, r2, #27
 8008c9c:	bf44      	itt	mi
 8008c9e:	2320      	movmi	r3, #32
 8008ca0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ca4:	0711      	lsls	r1, r2, #28
 8008ca6:	bf44      	itt	mi
 8008ca8:	232b      	movmi	r3, #43	; 0x2b
 8008caa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cae:	f89a 3000 	ldrb.w	r3, [sl]
 8008cb2:	2b2a      	cmp	r3, #42	; 0x2a
 8008cb4:	d015      	beq.n	8008ce2 <_svfiprintf_r+0xf6>
 8008cb6:	9a07      	ldr	r2, [sp, #28]
 8008cb8:	4654      	mov	r4, sl
 8008cba:	2000      	movs	r0, #0
 8008cbc:	f04f 0c0a 	mov.w	ip, #10
 8008cc0:	4621      	mov	r1, r4
 8008cc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cc6:	3b30      	subs	r3, #48	; 0x30
 8008cc8:	2b09      	cmp	r3, #9
 8008cca:	d94e      	bls.n	8008d6a <_svfiprintf_r+0x17e>
 8008ccc:	b1b0      	cbz	r0, 8008cfc <_svfiprintf_r+0x110>
 8008cce:	9207      	str	r2, [sp, #28]
 8008cd0:	e014      	b.n	8008cfc <_svfiprintf_r+0x110>
 8008cd2:	eba0 0308 	sub.w	r3, r0, r8
 8008cd6:	fa09 f303 	lsl.w	r3, r9, r3
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	9304      	str	r3, [sp, #16]
 8008cde:	46a2      	mov	sl, r4
 8008ce0:	e7d2      	b.n	8008c88 <_svfiprintf_r+0x9c>
 8008ce2:	9b03      	ldr	r3, [sp, #12]
 8008ce4:	1d19      	adds	r1, r3, #4
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	9103      	str	r1, [sp, #12]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	bfbb      	ittet	lt
 8008cee:	425b      	neglt	r3, r3
 8008cf0:	f042 0202 	orrlt.w	r2, r2, #2
 8008cf4:	9307      	strge	r3, [sp, #28]
 8008cf6:	9307      	strlt	r3, [sp, #28]
 8008cf8:	bfb8      	it	lt
 8008cfa:	9204      	strlt	r2, [sp, #16]
 8008cfc:	7823      	ldrb	r3, [r4, #0]
 8008cfe:	2b2e      	cmp	r3, #46	; 0x2e
 8008d00:	d10c      	bne.n	8008d1c <_svfiprintf_r+0x130>
 8008d02:	7863      	ldrb	r3, [r4, #1]
 8008d04:	2b2a      	cmp	r3, #42	; 0x2a
 8008d06:	d135      	bne.n	8008d74 <_svfiprintf_r+0x188>
 8008d08:	9b03      	ldr	r3, [sp, #12]
 8008d0a:	1d1a      	adds	r2, r3, #4
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	9203      	str	r2, [sp, #12]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	bfb8      	it	lt
 8008d14:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d18:	3402      	adds	r4, #2
 8008d1a:	9305      	str	r3, [sp, #20]
 8008d1c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008de8 <_svfiprintf_r+0x1fc>
 8008d20:	7821      	ldrb	r1, [r4, #0]
 8008d22:	2203      	movs	r2, #3
 8008d24:	4650      	mov	r0, sl
 8008d26:	f7f7 fa63 	bl	80001f0 <memchr>
 8008d2a:	b140      	cbz	r0, 8008d3e <_svfiprintf_r+0x152>
 8008d2c:	2340      	movs	r3, #64	; 0x40
 8008d2e:	eba0 000a 	sub.w	r0, r0, sl
 8008d32:	fa03 f000 	lsl.w	r0, r3, r0
 8008d36:	9b04      	ldr	r3, [sp, #16]
 8008d38:	4303      	orrs	r3, r0
 8008d3a:	3401      	adds	r4, #1
 8008d3c:	9304      	str	r3, [sp, #16]
 8008d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d42:	4826      	ldr	r0, [pc, #152]	; (8008ddc <_svfiprintf_r+0x1f0>)
 8008d44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d48:	2206      	movs	r2, #6
 8008d4a:	f7f7 fa51 	bl	80001f0 <memchr>
 8008d4e:	2800      	cmp	r0, #0
 8008d50:	d038      	beq.n	8008dc4 <_svfiprintf_r+0x1d8>
 8008d52:	4b23      	ldr	r3, [pc, #140]	; (8008de0 <_svfiprintf_r+0x1f4>)
 8008d54:	bb1b      	cbnz	r3, 8008d9e <_svfiprintf_r+0x1b2>
 8008d56:	9b03      	ldr	r3, [sp, #12]
 8008d58:	3307      	adds	r3, #7
 8008d5a:	f023 0307 	bic.w	r3, r3, #7
 8008d5e:	3308      	adds	r3, #8
 8008d60:	9303      	str	r3, [sp, #12]
 8008d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d64:	4433      	add	r3, r6
 8008d66:	9309      	str	r3, [sp, #36]	; 0x24
 8008d68:	e767      	b.n	8008c3a <_svfiprintf_r+0x4e>
 8008d6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d6e:	460c      	mov	r4, r1
 8008d70:	2001      	movs	r0, #1
 8008d72:	e7a5      	b.n	8008cc0 <_svfiprintf_r+0xd4>
 8008d74:	2300      	movs	r3, #0
 8008d76:	3401      	adds	r4, #1
 8008d78:	9305      	str	r3, [sp, #20]
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	f04f 0c0a 	mov.w	ip, #10
 8008d80:	4620      	mov	r0, r4
 8008d82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d86:	3a30      	subs	r2, #48	; 0x30
 8008d88:	2a09      	cmp	r2, #9
 8008d8a:	d903      	bls.n	8008d94 <_svfiprintf_r+0x1a8>
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d0c5      	beq.n	8008d1c <_svfiprintf_r+0x130>
 8008d90:	9105      	str	r1, [sp, #20]
 8008d92:	e7c3      	b.n	8008d1c <_svfiprintf_r+0x130>
 8008d94:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d98:	4604      	mov	r4, r0
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e7f0      	b.n	8008d80 <_svfiprintf_r+0x194>
 8008d9e:	ab03      	add	r3, sp, #12
 8008da0:	9300      	str	r3, [sp, #0]
 8008da2:	462a      	mov	r2, r5
 8008da4:	4b0f      	ldr	r3, [pc, #60]	; (8008de4 <_svfiprintf_r+0x1f8>)
 8008da6:	a904      	add	r1, sp, #16
 8008da8:	4638      	mov	r0, r7
 8008daa:	f7fc fa47 	bl	800523c <_printf_float>
 8008dae:	1c42      	adds	r2, r0, #1
 8008db0:	4606      	mov	r6, r0
 8008db2:	d1d6      	bne.n	8008d62 <_svfiprintf_r+0x176>
 8008db4:	89ab      	ldrh	r3, [r5, #12]
 8008db6:	065b      	lsls	r3, r3, #25
 8008db8:	f53f af2c 	bmi.w	8008c14 <_svfiprintf_r+0x28>
 8008dbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008dbe:	b01d      	add	sp, #116	; 0x74
 8008dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dc4:	ab03      	add	r3, sp, #12
 8008dc6:	9300      	str	r3, [sp, #0]
 8008dc8:	462a      	mov	r2, r5
 8008dca:	4b06      	ldr	r3, [pc, #24]	; (8008de4 <_svfiprintf_r+0x1f8>)
 8008dcc:	a904      	add	r1, sp, #16
 8008dce:	4638      	mov	r0, r7
 8008dd0:	f7fc fcd8 	bl	8005784 <_printf_i>
 8008dd4:	e7eb      	b.n	8008dae <_svfiprintf_r+0x1c2>
 8008dd6:	bf00      	nop
 8008dd8:	0800a4fc 	.word	0x0800a4fc
 8008ddc:	0800a506 	.word	0x0800a506
 8008de0:	0800523d 	.word	0x0800523d
 8008de4:	08008b35 	.word	0x08008b35
 8008de8:	0800a502 	.word	0x0800a502
 8008dec:	00000000 	.word	0x00000000

08008df0 <nan>:
 8008df0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008df8 <nan+0x8>
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop
 8008df8:	00000000 	.word	0x00000000
 8008dfc:	7ff80000 	.word	0x7ff80000

08008e00 <_sbrk_r>:
 8008e00:	b538      	push	{r3, r4, r5, lr}
 8008e02:	4d06      	ldr	r5, [pc, #24]	; (8008e1c <_sbrk_r+0x1c>)
 8008e04:	2300      	movs	r3, #0
 8008e06:	4604      	mov	r4, r0
 8008e08:	4608      	mov	r0, r1
 8008e0a:	602b      	str	r3, [r5, #0]
 8008e0c:	f7f9 fc2c 	bl	8002668 <_sbrk>
 8008e10:	1c43      	adds	r3, r0, #1
 8008e12:	d102      	bne.n	8008e1a <_sbrk_r+0x1a>
 8008e14:	682b      	ldr	r3, [r5, #0]
 8008e16:	b103      	cbz	r3, 8008e1a <_sbrk_r+0x1a>
 8008e18:	6023      	str	r3, [r4, #0]
 8008e1a:	bd38      	pop	{r3, r4, r5, pc}
 8008e1c:	20000320 	.word	0x20000320

08008e20 <strncmp>:
 8008e20:	b510      	push	{r4, lr}
 8008e22:	b17a      	cbz	r2, 8008e44 <strncmp+0x24>
 8008e24:	4603      	mov	r3, r0
 8008e26:	3901      	subs	r1, #1
 8008e28:	1884      	adds	r4, r0, r2
 8008e2a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008e2e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008e32:	4290      	cmp	r0, r2
 8008e34:	d101      	bne.n	8008e3a <strncmp+0x1a>
 8008e36:	42a3      	cmp	r3, r4
 8008e38:	d101      	bne.n	8008e3e <strncmp+0x1e>
 8008e3a:	1a80      	subs	r0, r0, r2
 8008e3c:	bd10      	pop	{r4, pc}
 8008e3e:	2800      	cmp	r0, #0
 8008e40:	d1f3      	bne.n	8008e2a <strncmp+0xa>
 8008e42:	e7fa      	b.n	8008e3a <strncmp+0x1a>
 8008e44:	4610      	mov	r0, r2
 8008e46:	e7f9      	b.n	8008e3c <strncmp+0x1c>

08008e48 <__ascii_wctomb>:
 8008e48:	b149      	cbz	r1, 8008e5e <__ascii_wctomb+0x16>
 8008e4a:	2aff      	cmp	r2, #255	; 0xff
 8008e4c:	bf85      	ittet	hi
 8008e4e:	238a      	movhi	r3, #138	; 0x8a
 8008e50:	6003      	strhi	r3, [r0, #0]
 8008e52:	700a      	strbls	r2, [r1, #0]
 8008e54:	f04f 30ff 	movhi.w	r0, #4294967295
 8008e58:	bf98      	it	ls
 8008e5a:	2001      	movls	r0, #1
 8008e5c:	4770      	bx	lr
 8008e5e:	4608      	mov	r0, r1
 8008e60:	4770      	bx	lr
	...

08008e64 <__assert_func>:
 8008e64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e66:	4614      	mov	r4, r2
 8008e68:	461a      	mov	r2, r3
 8008e6a:	4b09      	ldr	r3, [pc, #36]	; (8008e90 <__assert_func+0x2c>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4605      	mov	r5, r0
 8008e70:	68d8      	ldr	r0, [r3, #12]
 8008e72:	b14c      	cbz	r4, 8008e88 <__assert_func+0x24>
 8008e74:	4b07      	ldr	r3, [pc, #28]	; (8008e94 <__assert_func+0x30>)
 8008e76:	9100      	str	r1, [sp, #0]
 8008e78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e7c:	4906      	ldr	r1, [pc, #24]	; (8008e98 <__assert_func+0x34>)
 8008e7e:	462b      	mov	r3, r5
 8008e80:	f000 f80e 	bl	8008ea0 <fiprintf>
 8008e84:	f000 fa8c 	bl	80093a0 <abort>
 8008e88:	4b04      	ldr	r3, [pc, #16]	; (8008e9c <__assert_func+0x38>)
 8008e8a:	461c      	mov	r4, r3
 8008e8c:	e7f3      	b.n	8008e76 <__assert_func+0x12>
 8008e8e:	bf00      	nop
 8008e90:	20000028 	.word	0x20000028
 8008e94:	0800a50d 	.word	0x0800a50d
 8008e98:	0800a51a 	.word	0x0800a51a
 8008e9c:	0800a548 	.word	0x0800a548

08008ea0 <fiprintf>:
 8008ea0:	b40e      	push	{r1, r2, r3}
 8008ea2:	b503      	push	{r0, r1, lr}
 8008ea4:	4601      	mov	r1, r0
 8008ea6:	ab03      	add	r3, sp, #12
 8008ea8:	4805      	ldr	r0, [pc, #20]	; (8008ec0 <fiprintf+0x20>)
 8008eaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eae:	6800      	ldr	r0, [r0, #0]
 8008eb0:	9301      	str	r3, [sp, #4]
 8008eb2:	f000 f885 	bl	8008fc0 <_vfiprintf_r>
 8008eb6:	b002      	add	sp, #8
 8008eb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ebc:	b003      	add	sp, #12
 8008ebe:	4770      	bx	lr
 8008ec0:	20000028 	.word	0x20000028

08008ec4 <memmove>:
 8008ec4:	4288      	cmp	r0, r1
 8008ec6:	b510      	push	{r4, lr}
 8008ec8:	eb01 0402 	add.w	r4, r1, r2
 8008ecc:	d902      	bls.n	8008ed4 <memmove+0x10>
 8008ece:	4284      	cmp	r4, r0
 8008ed0:	4623      	mov	r3, r4
 8008ed2:	d807      	bhi.n	8008ee4 <memmove+0x20>
 8008ed4:	1e43      	subs	r3, r0, #1
 8008ed6:	42a1      	cmp	r1, r4
 8008ed8:	d008      	beq.n	8008eec <memmove+0x28>
 8008eda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ede:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ee2:	e7f8      	b.n	8008ed6 <memmove+0x12>
 8008ee4:	4402      	add	r2, r0
 8008ee6:	4601      	mov	r1, r0
 8008ee8:	428a      	cmp	r2, r1
 8008eea:	d100      	bne.n	8008eee <memmove+0x2a>
 8008eec:	bd10      	pop	{r4, pc}
 8008eee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ef2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ef6:	e7f7      	b.n	8008ee8 <memmove+0x24>

08008ef8 <__malloc_lock>:
 8008ef8:	4801      	ldr	r0, [pc, #4]	; (8008f00 <__malloc_lock+0x8>)
 8008efa:	f000 bc11 	b.w	8009720 <__retarget_lock_acquire_recursive>
 8008efe:	bf00      	nop
 8008f00:	20000324 	.word	0x20000324

08008f04 <__malloc_unlock>:
 8008f04:	4801      	ldr	r0, [pc, #4]	; (8008f0c <__malloc_unlock+0x8>)
 8008f06:	f000 bc0c 	b.w	8009722 <__retarget_lock_release_recursive>
 8008f0a:	bf00      	nop
 8008f0c:	20000324 	.word	0x20000324

08008f10 <_realloc_r>:
 8008f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f14:	4680      	mov	r8, r0
 8008f16:	4614      	mov	r4, r2
 8008f18:	460e      	mov	r6, r1
 8008f1a:	b921      	cbnz	r1, 8008f26 <_realloc_r+0x16>
 8008f1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f20:	4611      	mov	r1, r2
 8008f22:	f7ff bd93 	b.w	8008a4c <_malloc_r>
 8008f26:	b92a      	cbnz	r2, 8008f34 <_realloc_r+0x24>
 8008f28:	f7ff fd24 	bl	8008974 <_free_r>
 8008f2c:	4625      	mov	r5, r4
 8008f2e:	4628      	mov	r0, r5
 8008f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f34:	f000 fc5c 	bl	80097f0 <_malloc_usable_size_r>
 8008f38:	4284      	cmp	r4, r0
 8008f3a:	4607      	mov	r7, r0
 8008f3c:	d802      	bhi.n	8008f44 <_realloc_r+0x34>
 8008f3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f42:	d812      	bhi.n	8008f6a <_realloc_r+0x5a>
 8008f44:	4621      	mov	r1, r4
 8008f46:	4640      	mov	r0, r8
 8008f48:	f7ff fd80 	bl	8008a4c <_malloc_r>
 8008f4c:	4605      	mov	r5, r0
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	d0ed      	beq.n	8008f2e <_realloc_r+0x1e>
 8008f52:	42bc      	cmp	r4, r7
 8008f54:	4622      	mov	r2, r4
 8008f56:	4631      	mov	r1, r6
 8008f58:	bf28      	it	cs
 8008f5a:	463a      	movcs	r2, r7
 8008f5c:	f7ff f824 	bl	8007fa8 <memcpy>
 8008f60:	4631      	mov	r1, r6
 8008f62:	4640      	mov	r0, r8
 8008f64:	f7ff fd06 	bl	8008974 <_free_r>
 8008f68:	e7e1      	b.n	8008f2e <_realloc_r+0x1e>
 8008f6a:	4635      	mov	r5, r6
 8008f6c:	e7df      	b.n	8008f2e <_realloc_r+0x1e>

08008f6e <__sfputc_r>:
 8008f6e:	6893      	ldr	r3, [r2, #8]
 8008f70:	3b01      	subs	r3, #1
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	b410      	push	{r4}
 8008f76:	6093      	str	r3, [r2, #8]
 8008f78:	da08      	bge.n	8008f8c <__sfputc_r+0x1e>
 8008f7a:	6994      	ldr	r4, [r2, #24]
 8008f7c:	42a3      	cmp	r3, r4
 8008f7e:	db01      	blt.n	8008f84 <__sfputc_r+0x16>
 8008f80:	290a      	cmp	r1, #10
 8008f82:	d103      	bne.n	8008f8c <__sfputc_r+0x1e>
 8008f84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f88:	f000 b94a 	b.w	8009220 <__swbuf_r>
 8008f8c:	6813      	ldr	r3, [r2, #0]
 8008f8e:	1c58      	adds	r0, r3, #1
 8008f90:	6010      	str	r0, [r2, #0]
 8008f92:	7019      	strb	r1, [r3, #0]
 8008f94:	4608      	mov	r0, r1
 8008f96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <__sfputs_r>:
 8008f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f9e:	4606      	mov	r6, r0
 8008fa0:	460f      	mov	r7, r1
 8008fa2:	4614      	mov	r4, r2
 8008fa4:	18d5      	adds	r5, r2, r3
 8008fa6:	42ac      	cmp	r4, r5
 8008fa8:	d101      	bne.n	8008fae <__sfputs_r+0x12>
 8008faa:	2000      	movs	r0, #0
 8008fac:	e007      	b.n	8008fbe <__sfputs_r+0x22>
 8008fae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fb2:	463a      	mov	r2, r7
 8008fb4:	4630      	mov	r0, r6
 8008fb6:	f7ff ffda 	bl	8008f6e <__sfputc_r>
 8008fba:	1c43      	adds	r3, r0, #1
 8008fbc:	d1f3      	bne.n	8008fa6 <__sfputs_r+0xa>
 8008fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008fc0 <_vfiprintf_r>:
 8008fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc4:	460d      	mov	r5, r1
 8008fc6:	b09d      	sub	sp, #116	; 0x74
 8008fc8:	4614      	mov	r4, r2
 8008fca:	4698      	mov	r8, r3
 8008fcc:	4606      	mov	r6, r0
 8008fce:	b118      	cbz	r0, 8008fd8 <_vfiprintf_r+0x18>
 8008fd0:	6983      	ldr	r3, [r0, #24]
 8008fd2:	b90b      	cbnz	r3, 8008fd8 <_vfiprintf_r+0x18>
 8008fd4:	f000 fb06 	bl	80095e4 <__sinit>
 8008fd8:	4b89      	ldr	r3, [pc, #548]	; (8009200 <_vfiprintf_r+0x240>)
 8008fda:	429d      	cmp	r5, r3
 8008fdc:	d11b      	bne.n	8009016 <_vfiprintf_r+0x56>
 8008fde:	6875      	ldr	r5, [r6, #4]
 8008fe0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008fe2:	07d9      	lsls	r1, r3, #31
 8008fe4:	d405      	bmi.n	8008ff2 <_vfiprintf_r+0x32>
 8008fe6:	89ab      	ldrh	r3, [r5, #12]
 8008fe8:	059a      	lsls	r2, r3, #22
 8008fea:	d402      	bmi.n	8008ff2 <_vfiprintf_r+0x32>
 8008fec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fee:	f000 fb97 	bl	8009720 <__retarget_lock_acquire_recursive>
 8008ff2:	89ab      	ldrh	r3, [r5, #12]
 8008ff4:	071b      	lsls	r3, r3, #28
 8008ff6:	d501      	bpl.n	8008ffc <_vfiprintf_r+0x3c>
 8008ff8:	692b      	ldr	r3, [r5, #16]
 8008ffa:	b9eb      	cbnz	r3, 8009038 <_vfiprintf_r+0x78>
 8008ffc:	4629      	mov	r1, r5
 8008ffe:	4630      	mov	r0, r6
 8009000:	f000 f960 	bl	80092c4 <__swsetup_r>
 8009004:	b1c0      	cbz	r0, 8009038 <_vfiprintf_r+0x78>
 8009006:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009008:	07dc      	lsls	r4, r3, #31
 800900a:	d50e      	bpl.n	800902a <_vfiprintf_r+0x6a>
 800900c:	f04f 30ff 	mov.w	r0, #4294967295
 8009010:	b01d      	add	sp, #116	; 0x74
 8009012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009016:	4b7b      	ldr	r3, [pc, #492]	; (8009204 <_vfiprintf_r+0x244>)
 8009018:	429d      	cmp	r5, r3
 800901a:	d101      	bne.n	8009020 <_vfiprintf_r+0x60>
 800901c:	68b5      	ldr	r5, [r6, #8]
 800901e:	e7df      	b.n	8008fe0 <_vfiprintf_r+0x20>
 8009020:	4b79      	ldr	r3, [pc, #484]	; (8009208 <_vfiprintf_r+0x248>)
 8009022:	429d      	cmp	r5, r3
 8009024:	bf08      	it	eq
 8009026:	68f5      	ldreq	r5, [r6, #12]
 8009028:	e7da      	b.n	8008fe0 <_vfiprintf_r+0x20>
 800902a:	89ab      	ldrh	r3, [r5, #12]
 800902c:	0598      	lsls	r0, r3, #22
 800902e:	d4ed      	bmi.n	800900c <_vfiprintf_r+0x4c>
 8009030:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009032:	f000 fb76 	bl	8009722 <__retarget_lock_release_recursive>
 8009036:	e7e9      	b.n	800900c <_vfiprintf_r+0x4c>
 8009038:	2300      	movs	r3, #0
 800903a:	9309      	str	r3, [sp, #36]	; 0x24
 800903c:	2320      	movs	r3, #32
 800903e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009042:	f8cd 800c 	str.w	r8, [sp, #12]
 8009046:	2330      	movs	r3, #48	; 0x30
 8009048:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800920c <_vfiprintf_r+0x24c>
 800904c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009050:	f04f 0901 	mov.w	r9, #1
 8009054:	4623      	mov	r3, r4
 8009056:	469a      	mov	sl, r3
 8009058:	f813 2b01 	ldrb.w	r2, [r3], #1
 800905c:	b10a      	cbz	r2, 8009062 <_vfiprintf_r+0xa2>
 800905e:	2a25      	cmp	r2, #37	; 0x25
 8009060:	d1f9      	bne.n	8009056 <_vfiprintf_r+0x96>
 8009062:	ebba 0b04 	subs.w	fp, sl, r4
 8009066:	d00b      	beq.n	8009080 <_vfiprintf_r+0xc0>
 8009068:	465b      	mov	r3, fp
 800906a:	4622      	mov	r2, r4
 800906c:	4629      	mov	r1, r5
 800906e:	4630      	mov	r0, r6
 8009070:	f7ff ff94 	bl	8008f9c <__sfputs_r>
 8009074:	3001      	adds	r0, #1
 8009076:	f000 80aa 	beq.w	80091ce <_vfiprintf_r+0x20e>
 800907a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800907c:	445a      	add	r2, fp
 800907e:	9209      	str	r2, [sp, #36]	; 0x24
 8009080:	f89a 3000 	ldrb.w	r3, [sl]
 8009084:	2b00      	cmp	r3, #0
 8009086:	f000 80a2 	beq.w	80091ce <_vfiprintf_r+0x20e>
 800908a:	2300      	movs	r3, #0
 800908c:	f04f 32ff 	mov.w	r2, #4294967295
 8009090:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009094:	f10a 0a01 	add.w	sl, sl, #1
 8009098:	9304      	str	r3, [sp, #16]
 800909a:	9307      	str	r3, [sp, #28]
 800909c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090a0:	931a      	str	r3, [sp, #104]	; 0x68
 80090a2:	4654      	mov	r4, sl
 80090a4:	2205      	movs	r2, #5
 80090a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090aa:	4858      	ldr	r0, [pc, #352]	; (800920c <_vfiprintf_r+0x24c>)
 80090ac:	f7f7 f8a0 	bl	80001f0 <memchr>
 80090b0:	9a04      	ldr	r2, [sp, #16]
 80090b2:	b9d8      	cbnz	r0, 80090ec <_vfiprintf_r+0x12c>
 80090b4:	06d1      	lsls	r1, r2, #27
 80090b6:	bf44      	itt	mi
 80090b8:	2320      	movmi	r3, #32
 80090ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090be:	0713      	lsls	r3, r2, #28
 80090c0:	bf44      	itt	mi
 80090c2:	232b      	movmi	r3, #43	; 0x2b
 80090c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090c8:	f89a 3000 	ldrb.w	r3, [sl]
 80090cc:	2b2a      	cmp	r3, #42	; 0x2a
 80090ce:	d015      	beq.n	80090fc <_vfiprintf_r+0x13c>
 80090d0:	9a07      	ldr	r2, [sp, #28]
 80090d2:	4654      	mov	r4, sl
 80090d4:	2000      	movs	r0, #0
 80090d6:	f04f 0c0a 	mov.w	ip, #10
 80090da:	4621      	mov	r1, r4
 80090dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090e0:	3b30      	subs	r3, #48	; 0x30
 80090e2:	2b09      	cmp	r3, #9
 80090e4:	d94e      	bls.n	8009184 <_vfiprintf_r+0x1c4>
 80090e6:	b1b0      	cbz	r0, 8009116 <_vfiprintf_r+0x156>
 80090e8:	9207      	str	r2, [sp, #28]
 80090ea:	e014      	b.n	8009116 <_vfiprintf_r+0x156>
 80090ec:	eba0 0308 	sub.w	r3, r0, r8
 80090f0:	fa09 f303 	lsl.w	r3, r9, r3
 80090f4:	4313      	orrs	r3, r2
 80090f6:	9304      	str	r3, [sp, #16]
 80090f8:	46a2      	mov	sl, r4
 80090fa:	e7d2      	b.n	80090a2 <_vfiprintf_r+0xe2>
 80090fc:	9b03      	ldr	r3, [sp, #12]
 80090fe:	1d19      	adds	r1, r3, #4
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	9103      	str	r1, [sp, #12]
 8009104:	2b00      	cmp	r3, #0
 8009106:	bfbb      	ittet	lt
 8009108:	425b      	neglt	r3, r3
 800910a:	f042 0202 	orrlt.w	r2, r2, #2
 800910e:	9307      	strge	r3, [sp, #28]
 8009110:	9307      	strlt	r3, [sp, #28]
 8009112:	bfb8      	it	lt
 8009114:	9204      	strlt	r2, [sp, #16]
 8009116:	7823      	ldrb	r3, [r4, #0]
 8009118:	2b2e      	cmp	r3, #46	; 0x2e
 800911a:	d10c      	bne.n	8009136 <_vfiprintf_r+0x176>
 800911c:	7863      	ldrb	r3, [r4, #1]
 800911e:	2b2a      	cmp	r3, #42	; 0x2a
 8009120:	d135      	bne.n	800918e <_vfiprintf_r+0x1ce>
 8009122:	9b03      	ldr	r3, [sp, #12]
 8009124:	1d1a      	adds	r2, r3, #4
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	9203      	str	r2, [sp, #12]
 800912a:	2b00      	cmp	r3, #0
 800912c:	bfb8      	it	lt
 800912e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009132:	3402      	adds	r4, #2
 8009134:	9305      	str	r3, [sp, #20]
 8009136:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800921c <_vfiprintf_r+0x25c>
 800913a:	7821      	ldrb	r1, [r4, #0]
 800913c:	2203      	movs	r2, #3
 800913e:	4650      	mov	r0, sl
 8009140:	f7f7 f856 	bl	80001f0 <memchr>
 8009144:	b140      	cbz	r0, 8009158 <_vfiprintf_r+0x198>
 8009146:	2340      	movs	r3, #64	; 0x40
 8009148:	eba0 000a 	sub.w	r0, r0, sl
 800914c:	fa03 f000 	lsl.w	r0, r3, r0
 8009150:	9b04      	ldr	r3, [sp, #16]
 8009152:	4303      	orrs	r3, r0
 8009154:	3401      	adds	r4, #1
 8009156:	9304      	str	r3, [sp, #16]
 8009158:	f814 1b01 	ldrb.w	r1, [r4], #1
 800915c:	482c      	ldr	r0, [pc, #176]	; (8009210 <_vfiprintf_r+0x250>)
 800915e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009162:	2206      	movs	r2, #6
 8009164:	f7f7 f844 	bl	80001f0 <memchr>
 8009168:	2800      	cmp	r0, #0
 800916a:	d03f      	beq.n	80091ec <_vfiprintf_r+0x22c>
 800916c:	4b29      	ldr	r3, [pc, #164]	; (8009214 <_vfiprintf_r+0x254>)
 800916e:	bb1b      	cbnz	r3, 80091b8 <_vfiprintf_r+0x1f8>
 8009170:	9b03      	ldr	r3, [sp, #12]
 8009172:	3307      	adds	r3, #7
 8009174:	f023 0307 	bic.w	r3, r3, #7
 8009178:	3308      	adds	r3, #8
 800917a:	9303      	str	r3, [sp, #12]
 800917c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800917e:	443b      	add	r3, r7
 8009180:	9309      	str	r3, [sp, #36]	; 0x24
 8009182:	e767      	b.n	8009054 <_vfiprintf_r+0x94>
 8009184:	fb0c 3202 	mla	r2, ip, r2, r3
 8009188:	460c      	mov	r4, r1
 800918a:	2001      	movs	r0, #1
 800918c:	e7a5      	b.n	80090da <_vfiprintf_r+0x11a>
 800918e:	2300      	movs	r3, #0
 8009190:	3401      	adds	r4, #1
 8009192:	9305      	str	r3, [sp, #20]
 8009194:	4619      	mov	r1, r3
 8009196:	f04f 0c0a 	mov.w	ip, #10
 800919a:	4620      	mov	r0, r4
 800919c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091a0:	3a30      	subs	r2, #48	; 0x30
 80091a2:	2a09      	cmp	r2, #9
 80091a4:	d903      	bls.n	80091ae <_vfiprintf_r+0x1ee>
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d0c5      	beq.n	8009136 <_vfiprintf_r+0x176>
 80091aa:	9105      	str	r1, [sp, #20]
 80091ac:	e7c3      	b.n	8009136 <_vfiprintf_r+0x176>
 80091ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80091b2:	4604      	mov	r4, r0
 80091b4:	2301      	movs	r3, #1
 80091b6:	e7f0      	b.n	800919a <_vfiprintf_r+0x1da>
 80091b8:	ab03      	add	r3, sp, #12
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	462a      	mov	r2, r5
 80091be:	4b16      	ldr	r3, [pc, #88]	; (8009218 <_vfiprintf_r+0x258>)
 80091c0:	a904      	add	r1, sp, #16
 80091c2:	4630      	mov	r0, r6
 80091c4:	f7fc f83a 	bl	800523c <_printf_float>
 80091c8:	4607      	mov	r7, r0
 80091ca:	1c78      	adds	r0, r7, #1
 80091cc:	d1d6      	bne.n	800917c <_vfiprintf_r+0x1bc>
 80091ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091d0:	07d9      	lsls	r1, r3, #31
 80091d2:	d405      	bmi.n	80091e0 <_vfiprintf_r+0x220>
 80091d4:	89ab      	ldrh	r3, [r5, #12]
 80091d6:	059a      	lsls	r2, r3, #22
 80091d8:	d402      	bmi.n	80091e0 <_vfiprintf_r+0x220>
 80091da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091dc:	f000 faa1 	bl	8009722 <__retarget_lock_release_recursive>
 80091e0:	89ab      	ldrh	r3, [r5, #12]
 80091e2:	065b      	lsls	r3, r3, #25
 80091e4:	f53f af12 	bmi.w	800900c <_vfiprintf_r+0x4c>
 80091e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091ea:	e711      	b.n	8009010 <_vfiprintf_r+0x50>
 80091ec:	ab03      	add	r3, sp, #12
 80091ee:	9300      	str	r3, [sp, #0]
 80091f0:	462a      	mov	r2, r5
 80091f2:	4b09      	ldr	r3, [pc, #36]	; (8009218 <_vfiprintf_r+0x258>)
 80091f4:	a904      	add	r1, sp, #16
 80091f6:	4630      	mov	r0, r6
 80091f8:	f7fc fac4 	bl	8005784 <_printf_i>
 80091fc:	e7e4      	b.n	80091c8 <_vfiprintf_r+0x208>
 80091fe:	bf00      	nop
 8009200:	0800a56c 	.word	0x0800a56c
 8009204:	0800a58c 	.word	0x0800a58c
 8009208:	0800a54c 	.word	0x0800a54c
 800920c:	0800a4fc 	.word	0x0800a4fc
 8009210:	0800a506 	.word	0x0800a506
 8009214:	0800523d 	.word	0x0800523d
 8009218:	08008f9d 	.word	0x08008f9d
 800921c:	0800a502 	.word	0x0800a502

08009220 <__swbuf_r>:
 8009220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009222:	460e      	mov	r6, r1
 8009224:	4614      	mov	r4, r2
 8009226:	4605      	mov	r5, r0
 8009228:	b118      	cbz	r0, 8009232 <__swbuf_r+0x12>
 800922a:	6983      	ldr	r3, [r0, #24]
 800922c:	b90b      	cbnz	r3, 8009232 <__swbuf_r+0x12>
 800922e:	f000 f9d9 	bl	80095e4 <__sinit>
 8009232:	4b21      	ldr	r3, [pc, #132]	; (80092b8 <__swbuf_r+0x98>)
 8009234:	429c      	cmp	r4, r3
 8009236:	d12b      	bne.n	8009290 <__swbuf_r+0x70>
 8009238:	686c      	ldr	r4, [r5, #4]
 800923a:	69a3      	ldr	r3, [r4, #24]
 800923c:	60a3      	str	r3, [r4, #8]
 800923e:	89a3      	ldrh	r3, [r4, #12]
 8009240:	071a      	lsls	r2, r3, #28
 8009242:	d52f      	bpl.n	80092a4 <__swbuf_r+0x84>
 8009244:	6923      	ldr	r3, [r4, #16]
 8009246:	b36b      	cbz	r3, 80092a4 <__swbuf_r+0x84>
 8009248:	6923      	ldr	r3, [r4, #16]
 800924a:	6820      	ldr	r0, [r4, #0]
 800924c:	1ac0      	subs	r0, r0, r3
 800924e:	6963      	ldr	r3, [r4, #20]
 8009250:	b2f6      	uxtb	r6, r6
 8009252:	4283      	cmp	r3, r0
 8009254:	4637      	mov	r7, r6
 8009256:	dc04      	bgt.n	8009262 <__swbuf_r+0x42>
 8009258:	4621      	mov	r1, r4
 800925a:	4628      	mov	r0, r5
 800925c:	f000 f92e 	bl	80094bc <_fflush_r>
 8009260:	bb30      	cbnz	r0, 80092b0 <__swbuf_r+0x90>
 8009262:	68a3      	ldr	r3, [r4, #8]
 8009264:	3b01      	subs	r3, #1
 8009266:	60a3      	str	r3, [r4, #8]
 8009268:	6823      	ldr	r3, [r4, #0]
 800926a:	1c5a      	adds	r2, r3, #1
 800926c:	6022      	str	r2, [r4, #0]
 800926e:	701e      	strb	r6, [r3, #0]
 8009270:	6963      	ldr	r3, [r4, #20]
 8009272:	3001      	adds	r0, #1
 8009274:	4283      	cmp	r3, r0
 8009276:	d004      	beq.n	8009282 <__swbuf_r+0x62>
 8009278:	89a3      	ldrh	r3, [r4, #12]
 800927a:	07db      	lsls	r3, r3, #31
 800927c:	d506      	bpl.n	800928c <__swbuf_r+0x6c>
 800927e:	2e0a      	cmp	r6, #10
 8009280:	d104      	bne.n	800928c <__swbuf_r+0x6c>
 8009282:	4621      	mov	r1, r4
 8009284:	4628      	mov	r0, r5
 8009286:	f000 f919 	bl	80094bc <_fflush_r>
 800928a:	b988      	cbnz	r0, 80092b0 <__swbuf_r+0x90>
 800928c:	4638      	mov	r0, r7
 800928e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009290:	4b0a      	ldr	r3, [pc, #40]	; (80092bc <__swbuf_r+0x9c>)
 8009292:	429c      	cmp	r4, r3
 8009294:	d101      	bne.n	800929a <__swbuf_r+0x7a>
 8009296:	68ac      	ldr	r4, [r5, #8]
 8009298:	e7cf      	b.n	800923a <__swbuf_r+0x1a>
 800929a:	4b09      	ldr	r3, [pc, #36]	; (80092c0 <__swbuf_r+0xa0>)
 800929c:	429c      	cmp	r4, r3
 800929e:	bf08      	it	eq
 80092a0:	68ec      	ldreq	r4, [r5, #12]
 80092a2:	e7ca      	b.n	800923a <__swbuf_r+0x1a>
 80092a4:	4621      	mov	r1, r4
 80092a6:	4628      	mov	r0, r5
 80092a8:	f000 f80c 	bl	80092c4 <__swsetup_r>
 80092ac:	2800      	cmp	r0, #0
 80092ae:	d0cb      	beq.n	8009248 <__swbuf_r+0x28>
 80092b0:	f04f 37ff 	mov.w	r7, #4294967295
 80092b4:	e7ea      	b.n	800928c <__swbuf_r+0x6c>
 80092b6:	bf00      	nop
 80092b8:	0800a56c 	.word	0x0800a56c
 80092bc:	0800a58c 	.word	0x0800a58c
 80092c0:	0800a54c 	.word	0x0800a54c

080092c4 <__swsetup_r>:
 80092c4:	4b32      	ldr	r3, [pc, #200]	; (8009390 <__swsetup_r+0xcc>)
 80092c6:	b570      	push	{r4, r5, r6, lr}
 80092c8:	681d      	ldr	r5, [r3, #0]
 80092ca:	4606      	mov	r6, r0
 80092cc:	460c      	mov	r4, r1
 80092ce:	b125      	cbz	r5, 80092da <__swsetup_r+0x16>
 80092d0:	69ab      	ldr	r3, [r5, #24]
 80092d2:	b913      	cbnz	r3, 80092da <__swsetup_r+0x16>
 80092d4:	4628      	mov	r0, r5
 80092d6:	f000 f985 	bl	80095e4 <__sinit>
 80092da:	4b2e      	ldr	r3, [pc, #184]	; (8009394 <__swsetup_r+0xd0>)
 80092dc:	429c      	cmp	r4, r3
 80092de:	d10f      	bne.n	8009300 <__swsetup_r+0x3c>
 80092e0:	686c      	ldr	r4, [r5, #4]
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092e8:	0719      	lsls	r1, r3, #28
 80092ea:	d42c      	bmi.n	8009346 <__swsetup_r+0x82>
 80092ec:	06dd      	lsls	r5, r3, #27
 80092ee:	d411      	bmi.n	8009314 <__swsetup_r+0x50>
 80092f0:	2309      	movs	r3, #9
 80092f2:	6033      	str	r3, [r6, #0]
 80092f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80092f8:	81a3      	strh	r3, [r4, #12]
 80092fa:	f04f 30ff 	mov.w	r0, #4294967295
 80092fe:	e03e      	b.n	800937e <__swsetup_r+0xba>
 8009300:	4b25      	ldr	r3, [pc, #148]	; (8009398 <__swsetup_r+0xd4>)
 8009302:	429c      	cmp	r4, r3
 8009304:	d101      	bne.n	800930a <__swsetup_r+0x46>
 8009306:	68ac      	ldr	r4, [r5, #8]
 8009308:	e7eb      	b.n	80092e2 <__swsetup_r+0x1e>
 800930a:	4b24      	ldr	r3, [pc, #144]	; (800939c <__swsetup_r+0xd8>)
 800930c:	429c      	cmp	r4, r3
 800930e:	bf08      	it	eq
 8009310:	68ec      	ldreq	r4, [r5, #12]
 8009312:	e7e6      	b.n	80092e2 <__swsetup_r+0x1e>
 8009314:	0758      	lsls	r0, r3, #29
 8009316:	d512      	bpl.n	800933e <__swsetup_r+0x7a>
 8009318:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800931a:	b141      	cbz	r1, 800932e <__swsetup_r+0x6a>
 800931c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009320:	4299      	cmp	r1, r3
 8009322:	d002      	beq.n	800932a <__swsetup_r+0x66>
 8009324:	4630      	mov	r0, r6
 8009326:	f7ff fb25 	bl	8008974 <_free_r>
 800932a:	2300      	movs	r3, #0
 800932c:	6363      	str	r3, [r4, #52]	; 0x34
 800932e:	89a3      	ldrh	r3, [r4, #12]
 8009330:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009334:	81a3      	strh	r3, [r4, #12]
 8009336:	2300      	movs	r3, #0
 8009338:	6063      	str	r3, [r4, #4]
 800933a:	6923      	ldr	r3, [r4, #16]
 800933c:	6023      	str	r3, [r4, #0]
 800933e:	89a3      	ldrh	r3, [r4, #12]
 8009340:	f043 0308 	orr.w	r3, r3, #8
 8009344:	81a3      	strh	r3, [r4, #12]
 8009346:	6923      	ldr	r3, [r4, #16]
 8009348:	b94b      	cbnz	r3, 800935e <__swsetup_r+0x9a>
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009354:	d003      	beq.n	800935e <__swsetup_r+0x9a>
 8009356:	4621      	mov	r1, r4
 8009358:	4630      	mov	r0, r6
 800935a:	f000 fa09 	bl	8009770 <__smakebuf_r>
 800935e:	89a0      	ldrh	r0, [r4, #12]
 8009360:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009364:	f010 0301 	ands.w	r3, r0, #1
 8009368:	d00a      	beq.n	8009380 <__swsetup_r+0xbc>
 800936a:	2300      	movs	r3, #0
 800936c:	60a3      	str	r3, [r4, #8]
 800936e:	6963      	ldr	r3, [r4, #20]
 8009370:	425b      	negs	r3, r3
 8009372:	61a3      	str	r3, [r4, #24]
 8009374:	6923      	ldr	r3, [r4, #16]
 8009376:	b943      	cbnz	r3, 800938a <__swsetup_r+0xc6>
 8009378:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800937c:	d1ba      	bne.n	80092f4 <__swsetup_r+0x30>
 800937e:	bd70      	pop	{r4, r5, r6, pc}
 8009380:	0781      	lsls	r1, r0, #30
 8009382:	bf58      	it	pl
 8009384:	6963      	ldrpl	r3, [r4, #20]
 8009386:	60a3      	str	r3, [r4, #8]
 8009388:	e7f4      	b.n	8009374 <__swsetup_r+0xb0>
 800938a:	2000      	movs	r0, #0
 800938c:	e7f7      	b.n	800937e <__swsetup_r+0xba>
 800938e:	bf00      	nop
 8009390:	20000028 	.word	0x20000028
 8009394:	0800a56c 	.word	0x0800a56c
 8009398:	0800a58c 	.word	0x0800a58c
 800939c:	0800a54c 	.word	0x0800a54c

080093a0 <abort>:
 80093a0:	b508      	push	{r3, lr}
 80093a2:	2006      	movs	r0, #6
 80093a4:	f000 fa54 	bl	8009850 <raise>
 80093a8:	2001      	movs	r0, #1
 80093aa:	f7f9 f8e5 	bl	8002578 <_exit>
	...

080093b0 <__sflush_r>:
 80093b0:	898a      	ldrh	r2, [r1, #12]
 80093b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093b6:	4605      	mov	r5, r0
 80093b8:	0710      	lsls	r0, r2, #28
 80093ba:	460c      	mov	r4, r1
 80093bc:	d458      	bmi.n	8009470 <__sflush_r+0xc0>
 80093be:	684b      	ldr	r3, [r1, #4]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	dc05      	bgt.n	80093d0 <__sflush_r+0x20>
 80093c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	dc02      	bgt.n	80093d0 <__sflush_r+0x20>
 80093ca:	2000      	movs	r0, #0
 80093cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80093d2:	2e00      	cmp	r6, #0
 80093d4:	d0f9      	beq.n	80093ca <__sflush_r+0x1a>
 80093d6:	2300      	movs	r3, #0
 80093d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80093dc:	682f      	ldr	r7, [r5, #0]
 80093de:	602b      	str	r3, [r5, #0]
 80093e0:	d032      	beq.n	8009448 <__sflush_r+0x98>
 80093e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80093e4:	89a3      	ldrh	r3, [r4, #12]
 80093e6:	075a      	lsls	r2, r3, #29
 80093e8:	d505      	bpl.n	80093f6 <__sflush_r+0x46>
 80093ea:	6863      	ldr	r3, [r4, #4]
 80093ec:	1ac0      	subs	r0, r0, r3
 80093ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80093f0:	b10b      	cbz	r3, 80093f6 <__sflush_r+0x46>
 80093f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80093f4:	1ac0      	subs	r0, r0, r3
 80093f6:	2300      	movs	r3, #0
 80093f8:	4602      	mov	r2, r0
 80093fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80093fc:	6a21      	ldr	r1, [r4, #32]
 80093fe:	4628      	mov	r0, r5
 8009400:	47b0      	blx	r6
 8009402:	1c43      	adds	r3, r0, #1
 8009404:	89a3      	ldrh	r3, [r4, #12]
 8009406:	d106      	bne.n	8009416 <__sflush_r+0x66>
 8009408:	6829      	ldr	r1, [r5, #0]
 800940a:	291d      	cmp	r1, #29
 800940c:	d82c      	bhi.n	8009468 <__sflush_r+0xb8>
 800940e:	4a2a      	ldr	r2, [pc, #168]	; (80094b8 <__sflush_r+0x108>)
 8009410:	40ca      	lsrs	r2, r1
 8009412:	07d6      	lsls	r6, r2, #31
 8009414:	d528      	bpl.n	8009468 <__sflush_r+0xb8>
 8009416:	2200      	movs	r2, #0
 8009418:	6062      	str	r2, [r4, #4]
 800941a:	04d9      	lsls	r1, r3, #19
 800941c:	6922      	ldr	r2, [r4, #16]
 800941e:	6022      	str	r2, [r4, #0]
 8009420:	d504      	bpl.n	800942c <__sflush_r+0x7c>
 8009422:	1c42      	adds	r2, r0, #1
 8009424:	d101      	bne.n	800942a <__sflush_r+0x7a>
 8009426:	682b      	ldr	r3, [r5, #0]
 8009428:	b903      	cbnz	r3, 800942c <__sflush_r+0x7c>
 800942a:	6560      	str	r0, [r4, #84]	; 0x54
 800942c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800942e:	602f      	str	r7, [r5, #0]
 8009430:	2900      	cmp	r1, #0
 8009432:	d0ca      	beq.n	80093ca <__sflush_r+0x1a>
 8009434:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009438:	4299      	cmp	r1, r3
 800943a:	d002      	beq.n	8009442 <__sflush_r+0x92>
 800943c:	4628      	mov	r0, r5
 800943e:	f7ff fa99 	bl	8008974 <_free_r>
 8009442:	2000      	movs	r0, #0
 8009444:	6360      	str	r0, [r4, #52]	; 0x34
 8009446:	e7c1      	b.n	80093cc <__sflush_r+0x1c>
 8009448:	6a21      	ldr	r1, [r4, #32]
 800944a:	2301      	movs	r3, #1
 800944c:	4628      	mov	r0, r5
 800944e:	47b0      	blx	r6
 8009450:	1c41      	adds	r1, r0, #1
 8009452:	d1c7      	bne.n	80093e4 <__sflush_r+0x34>
 8009454:	682b      	ldr	r3, [r5, #0]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d0c4      	beq.n	80093e4 <__sflush_r+0x34>
 800945a:	2b1d      	cmp	r3, #29
 800945c:	d001      	beq.n	8009462 <__sflush_r+0xb2>
 800945e:	2b16      	cmp	r3, #22
 8009460:	d101      	bne.n	8009466 <__sflush_r+0xb6>
 8009462:	602f      	str	r7, [r5, #0]
 8009464:	e7b1      	b.n	80093ca <__sflush_r+0x1a>
 8009466:	89a3      	ldrh	r3, [r4, #12]
 8009468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800946c:	81a3      	strh	r3, [r4, #12]
 800946e:	e7ad      	b.n	80093cc <__sflush_r+0x1c>
 8009470:	690f      	ldr	r7, [r1, #16]
 8009472:	2f00      	cmp	r7, #0
 8009474:	d0a9      	beq.n	80093ca <__sflush_r+0x1a>
 8009476:	0793      	lsls	r3, r2, #30
 8009478:	680e      	ldr	r6, [r1, #0]
 800947a:	bf08      	it	eq
 800947c:	694b      	ldreq	r3, [r1, #20]
 800947e:	600f      	str	r7, [r1, #0]
 8009480:	bf18      	it	ne
 8009482:	2300      	movne	r3, #0
 8009484:	eba6 0807 	sub.w	r8, r6, r7
 8009488:	608b      	str	r3, [r1, #8]
 800948a:	f1b8 0f00 	cmp.w	r8, #0
 800948e:	dd9c      	ble.n	80093ca <__sflush_r+0x1a>
 8009490:	6a21      	ldr	r1, [r4, #32]
 8009492:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009494:	4643      	mov	r3, r8
 8009496:	463a      	mov	r2, r7
 8009498:	4628      	mov	r0, r5
 800949a:	47b0      	blx	r6
 800949c:	2800      	cmp	r0, #0
 800949e:	dc06      	bgt.n	80094ae <__sflush_r+0xfe>
 80094a0:	89a3      	ldrh	r3, [r4, #12]
 80094a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094a6:	81a3      	strh	r3, [r4, #12]
 80094a8:	f04f 30ff 	mov.w	r0, #4294967295
 80094ac:	e78e      	b.n	80093cc <__sflush_r+0x1c>
 80094ae:	4407      	add	r7, r0
 80094b0:	eba8 0800 	sub.w	r8, r8, r0
 80094b4:	e7e9      	b.n	800948a <__sflush_r+0xda>
 80094b6:	bf00      	nop
 80094b8:	20400001 	.word	0x20400001

080094bc <_fflush_r>:
 80094bc:	b538      	push	{r3, r4, r5, lr}
 80094be:	690b      	ldr	r3, [r1, #16]
 80094c0:	4605      	mov	r5, r0
 80094c2:	460c      	mov	r4, r1
 80094c4:	b913      	cbnz	r3, 80094cc <_fflush_r+0x10>
 80094c6:	2500      	movs	r5, #0
 80094c8:	4628      	mov	r0, r5
 80094ca:	bd38      	pop	{r3, r4, r5, pc}
 80094cc:	b118      	cbz	r0, 80094d6 <_fflush_r+0x1a>
 80094ce:	6983      	ldr	r3, [r0, #24]
 80094d0:	b90b      	cbnz	r3, 80094d6 <_fflush_r+0x1a>
 80094d2:	f000 f887 	bl	80095e4 <__sinit>
 80094d6:	4b14      	ldr	r3, [pc, #80]	; (8009528 <_fflush_r+0x6c>)
 80094d8:	429c      	cmp	r4, r3
 80094da:	d11b      	bne.n	8009514 <_fflush_r+0x58>
 80094dc:	686c      	ldr	r4, [r5, #4]
 80094de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d0ef      	beq.n	80094c6 <_fflush_r+0xa>
 80094e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80094e8:	07d0      	lsls	r0, r2, #31
 80094ea:	d404      	bmi.n	80094f6 <_fflush_r+0x3a>
 80094ec:	0599      	lsls	r1, r3, #22
 80094ee:	d402      	bmi.n	80094f6 <_fflush_r+0x3a>
 80094f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80094f2:	f000 f915 	bl	8009720 <__retarget_lock_acquire_recursive>
 80094f6:	4628      	mov	r0, r5
 80094f8:	4621      	mov	r1, r4
 80094fa:	f7ff ff59 	bl	80093b0 <__sflush_r>
 80094fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009500:	07da      	lsls	r2, r3, #31
 8009502:	4605      	mov	r5, r0
 8009504:	d4e0      	bmi.n	80094c8 <_fflush_r+0xc>
 8009506:	89a3      	ldrh	r3, [r4, #12]
 8009508:	059b      	lsls	r3, r3, #22
 800950a:	d4dd      	bmi.n	80094c8 <_fflush_r+0xc>
 800950c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800950e:	f000 f908 	bl	8009722 <__retarget_lock_release_recursive>
 8009512:	e7d9      	b.n	80094c8 <_fflush_r+0xc>
 8009514:	4b05      	ldr	r3, [pc, #20]	; (800952c <_fflush_r+0x70>)
 8009516:	429c      	cmp	r4, r3
 8009518:	d101      	bne.n	800951e <_fflush_r+0x62>
 800951a:	68ac      	ldr	r4, [r5, #8]
 800951c:	e7df      	b.n	80094de <_fflush_r+0x22>
 800951e:	4b04      	ldr	r3, [pc, #16]	; (8009530 <_fflush_r+0x74>)
 8009520:	429c      	cmp	r4, r3
 8009522:	bf08      	it	eq
 8009524:	68ec      	ldreq	r4, [r5, #12]
 8009526:	e7da      	b.n	80094de <_fflush_r+0x22>
 8009528:	0800a56c 	.word	0x0800a56c
 800952c:	0800a58c 	.word	0x0800a58c
 8009530:	0800a54c 	.word	0x0800a54c

08009534 <std>:
 8009534:	2300      	movs	r3, #0
 8009536:	b510      	push	{r4, lr}
 8009538:	4604      	mov	r4, r0
 800953a:	e9c0 3300 	strd	r3, r3, [r0]
 800953e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009542:	6083      	str	r3, [r0, #8]
 8009544:	8181      	strh	r1, [r0, #12]
 8009546:	6643      	str	r3, [r0, #100]	; 0x64
 8009548:	81c2      	strh	r2, [r0, #14]
 800954a:	6183      	str	r3, [r0, #24]
 800954c:	4619      	mov	r1, r3
 800954e:	2208      	movs	r2, #8
 8009550:	305c      	adds	r0, #92	; 0x5c
 8009552:	f7fb fdcb 	bl	80050ec <memset>
 8009556:	4b05      	ldr	r3, [pc, #20]	; (800956c <std+0x38>)
 8009558:	6263      	str	r3, [r4, #36]	; 0x24
 800955a:	4b05      	ldr	r3, [pc, #20]	; (8009570 <std+0x3c>)
 800955c:	62a3      	str	r3, [r4, #40]	; 0x28
 800955e:	4b05      	ldr	r3, [pc, #20]	; (8009574 <std+0x40>)
 8009560:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009562:	4b05      	ldr	r3, [pc, #20]	; (8009578 <std+0x44>)
 8009564:	6224      	str	r4, [r4, #32]
 8009566:	6323      	str	r3, [r4, #48]	; 0x30
 8009568:	bd10      	pop	{r4, pc}
 800956a:	bf00      	nop
 800956c:	08009889 	.word	0x08009889
 8009570:	080098ab 	.word	0x080098ab
 8009574:	080098e3 	.word	0x080098e3
 8009578:	08009907 	.word	0x08009907

0800957c <_cleanup_r>:
 800957c:	4901      	ldr	r1, [pc, #4]	; (8009584 <_cleanup_r+0x8>)
 800957e:	f000 b8af 	b.w	80096e0 <_fwalk_reent>
 8009582:	bf00      	nop
 8009584:	080094bd 	.word	0x080094bd

08009588 <__sfmoreglue>:
 8009588:	b570      	push	{r4, r5, r6, lr}
 800958a:	2268      	movs	r2, #104	; 0x68
 800958c:	1e4d      	subs	r5, r1, #1
 800958e:	4355      	muls	r5, r2
 8009590:	460e      	mov	r6, r1
 8009592:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009596:	f7ff fa59 	bl	8008a4c <_malloc_r>
 800959a:	4604      	mov	r4, r0
 800959c:	b140      	cbz	r0, 80095b0 <__sfmoreglue+0x28>
 800959e:	2100      	movs	r1, #0
 80095a0:	e9c0 1600 	strd	r1, r6, [r0]
 80095a4:	300c      	adds	r0, #12
 80095a6:	60a0      	str	r0, [r4, #8]
 80095a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80095ac:	f7fb fd9e 	bl	80050ec <memset>
 80095b0:	4620      	mov	r0, r4
 80095b2:	bd70      	pop	{r4, r5, r6, pc}

080095b4 <__sfp_lock_acquire>:
 80095b4:	4801      	ldr	r0, [pc, #4]	; (80095bc <__sfp_lock_acquire+0x8>)
 80095b6:	f000 b8b3 	b.w	8009720 <__retarget_lock_acquire_recursive>
 80095ba:	bf00      	nop
 80095bc:	20000325 	.word	0x20000325

080095c0 <__sfp_lock_release>:
 80095c0:	4801      	ldr	r0, [pc, #4]	; (80095c8 <__sfp_lock_release+0x8>)
 80095c2:	f000 b8ae 	b.w	8009722 <__retarget_lock_release_recursive>
 80095c6:	bf00      	nop
 80095c8:	20000325 	.word	0x20000325

080095cc <__sinit_lock_acquire>:
 80095cc:	4801      	ldr	r0, [pc, #4]	; (80095d4 <__sinit_lock_acquire+0x8>)
 80095ce:	f000 b8a7 	b.w	8009720 <__retarget_lock_acquire_recursive>
 80095d2:	bf00      	nop
 80095d4:	20000326 	.word	0x20000326

080095d8 <__sinit_lock_release>:
 80095d8:	4801      	ldr	r0, [pc, #4]	; (80095e0 <__sinit_lock_release+0x8>)
 80095da:	f000 b8a2 	b.w	8009722 <__retarget_lock_release_recursive>
 80095de:	bf00      	nop
 80095e0:	20000326 	.word	0x20000326

080095e4 <__sinit>:
 80095e4:	b510      	push	{r4, lr}
 80095e6:	4604      	mov	r4, r0
 80095e8:	f7ff fff0 	bl	80095cc <__sinit_lock_acquire>
 80095ec:	69a3      	ldr	r3, [r4, #24]
 80095ee:	b11b      	cbz	r3, 80095f8 <__sinit+0x14>
 80095f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095f4:	f7ff bff0 	b.w	80095d8 <__sinit_lock_release>
 80095f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80095fc:	6523      	str	r3, [r4, #80]	; 0x50
 80095fe:	4b13      	ldr	r3, [pc, #76]	; (800964c <__sinit+0x68>)
 8009600:	4a13      	ldr	r2, [pc, #76]	; (8009650 <__sinit+0x6c>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	62a2      	str	r2, [r4, #40]	; 0x28
 8009606:	42a3      	cmp	r3, r4
 8009608:	bf04      	itt	eq
 800960a:	2301      	moveq	r3, #1
 800960c:	61a3      	streq	r3, [r4, #24]
 800960e:	4620      	mov	r0, r4
 8009610:	f000 f820 	bl	8009654 <__sfp>
 8009614:	6060      	str	r0, [r4, #4]
 8009616:	4620      	mov	r0, r4
 8009618:	f000 f81c 	bl	8009654 <__sfp>
 800961c:	60a0      	str	r0, [r4, #8]
 800961e:	4620      	mov	r0, r4
 8009620:	f000 f818 	bl	8009654 <__sfp>
 8009624:	2200      	movs	r2, #0
 8009626:	60e0      	str	r0, [r4, #12]
 8009628:	2104      	movs	r1, #4
 800962a:	6860      	ldr	r0, [r4, #4]
 800962c:	f7ff ff82 	bl	8009534 <std>
 8009630:	68a0      	ldr	r0, [r4, #8]
 8009632:	2201      	movs	r2, #1
 8009634:	2109      	movs	r1, #9
 8009636:	f7ff ff7d 	bl	8009534 <std>
 800963a:	68e0      	ldr	r0, [r4, #12]
 800963c:	2202      	movs	r2, #2
 800963e:	2112      	movs	r1, #18
 8009640:	f7ff ff78 	bl	8009534 <std>
 8009644:	2301      	movs	r3, #1
 8009646:	61a3      	str	r3, [r4, #24]
 8009648:	e7d2      	b.n	80095f0 <__sinit+0xc>
 800964a:	bf00      	nop
 800964c:	0800a104 	.word	0x0800a104
 8009650:	0800957d 	.word	0x0800957d

08009654 <__sfp>:
 8009654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009656:	4607      	mov	r7, r0
 8009658:	f7ff ffac 	bl	80095b4 <__sfp_lock_acquire>
 800965c:	4b1e      	ldr	r3, [pc, #120]	; (80096d8 <__sfp+0x84>)
 800965e:	681e      	ldr	r6, [r3, #0]
 8009660:	69b3      	ldr	r3, [r6, #24]
 8009662:	b913      	cbnz	r3, 800966a <__sfp+0x16>
 8009664:	4630      	mov	r0, r6
 8009666:	f7ff ffbd 	bl	80095e4 <__sinit>
 800966a:	3648      	adds	r6, #72	; 0x48
 800966c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009670:	3b01      	subs	r3, #1
 8009672:	d503      	bpl.n	800967c <__sfp+0x28>
 8009674:	6833      	ldr	r3, [r6, #0]
 8009676:	b30b      	cbz	r3, 80096bc <__sfp+0x68>
 8009678:	6836      	ldr	r6, [r6, #0]
 800967a:	e7f7      	b.n	800966c <__sfp+0x18>
 800967c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009680:	b9d5      	cbnz	r5, 80096b8 <__sfp+0x64>
 8009682:	4b16      	ldr	r3, [pc, #88]	; (80096dc <__sfp+0x88>)
 8009684:	60e3      	str	r3, [r4, #12]
 8009686:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800968a:	6665      	str	r5, [r4, #100]	; 0x64
 800968c:	f000 f847 	bl	800971e <__retarget_lock_init_recursive>
 8009690:	f7ff ff96 	bl	80095c0 <__sfp_lock_release>
 8009694:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009698:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800969c:	6025      	str	r5, [r4, #0]
 800969e:	61a5      	str	r5, [r4, #24]
 80096a0:	2208      	movs	r2, #8
 80096a2:	4629      	mov	r1, r5
 80096a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80096a8:	f7fb fd20 	bl	80050ec <memset>
 80096ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80096b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80096b4:	4620      	mov	r0, r4
 80096b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096b8:	3468      	adds	r4, #104	; 0x68
 80096ba:	e7d9      	b.n	8009670 <__sfp+0x1c>
 80096bc:	2104      	movs	r1, #4
 80096be:	4638      	mov	r0, r7
 80096c0:	f7ff ff62 	bl	8009588 <__sfmoreglue>
 80096c4:	4604      	mov	r4, r0
 80096c6:	6030      	str	r0, [r6, #0]
 80096c8:	2800      	cmp	r0, #0
 80096ca:	d1d5      	bne.n	8009678 <__sfp+0x24>
 80096cc:	f7ff ff78 	bl	80095c0 <__sfp_lock_release>
 80096d0:	230c      	movs	r3, #12
 80096d2:	603b      	str	r3, [r7, #0]
 80096d4:	e7ee      	b.n	80096b4 <__sfp+0x60>
 80096d6:	bf00      	nop
 80096d8:	0800a104 	.word	0x0800a104
 80096dc:	ffff0001 	.word	0xffff0001

080096e0 <_fwalk_reent>:
 80096e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096e4:	4606      	mov	r6, r0
 80096e6:	4688      	mov	r8, r1
 80096e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80096ec:	2700      	movs	r7, #0
 80096ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80096f2:	f1b9 0901 	subs.w	r9, r9, #1
 80096f6:	d505      	bpl.n	8009704 <_fwalk_reent+0x24>
 80096f8:	6824      	ldr	r4, [r4, #0]
 80096fa:	2c00      	cmp	r4, #0
 80096fc:	d1f7      	bne.n	80096ee <_fwalk_reent+0xe>
 80096fe:	4638      	mov	r0, r7
 8009700:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009704:	89ab      	ldrh	r3, [r5, #12]
 8009706:	2b01      	cmp	r3, #1
 8009708:	d907      	bls.n	800971a <_fwalk_reent+0x3a>
 800970a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800970e:	3301      	adds	r3, #1
 8009710:	d003      	beq.n	800971a <_fwalk_reent+0x3a>
 8009712:	4629      	mov	r1, r5
 8009714:	4630      	mov	r0, r6
 8009716:	47c0      	blx	r8
 8009718:	4307      	orrs	r7, r0
 800971a:	3568      	adds	r5, #104	; 0x68
 800971c:	e7e9      	b.n	80096f2 <_fwalk_reent+0x12>

0800971e <__retarget_lock_init_recursive>:
 800971e:	4770      	bx	lr

08009720 <__retarget_lock_acquire_recursive>:
 8009720:	4770      	bx	lr

08009722 <__retarget_lock_release_recursive>:
 8009722:	4770      	bx	lr

08009724 <__swhatbuf_r>:
 8009724:	b570      	push	{r4, r5, r6, lr}
 8009726:	460e      	mov	r6, r1
 8009728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800972c:	2900      	cmp	r1, #0
 800972e:	b096      	sub	sp, #88	; 0x58
 8009730:	4614      	mov	r4, r2
 8009732:	461d      	mov	r5, r3
 8009734:	da08      	bge.n	8009748 <__swhatbuf_r+0x24>
 8009736:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800973a:	2200      	movs	r2, #0
 800973c:	602a      	str	r2, [r5, #0]
 800973e:	061a      	lsls	r2, r3, #24
 8009740:	d410      	bmi.n	8009764 <__swhatbuf_r+0x40>
 8009742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009746:	e00e      	b.n	8009766 <__swhatbuf_r+0x42>
 8009748:	466a      	mov	r2, sp
 800974a:	f000 f903 	bl	8009954 <_fstat_r>
 800974e:	2800      	cmp	r0, #0
 8009750:	dbf1      	blt.n	8009736 <__swhatbuf_r+0x12>
 8009752:	9a01      	ldr	r2, [sp, #4]
 8009754:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009758:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800975c:	425a      	negs	r2, r3
 800975e:	415a      	adcs	r2, r3
 8009760:	602a      	str	r2, [r5, #0]
 8009762:	e7ee      	b.n	8009742 <__swhatbuf_r+0x1e>
 8009764:	2340      	movs	r3, #64	; 0x40
 8009766:	2000      	movs	r0, #0
 8009768:	6023      	str	r3, [r4, #0]
 800976a:	b016      	add	sp, #88	; 0x58
 800976c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009770 <__smakebuf_r>:
 8009770:	898b      	ldrh	r3, [r1, #12]
 8009772:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009774:	079d      	lsls	r5, r3, #30
 8009776:	4606      	mov	r6, r0
 8009778:	460c      	mov	r4, r1
 800977a:	d507      	bpl.n	800978c <__smakebuf_r+0x1c>
 800977c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009780:	6023      	str	r3, [r4, #0]
 8009782:	6123      	str	r3, [r4, #16]
 8009784:	2301      	movs	r3, #1
 8009786:	6163      	str	r3, [r4, #20]
 8009788:	b002      	add	sp, #8
 800978a:	bd70      	pop	{r4, r5, r6, pc}
 800978c:	ab01      	add	r3, sp, #4
 800978e:	466a      	mov	r2, sp
 8009790:	f7ff ffc8 	bl	8009724 <__swhatbuf_r>
 8009794:	9900      	ldr	r1, [sp, #0]
 8009796:	4605      	mov	r5, r0
 8009798:	4630      	mov	r0, r6
 800979a:	f7ff f957 	bl	8008a4c <_malloc_r>
 800979e:	b948      	cbnz	r0, 80097b4 <__smakebuf_r+0x44>
 80097a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097a4:	059a      	lsls	r2, r3, #22
 80097a6:	d4ef      	bmi.n	8009788 <__smakebuf_r+0x18>
 80097a8:	f023 0303 	bic.w	r3, r3, #3
 80097ac:	f043 0302 	orr.w	r3, r3, #2
 80097b0:	81a3      	strh	r3, [r4, #12]
 80097b2:	e7e3      	b.n	800977c <__smakebuf_r+0xc>
 80097b4:	4b0d      	ldr	r3, [pc, #52]	; (80097ec <__smakebuf_r+0x7c>)
 80097b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80097b8:	89a3      	ldrh	r3, [r4, #12]
 80097ba:	6020      	str	r0, [r4, #0]
 80097bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097c0:	81a3      	strh	r3, [r4, #12]
 80097c2:	9b00      	ldr	r3, [sp, #0]
 80097c4:	6163      	str	r3, [r4, #20]
 80097c6:	9b01      	ldr	r3, [sp, #4]
 80097c8:	6120      	str	r0, [r4, #16]
 80097ca:	b15b      	cbz	r3, 80097e4 <__smakebuf_r+0x74>
 80097cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097d0:	4630      	mov	r0, r6
 80097d2:	f000 f8d1 	bl	8009978 <_isatty_r>
 80097d6:	b128      	cbz	r0, 80097e4 <__smakebuf_r+0x74>
 80097d8:	89a3      	ldrh	r3, [r4, #12]
 80097da:	f023 0303 	bic.w	r3, r3, #3
 80097de:	f043 0301 	orr.w	r3, r3, #1
 80097e2:	81a3      	strh	r3, [r4, #12]
 80097e4:	89a0      	ldrh	r0, [r4, #12]
 80097e6:	4305      	orrs	r5, r0
 80097e8:	81a5      	strh	r5, [r4, #12]
 80097ea:	e7cd      	b.n	8009788 <__smakebuf_r+0x18>
 80097ec:	0800957d 	.word	0x0800957d

080097f0 <_malloc_usable_size_r>:
 80097f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097f4:	1f18      	subs	r0, r3, #4
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	bfbc      	itt	lt
 80097fa:	580b      	ldrlt	r3, [r1, r0]
 80097fc:	18c0      	addlt	r0, r0, r3
 80097fe:	4770      	bx	lr

08009800 <_raise_r>:
 8009800:	291f      	cmp	r1, #31
 8009802:	b538      	push	{r3, r4, r5, lr}
 8009804:	4604      	mov	r4, r0
 8009806:	460d      	mov	r5, r1
 8009808:	d904      	bls.n	8009814 <_raise_r+0x14>
 800980a:	2316      	movs	r3, #22
 800980c:	6003      	str	r3, [r0, #0]
 800980e:	f04f 30ff 	mov.w	r0, #4294967295
 8009812:	bd38      	pop	{r3, r4, r5, pc}
 8009814:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009816:	b112      	cbz	r2, 800981e <_raise_r+0x1e>
 8009818:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800981c:	b94b      	cbnz	r3, 8009832 <_raise_r+0x32>
 800981e:	4620      	mov	r0, r4
 8009820:	f000 f830 	bl	8009884 <_getpid_r>
 8009824:	462a      	mov	r2, r5
 8009826:	4601      	mov	r1, r0
 8009828:	4620      	mov	r0, r4
 800982a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800982e:	f000 b817 	b.w	8009860 <_kill_r>
 8009832:	2b01      	cmp	r3, #1
 8009834:	d00a      	beq.n	800984c <_raise_r+0x4c>
 8009836:	1c59      	adds	r1, r3, #1
 8009838:	d103      	bne.n	8009842 <_raise_r+0x42>
 800983a:	2316      	movs	r3, #22
 800983c:	6003      	str	r3, [r0, #0]
 800983e:	2001      	movs	r0, #1
 8009840:	e7e7      	b.n	8009812 <_raise_r+0x12>
 8009842:	2400      	movs	r4, #0
 8009844:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009848:	4628      	mov	r0, r5
 800984a:	4798      	blx	r3
 800984c:	2000      	movs	r0, #0
 800984e:	e7e0      	b.n	8009812 <_raise_r+0x12>

08009850 <raise>:
 8009850:	4b02      	ldr	r3, [pc, #8]	; (800985c <raise+0xc>)
 8009852:	4601      	mov	r1, r0
 8009854:	6818      	ldr	r0, [r3, #0]
 8009856:	f7ff bfd3 	b.w	8009800 <_raise_r>
 800985a:	bf00      	nop
 800985c:	20000028 	.word	0x20000028

08009860 <_kill_r>:
 8009860:	b538      	push	{r3, r4, r5, lr}
 8009862:	4d07      	ldr	r5, [pc, #28]	; (8009880 <_kill_r+0x20>)
 8009864:	2300      	movs	r3, #0
 8009866:	4604      	mov	r4, r0
 8009868:	4608      	mov	r0, r1
 800986a:	4611      	mov	r1, r2
 800986c:	602b      	str	r3, [r5, #0]
 800986e:	f7f8 fe73 	bl	8002558 <_kill>
 8009872:	1c43      	adds	r3, r0, #1
 8009874:	d102      	bne.n	800987c <_kill_r+0x1c>
 8009876:	682b      	ldr	r3, [r5, #0]
 8009878:	b103      	cbz	r3, 800987c <_kill_r+0x1c>
 800987a:	6023      	str	r3, [r4, #0]
 800987c:	bd38      	pop	{r3, r4, r5, pc}
 800987e:	bf00      	nop
 8009880:	20000320 	.word	0x20000320

08009884 <_getpid_r>:
 8009884:	f7f8 be60 	b.w	8002548 <_getpid>

08009888 <__sread>:
 8009888:	b510      	push	{r4, lr}
 800988a:	460c      	mov	r4, r1
 800988c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009890:	f000 f894 	bl	80099bc <_read_r>
 8009894:	2800      	cmp	r0, #0
 8009896:	bfab      	itete	ge
 8009898:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800989a:	89a3      	ldrhlt	r3, [r4, #12]
 800989c:	181b      	addge	r3, r3, r0
 800989e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80098a2:	bfac      	ite	ge
 80098a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80098a6:	81a3      	strhlt	r3, [r4, #12]
 80098a8:	bd10      	pop	{r4, pc}

080098aa <__swrite>:
 80098aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098ae:	461f      	mov	r7, r3
 80098b0:	898b      	ldrh	r3, [r1, #12]
 80098b2:	05db      	lsls	r3, r3, #23
 80098b4:	4605      	mov	r5, r0
 80098b6:	460c      	mov	r4, r1
 80098b8:	4616      	mov	r6, r2
 80098ba:	d505      	bpl.n	80098c8 <__swrite+0x1e>
 80098bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098c0:	2302      	movs	r3, #2
 80098c2:	2200      	movs	r2, #0
 80098c4:	f000 f868 	bl	8009998 <_lseek_r>
 80098c8:	89a3      	ldrh	r3, [r4, #12]
 80098ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098d2:	81a3      	strh	r3, [r4, #12]
 80098d4:	4632      	mov	r2, r6
 80098d6:	463b      	mov	r3, r7
 80098d8:	4628      	mov	r0, r5
 80098da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098de:	f000 b817 	b.w	8009910 <_write_r>

080098e2 <__sseek>:
 80098e2:	b510      	push	{r4, lr}
 80098e4:	460c      	mov	r4, r1
 80098e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098ea:	f000 f855 	bl	8009998 <_lseek_r>
 80098ee:	1c43      	adds	r3, r0, #1
 80098f0:	89a3      	ldrh	r3, [r4, #12]
 80098f2:	bf15      	itete	ne
 80098f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80098f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80098fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80098fe:	81a3      	strheq	r3, [r4, #12]
 8009900:	bf18      	it	ne
 8009902:	81a3      	strhne	r3, [r4, #12]
 8009904:	bd10      	pop	{r4, pc}

08009906 <__sclose>:
 8009906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800990a:	f000 b813 	b.w	8009934 <_close_r>
	...

08009910 <_write_r>:
 8009910:	b538      	push	{r3, r4, r5, lr}
 8009912:	4d07      	ldr	r5, [pc, #28]	; (8009930 <_write_r+0x20>)
 8009914:	4604      	mov	r4, r0
 8009916:	4608      	mov	r0, r1
 8009918:	4611      	mov	r1, r2
 800991a:	2200      	movs	r2, #0
 800991c:	602a      	str	r2, [r5, #0]
 800991e:	461a      	mov	r2, r3
 8009920:	f7f8 fe51 	bl	80025c6 <_write>
 8009924:	1c43      	adds	r3, r0, #1
 8009926:	d102      	bne.n	800992e <_write_r+0x1e>
 8009928:	682b      	ldr	r3, [r5, #0]
 800992a:	b103      	cbz	r3, 800992e <_write_r+0x1e>
 800992c:	6023      	str	r3, [r4, #0]
 800992e:	bd38      	pop	{r3, r4, r5, pc}
 8009930:	20000320 	.word	0x20000320

08009934 <_close_r>:
 8009934:	b538      	push	{r3, r4, r5, lr}
 8009936:	4d06      	ldr	r5, [pc, #24]	; (8009950 <_close_r+0x1c>)
 8009938:	2300      	movs	r3, #0
 800993a:	4604      	mov	r4, r0
 800993c:	4608      	mov	r0, r1
 800993e:	602b      	str	r3, [r5, #0]
 8009940:	f7f8 fe5d 	bl	80025fe <_close>
 8009944:	1c43      	adds	r3, r0, #1
 8009946:	d102      	bne.n	800994e <_close_r+0x1a>
 8009948:	682b      	ldr	r3, [r5, #0]
 800994a:	b103      	cbz	r3, 800994e <_close_r+0x1a>
 800994c:	6023      	str	r3, [r4, #0]
 800994e:	bd38      	pop	{r3, r4, r5, pc}
 8009950:	20000320 	.word	0x20000320

08009954 <_fstat_r>:
 8009954:	b538      	push	{r3, r4, r5, lr}
 8009956:	4d07      	ldr	r5, [pc, #28]	; (8009974 <_fstat_r+0x20>)
 8009958:	2300      	movs	r3, #0
 800995a:	4604      	mov	r4, r0
 800995c:	4608      	mov	r0, r1
 800995e:	4611      	mov	r1, r2
 8009960:	602b      	str	r3, [r5, #0]
 8009962:	f7f8 fe58 	bl	8002616 <_fstat>
 8009966:	1c43      	adds	r3, r0, #1
 8009968:	d102      	bne.n	8009970 <_fstat_r+0x1c>
 800996a:	682b      	ldr	r3, [r5, #0]
 800996c:	b103      	cbz	r3, 8009970 <_fstat_r+0x1c>
 800996e:	6023      	str	r3, [r4, #0]
 8009970:	bd38      	pop	{r3, r4, r5, pc}
 8009972:	bf00      	nop
 8009974:	20000320 	.word	0x20000320

08009978 <_isatty_r>:
 8009978:	b538      	push	{r3, r4, r5, lr}
 800997a:	4d06      	ldr	r5, [pc, #24]	; (8009994 <_isatty_r+0x1c>)
 800997c:	2300      	movs	r3, #0
 800997e:	4604      	mov	r4, r0
 8009980:	4608      	mov	r0, r1
 8009982:	602b      	str	r3, [r5, #0]
 8009984:	f7f8 fe57 	bl	8002636 <_isatty>
 8009988:	1c43      	adds	r3, r0, #1
 800998a:	d102      	bne.n	8009992 <_isatty_r+0x1a>
 800998c:	682b      	ldr	r3, [r5, #0]
 800998e:	b103      	cbz	r3, 8009992 <_isatty_r+0x1a>
 8009990:	6023      	str	r3, [r4, #0]
 8009992:	bd38      	pop	{r3, r4, r5, pc}
 8009994:	20000320 	.word	0x20000320

08009998 <_lseek_r>:
 8009998:	b538      	push	{r3, r4, r5, lr}
 800999a:	4d07      	ldr	r5, [pc, #28]	; (80099b8 <_lseek_r+0x20>)
 800999c:	4604      	mov	r4, r0
 800999e:	4608      	mov	r0, r1
 80099a0:	4611      	mov	r1, r2
 80099a2:	2200      	movs	r2, #0
 80099a4:	602a      	str	r2, [r5, #0]
 80099a6:	461a      	mov	r2, r3
 80099a8:	f7f8 fe50 	bl	800264c <_lseek>
 80099ac:	1c43      	adds	r3, r0, #1
 80099ae:	d102      	bne.n	80099b6 <_lseek_r+0x1e>
 80099b0:	682b      	ldr	r3, [r5, #0]
 80099b2:	b103      	cbz	r3, 80099b6 <_lseek_r+0x1e>
 80099b4:	6023      	str	r3, [r4, #0]
 80099b6:	bd38      	pop	{r3, r4, r5, pc}
 80099b8:	20000320 	.word	0x20000320

080099bc <_read_r>:
 80099bc:	b538      	push	{r3, r4, r5, lr}
 80099be:	4d07      	ldr	r5, [pc, #28]	; (80099dc <_read_r+0x20>)
 80099c0:	4604      	mov	r4, r0
 80099c2:	4608      	mov	r0, r1
 80099c4:	4611      	mov	r1, r2
 80099c6:	2200      	movs	r2, #0
 80099c8:	602a      	str	r2, [r5, #0]
 80099ca:	461a      	mov	r2, r3
 80099cc:	f7f8 fdde 	bl	800258c <_read>
 80099d0:	1c43      	adds	r3, r0, #1
 80099d2:	d102      	bne.n	80099da <_read_r+0x1e>
 80099d4:	682b      	ldr	r3, [r5, #0]
 80099d6:	b103      	cbz	r3, 80099da <_read_r+0x1e>
 80099d8:	6023      	str	r3, [r4, #0]
 80099da:	bd38      	pop	{r3, r4, r5, pc}
 80099dc:	20000320 	.word	0x20000320

080099e0 <log10>:
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	ed2d 8b02 	vpush	{d8}
 80099e6:	ec55 4b10 	vmov	r4, r5, d0
 80099ea:	f000 f865 	bl	8009ab8 <__ieee754_log10>
 80099ee:	4622      	mov	r2, r4
 80099f0:	462b      	mov	r3, r5
 80099f2:	4620      	mov	r0, r4
 80099f4:	4629      	mov	r1, r5
 80099f6:	eeb0 8a40 	vmov.f32	s16, s0
 80099fa:	eef0 8a60 	vmov.f32	s17, s1
 80099fe:	f7f7 f89d 	bl	8000b3c <__aeabi_dcmpun>
 8009a02:	b998      	cbnz	r0, 8009a2c <log10+0x4c>
 8009a04:	2200      	movs	r2, #0
 8009a06:	2300      	movs	r3, #0
 8009a08:	4620      	mov	r0, r4
 8009a0a:	4629      	mov	r1, r5
 8009a0c:	f7f7 f878 	bl	8000b00 <__aeabi_dcmple>
 8009a10:	b160      	cbz	r0, 8009a2c <log10+0x4c>
 8009a12:	2200      	movs	r2, #0
 8009a14:	2300      	movs	r3, #0
 8009a16:	4620      	mov	r0, r4
 8009a18:	4629      	mov	r1, r5
 8009a1a:	f7f7 f85d 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a1e:	b160      	cbz	r0, 8009a3a <log10+0x5a>
 8009a20:	f7fb fb3a 	bl	8005098 <__errno>
 8009a24:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8009a50 <log10+0x70>
 8009a28:	2322      	movs	r3, #34	; 0x22
 8009a2a:	6003      	str	r3, [r0, #0]
 8009a2c:	eeb0 0a48 	vmov.f32	s0, s16
 8009a30:	eef0 0a68 	vmov.f32	s1, s17
 8009a34:	ecbd 8b02 	vpop	{d8}
 8009a38:	bd38      	pop	{r3, r4, r5, pc}
 8009a3a:	f7fb fb2d 	bl	8005098 <__errno>
 8009a3e:	ecbd 8b02 	vpop	{d8}
 8009a42:	2321      	movs	r3, #33	; 0x21
 8009a44:	6003      	str	r3, [r0, #0]
 8009a46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a4a:	4803      	ldr	r0, [pc, #12]	; (8009a58 <log10+0x78>)
 8009a4c:	f7ff b9d0 	b.w	8008df0 <nan>
 8009a50:	00000000 	.word	0x00000000
 8009a54:	fff00000 	.word	0xfff00000
 8009a58:	0800a548 	.word	0x0800a548

08009a5c <sqrt>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	ed2d 8b02 	vpush	{d8}
 8009a62:	ec55 4b10 	vmov	r4, r5, d0
 8009a66:	f000 f8b1 	bl	8009bcc <__ieee754_sqrt>
 8009a6a:	4622      	mov	r2, r4
 8009a6c:	462b      	mov	r3, r5
 8009a6e:	4620      	mov	r0, r4
 8009a70:	4629      	mov	r1, r5
 8009a72:	eeb0 8a40 	vmov.f32	s16, s0
 8009a76:	eef0 8a60 	vmov.f32	s17, s1
 8009a7a:	f7f7 f85f 	bl	8000b3c <__aeabi_dcmpun>
 8009a7e:	b990      	cbnz	r0, 8009aa6 <sqrt+0x4a>
 8009a80:	2200      	movs	r2, #0
 8009a82:	2300      	movs	r3, #0
 8009a84:	4620      	mov	r0, r4
 8009a86:	4629      	mov	r1, r5
 8009a88:	f7f7 f830 	bl	8000aec <__aeabi_dcmplt>
 8009a8c:	b158      	cbz	r0, 8009aa6 <sqrt+0x4a>
 8009a8e:	f7fb fb03 	bl	8005098 <__errno>
 8009a92:	2321      	movs	r3, #33	; 0x21
 8009a94:	6003      	str	r3, [r0, #0]
 8009a96:	2200      	movs	r2, #0
 8009a98:	2300      	movs	r3, #0
 8009a9a:	4610      	mov	r0, r2
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	f7f6 fedd 	bl	800085c <__aeabi_ddiv>
 8009aa2:	ec41 0b18 	vmov	d8, r0, r1
 8009aa6:	eeb0 0a48 	vmov.f32	s0, s16
 8009aaa:	eef0 0a68 	vmov.f32	s1, s17
 8009aae:	ecbd 8b02 	vpop	{d8}
 8009ab2:	bd38      	pop	{r3, r4, r5, pc}
 8009ab4:	0000      	movs	r0, r0
	...

08009ab8 <__ieee754_log10>:
 8009ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009abc:	ec55 4b10 	vmov	r4, r5, d0
 8009ac0:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8009ac4:	462b      	mov	r3, r5
 8009ac6:	da2f      	bge.n	8009b28 <__ieee754_log10+0x70>
 8009ac8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8009acc:	4322      	orrs	r2, r4
 8009ace:	d109      	bne.n	8009ae4 <__ieee754_log10+0x2c>
 8009ad0:	493b      	ldr	r1, [pc, #236]	; (8009bc0 <__ieee754_log10+0x108>)
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	2000      	movs	r0, #0
 8009ad8:	f7f6 fec0 	bl	800085c <__aeabi_ddiv>
 8009adc:	ec41 0b10 	vmov	d0, r0, r1
 8009ae0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ae4:	2d00      	cmp	r5, #0
 8009ae6:	da09      	bge.n	8009afc <__ieee754_log10+0x44>
 8009ae8:	ee10 2a10 	vmov	r2, s0
 8009aec:	ee10 0a10 	vmov	r0, s0
 8009af0:	4629      	mov	r1, r5
 8009af2:	f7f6 fbd1 	bl	8000298 <__aeabi_dsub>
 8009af6:	2200      	movs	r2, #0
 8009af8:	2300      	movs	r3, #0
 8009afa:	e7ed      	b.n	8009ad8 <__ieee754_log10+0x20>
 8009afc:	4b31      	ldr	r3, [pc, #196]	; (8009bc4 <__ieee754_log10+0x10c>)
 8009afe:	2200      	movs	r2, #0
 8009b00:	4629      	mov	r1, r5
 8009b02:	ee10 0a10 	vmov	r0, s0
 8009b06:	f7f6 fd7f 	bl	8000608 <__aeabi_dmul>
 8009b0a:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8009b0e:	4604      	mov	r4, r0
 8009b10:	460d      	mov	r5, r1
 8009b12:	460b      	mov	r3, r1
 8009b14:	492c      	ldr	r1, [pc, #176]	; (8009bc8 <__ieee754_log10+0x110>)
 8009b16:	428b      	cmp	r3, r1
 8009b18:	dd08      	ble.n	8009b2c <__ieee754_log10+0x74>
 8009b1a:	4622      	mov	r2, r4
 8009b1c:	462b      	mov	r3, r5
 8009b1e:	4620      	mov	r0, r4
 8009b20:	4629      	mov	r1, r5
 8009b22:	f7f6 fbbb 	bl	800029c <__adddf3>
 8009b26:	e7d9      	b.n	8009adc <__ieee754_log10+0x24>
 8009b28:	2200      	movs	r2, #0
 8009b2a:	e7f3      	b.n	8009b14 <__ieee754_log10+0x5c>
 8009b2c:	1518      	asrs	r0, r3, #20
 8009b2e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8009b32:	4410      	add	r0, r2
 8009b34:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8009b38:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8009b3c:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8009b40:	f7f6 fcf8 	bl	8000534 <__aeabi_i2d>
 8009b44:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8009b48:	3303      	adds	r3, #3
 8009b4a:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 8009b4e:	ec45 4b10 	vmov	d0, r4, r5
 8009b52:	4606      	mov	r6, r0
 8009b54:	460f      	mov	r7, r1
 8009b56:	f000 f8eb 	bl	8009d30 <__ieee754_log>
 8009b5a:	a313      	add	r3, pc, #76	; (adr r3, 8009ba8 <__ieee754_log10+0xf0>)
 8009b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b60:	4630      	mov	r0, r6
 8009b62:	4639      	mov	r1, r7
 8009b64:	ec59 8b10 	vmov	r8, r9, d0
 8009b68:	f7f6 fd4e 	bl	8000608 <__aeabi_dmul>
 8009b6c:	a310      	add	r3, pc, #64	; (adr r3, 8009bb0 <__ieee754_log10+0xf8>)
 8009b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b72:	4604      	mov	r4, r0
 8009b74:	460d      	mov	r5, r1
 8009b76:	4640      	mov	r0, r8
 8009b78:	4649      	mov	r1, r9
 8009b7a:	f7f6 fd45 	bl	8000608 <__aeabi_dmul>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	460b      	mov	r3, r1
 8009b82:	4620      	mov	r0, r4
 8009b84:	4629      	mov	r1, r5
 8009b86:	f7f6 fb89 	bl	800029c <__adddf3>
 8009b8a:	a30b      	add	r3, pc, #44	; (adr r3, 8009bb8 <__ieee754_log10+0x100>)
 8009b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b90:	4604      	mov	r4, r0
 8009b92:	460d      	mov	r5, r1
 8009b94:	4630      	mov	r0, r6
 8009b96:	4639      	mov	r1, r7
 8009b98:	f7f6 fd36 	bl	8000608 <__aeabi_dmul>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	460b      	mov	r3, r1
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	4629      	mov	r1, r5
 8009ba4:	e7bd      	b.n	8009b22 <__ieee754_log10+0x6a>
 8009ba6:	bf00      	nop
 8009ba8:	11f12b36 	.word	0x11f12b36
 8009bac:	3d59fef3 	.word	0x3d59fef3
 8009bb0:	1526e50e 	.word	0x1526e50e
 8009bb4:	3fdbcb7b 	.word	0x3fdbcb7b
 8009bb8:	509f6000 	.word	0x509f6000
 8009bbc:	3fd34413 	.word	0x3fd34413
 8009bc0:	c3500000 	.word	0xc3500000
 8009bc4:	43500000 	.word	0x43500000
 8009bc8:	7fefffff 	.word	0x7fefffff

08009bcc <__ieee754_sqrt>:
 8009bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd0:	ec55 4b10 	vmov	r4, r5, d0
 8009bd4:	4e55      	ldr	r6, [pc, #340]	; (8009d2c <__ieee754_sqrt+0x160>)
 8009bd6:	43ae      	bics	r6, r5
 8009bd8:	ee10 0a10 	vmov	r0, s0
 8009bdc:	ee10 3a10 	vmov	r3, s0
 8009be0:	462a      	mov	r2, r5
 8009be2:	4629      	mov	r1, r5
 8009be4:	d110      	bne.n	8009c08 <__ieee754_sqrt+0x3c>
 8009be6:	ee10 2a10 	vmov	r2, s0
 8009bea:	462b      	mov	r3, r5
 8009bec:	f7f6 fd0c 	bl	8000608 <__aeabi_dmul>
 8009bf0:	4602      	mov	r2, r0
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	4620      	mov	r0, r4
 8009bf6:	4629      	mov	r1, r5
 8009bf8:	f7f6 fb50 	bl	800029c <__adddf3>
 8009bfc:	4604      	mov	r4, r0
 8009bfe:	460d      	mov	r5, r1
 8009c00:	ec45 4b10 	vmov	d0, r4, r5
 8009c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c08:	2d00      	cmp	r5, #0
 8009c0a:	dc10      	bgt.n	8009c2e <__ieee754_sqrt+0x62>
 8009c0c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009c10:	4330      	orrs	r0, r6
 8009c12:	d0f5      	beq.n	8009c00 <__ieee754_sqrt+0x34>
 8009c14:	b15d      	cbz	r5, 8009c2e <__ieee754_sqrt+0x62>
 8009c16:	ee10 2a10 	vmov	r2, s0
 8009c1a:	462b      	mov	r3, r5
 8009c1c:	ee10 0a10 	vmov	r0, s0
 8009c20:	f7f6 fb3a 	bl	8000298 <__aeabi_dsub>
 8009c24:	4602      	mov	r2, r0
 8009c26:	460b      	mov	r3, r1
 8009c28:	f7f6 fe18 	bl	800085c <__aeabi_ddiv>
 8009c2c:	e7e6      	b.n	8009bfc <__ieee754_sqrt+0x30>
 8009c2e:	1512      	asrs	r2, r2, #20
 8009c30:	d074      	beq.n	8009d1c <__ieee754_sqrt+0x150>
 8009c32:	07d4      	lsls	r4, r2, #31
 8009c34:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009c38:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8009c3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009c40:	bf5e      	ittt	pl
 8009c42:	0fda      	lsrpl	r2, r3, #31
 8009c44:	005b      	lslpl	r3, r3, #1
 8009c46:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8009c4a:	2400      	movs	r4, #0
 8009c4c:	0fda      	lsrs	r2, r3, #31
 8009c4e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009c52:	107f      	asrs	r7, r7, #1
 8009c54:	005b      	lsls	r3, r3, #1
 8009c56:	2516      	movs	r5, #22
 8009c58:	4620      	mov	r0, r4
 8009c5a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009c5e:	1886      	adds	r6, r0, r2
 8009c60:	428e      	cmp	r6, r1
 8009c62:	bfde      	ittt	le
 8009c64:	1b89      	suble	r1, r1, r6
 8009c66:	18b0      	addle	r0, r6, r2
 8009c68:	18a4      	addle	r4, r4, r2
 8009c6a:	0049      	lsls	r1, r1, #1
 8009c6c:	3d01      	subs	r5, #1
 8009c6e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009c72:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8009c76:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009c7a:	d1f0      	bne.n	8009c5e <__ieee754_sqrt+0x92>
 8009c7c:	462a      	mov	r2, r5
 8009c7e:	f04f 0e20 	mov.w	lr, #32
 8009c82:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009c86:	4281      	cmp	r1, r0
 8009c88:	eb06 0c05 	add.w	ip, r6, r5
 8009c8c:	dc02      	bgt.n	8009c94 <__ieee754_sqrt+0xc8>
 8009c8e:	d113      	bne.n	8009cb8 <__ieee754_sqrt+0xec>
 8009c90:	459c      	cmp	ip, r3
 8009c92:	d811      	bhi.n	8009cb8 <__ieee754_sqrt+0xec>
 8009c94:	f1bc 0f00 	cmp.w	ip, #0
 8009c98:	eb0c 0506 	add.w	r5, ip, r6
 8009c9c:	da43      	bge.n	8009d26 <__ieee754_sqrt+0x15a>
 8009c9e:	2d00      	cmp	r5, #0
 8009ca0:	db41      	blt.n	8009d26 <__ieee754_sqrt+0x15a>
 8009ca2:	f100 0801 	add.w	r8, r0, #1
 8009ca6:	1a09      	subs	r1, r1, r0
 8009ca8:	459c      	cmp	ip, r3
 8009caa:	bf88      	it	hi
 8009cac:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8009cb0:	eba3 030c 	sub.w	r3, r3, ip
 8009cb4:	4432      	add	r2, r6
 8009cb6:	4640      	mov	r0, r8
 8009cb8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009cbc:	f1be 0e01 	subs.w	lr, lr, #1
 8009cc0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8009cc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009cc8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009ccc:	d1db      	bne.n	8009c86 <__ieee754_sqrt+0xba>
 8009cce:	430b      	orrs	r3, r1
 8009cd0:	d006      	beq.n	8009ce0 <__ieee754_sqrt+0x114>
 8009cd2:	1c50      	adds	r0, r2, #1
 8009cd4:	bf13      	iteet	ne
 8009cd6:	3201      	addne	r2, #1
 8009cd8:	3401      	addeq	r4, #1
 8009cda:	4672      	moveq	r2, lr
 8009cdc:	f022 0201 	bicne.w	r2, r2, #1
 8009ce0:	1063      	asrs	r3, r4, #1
 8009ce2:	0852      	lsrs	r2, r2, #1
 8009ce4:	07e1      	lsls	r1, r4, #31
 8009ce6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009cea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009cee:	bf48      	it	mi
 8009cf0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8009cf4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8009cf8:	4614      	mov	r4, r2
 8009cfa:	e781      	b.n	8009c00 <__ieee754_sqrt+0x34>
 8009cfc:	0ad9      	lsrs	r1, r3, #11
 8009cfe:	3815      	subs	r0, #21
 8009d00:	055b      	lsls	r3, r3, #21
 8009d02:	2900      	cmp	r1, #0
 8009d04:	d0fa      	beq.n	8009cfc <__ieee754_sqrt+0x130>
 8009d06:	02cd      	lsls	r5, r1, #11
 8009d08:	d50a      	bpl.n	8009d20 <__ieee754_sqrt+0x154>
 8009d0a:	f1c2 0420 	rsb	r4, r2, #32
 8009d0e:	fa23 f404 	lsr.w	r4, r3, r4
 8009d12:	1e55      	subs	r5, r2, #1
 8009d14:	4093      	lsls	r3, r2
 8009d16:	4321      	orrs	r1, r4
 8009d18:	1b42      	subs	r2, r0, r5
 8009d1a:	e78a      	b.n	8009c32 <__ieee754_sqrt+0x66>
 8009d1c:	4610      	mov	r0, r2
 8009d1e:	e7f0      	b.n	8009d02 <__ieee754_sqrt+0x136>
 8009d20:	0049      	lsls	r1, r1, #1
 8009d22:	3201      	adds	r2, #1
 8009d24:	e7ef      	b.n	8009d06 <__ieee754_sqrt+0x13a>
 8009d26:	4680      	mov	r8, r0
 8009d28:	e7bd      	b.n	8009ca6 <__ieee754_sqrt+0xda>
 8009d2a:	bf00      	nop
 8009d2c:	7ff00000 	.word	0x7ff00000

08009d30 <__ieee754_log>:
 8009d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d34:	ec51 0b10 	vmov	r0, r1, d0
 8009d38:	ed2d 8b04 	vpush	{d8-d9}
 8009d3c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8009d40:	b083      	sub	sp, #12
 8009d42:	460d      	mov	r5, r1
 8009d44:	da29      	bge.n	8009d9a <__ieee754_log+0x6a>
 8009d46:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009d4a:	4303      	orrs	r3, r0
 8009d4c:	ee10 2a10 	vmov	r2, s0
 8009d50:	d10c      	bne.n	8009d6c <__ieee754_log+0x3c>
 8009d52:	49cf      	ldr	r1, [pc, #828]	; (800a090 <__ieee754_log+0x360>)
 8009d54:	2200      	movs	r2, #0
 8009d56:	2300      	movs	r3, #0
 8009d58:	2000      	movs	r0, #0
 8009d5a:	f7f6 fd7f 	bl	800085c <__aeabi_ddiv>
 8009d5e:	ec41 0b10 	vmov	d0, r0, r1
 8009d62:	b003      	add	sp, #12
 8009d64:	ecbd 8b04 	vpop	{d8-d9}
 8009d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6c:	2900      	cmp	r1, #0
 8009d6e:	da05      	bge.n	8009d7c <__ieee754_log+0x4c>
 8009d70:	460b      	mov	r3, r1
 8009d72:	f7f6 fa91 	bl	8000298 <__aeabi_dsub>
 8009d76:	2200      	movs	r2, #0
 8009d78:	2300      	movs	r3, #0
 8009d7a:	e7ee      	b.n	8009d5a <__ieee754_log+0x2a>
 8009d7c:	4bc5      	ldr	r3, [pc, #788]	; (800a094 <__ieee754_log+0x364>)
 8009d7e:	2200      	movs	r2, #0
 8009d80:	f7f6 fc42 	bl	8000608 <__aeabi_dmul>
 8009d84:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8009d88:	460d      	mov	r5, r1
 8009d8a:	4ac3      	ldr	r2, [pc, #780]	; (800a098 <__ieee754_log+0x368>)
 8009d8c:	4295      	cmp	r5, r2
 8009d8e:	dd06      	ble.n	8009d9e <__ieee754_log+0x6e>
 8009d90:	4602      	mov	r2, r0
 8009d92:	460b      	mov	r3, r1
 8009d94:	f7f6 fa82 	bl	800029c <__adddf3>
 8009d98:	e7e1      	b.n	8009d5e <__ieee754_log+0x2e>
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	e7f5      	b.n	8009d8a <__ieee754_log+0x5a>
 8009d9e:	152c      	asrs	r4, r5, #20
 8009da0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8009da4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8009da8:	441c      	add	r4, r3
 8009daa:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8009dae:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8009db2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009db6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8009dba:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8009dbe:	ea42 0105 	orr.w	r1, r2, r5
 8009dc2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	4bb4      	ldr	r3, [pc, #720]	; (800a09c <__ieee754_log+0x36c>)
 8009dca:	f7f6 fa65 	bl	8000298 <__aeabi_dsub>
 8009dce:	1cab      	adds	r3, r5, #2
 8009dd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009dd4:	2b02      	cmp	r3, #2
 8009dd6:	4682      	mov	sl, r0
 8009dd8:	468b      	mov	fp, r1
 8009dda:	f04f 0200 	mov.w	r2, #0
 8009dde:	dc53      	bgt.n	8009e88 <__ieee754_log+0x158>
 8009de0:	2300      	movs	r3, #0
 8009de2:	f7f6 fe79 	bl	8000ad8 <__aeabi_dcmpeq>
 8009de6:	b1d0      	cbz	r0, 8009e1e <__ieee754_log+0xee>
 8009de8:	2c00      	cmp	r4, #0
 8009dea:	f000 8122 	beq.w	800a032 <__ieee754_log+0x302>
 8009dee:	4620      	mov	r0, r4
 8009df0:	f7f6 fba0 	bl	8000534 <__aeabi_i2d>
 8009df4:	a390      	add	r3, pc, #576	; (adr r3, 800a038 <__ieee754_log+0x308>)
 8009df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfa:	4606      	mov	r6, r0
 8009dfc:	460f      	mov	r7, r1
 8009dfe:	f7f6 fc03 	bl	8000608 <__aeabi_dmul>
 8009e02:	a38f      	add	r3, pc, #572	; (adr r3, 800a040 <__ieee754_log+0x310>)
 8009e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e08:	4604      	mov	r4, r0
 8009e0a:	460d      	mov	r5, r1
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	4639      	mov	r1, r7
 8009e10:	f7f6 fbfa 	bl	8000608 <__aeabi_dmul>
 8009e14:	4602      	mov	r2, r0
 8009e16:	460b      	mov	r3, r1
 8009e18:	4620      	mov	r0, r4
 8009e1a:	4629      	mov	r1, r5
 8009e1c:	e7ba      	b.n	8009d94 <__ieee754_log+0x64>
 8009e1e:	a38a      	add	r3, pc, #552	; (adr r3, 800a048 <__ieee754_log+0x318>)
 8009e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e24:	4650      	mov	r0, sl
 8009e26:	4659      	mov	r1, fp
 8009e28:	f7f6 fbee 	bl	8000608 <__aeabi_dmul>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	460b      	mov	r3, r1
 8009e30:	2000      	movs	r0, #0
 8009e32:	499b      	ldr	r1, [pc, #620]	; (800a0a0 <__ieee754_log+0x370>)
 8009e34:	f7f6 fa30 	bl	8000298 <__aeabi_dsub>
 8009e38:	4652      	mov	r2, sl
 8009e3a:	4606      	mov	r6, r0
 8009e3c:	460f      	mov	r7, r1
 8009e3e:	465b      	mov	r3, fp
 8009e40:	4650      	mov	r0, sl
 8009e42:	4659      	mov	r1, fp
 8009e44:	f7f6 fbe0 	bl	8000608 <__aeabi_dmul>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	4639      	mov	r1, r7
 8009e50:	f7f6 fbda 	bl	8000608 <__aeabi_dmul>
 8009e54:	4606      	mov	r6, r0
 8009e56:	460f      	mov	r7, r1
 8009e58:	b914      	cbnz	r4, 8009e60 <__ieee754_log+0x130>
 8009e5a:	4632      	mov	r2, r6
 8009e5c:	463b      	mov	r3, r7
 8009e5e:	e0a2      	b.n	8009fa6 <__ieee754_log+0x276>
 8009e60:	4620      	mov	r0, r4
 8009e62:	f7f6 fb67 	bl	8000534 <__aeabi_i2d>
 8009e66:	a374      	add	r3, pc, #464	; (adr r3, 800a038 <__ieee754_log+0x308>)
 8009e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e6c:	4680      	mov	r8, r0
 8009e6e:	4689      	mov	r9, r1
 8009e70:	f7f6 fbca 	bl	8000608 <__aeabi_dmul>
 8009e74:	a372      	add	r3, pc, #456	; (adr r3, 800a040 <__ieee754_log+0x310>)
 8009e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7a:	4604      	mov	r4, r0
 8009e7c:	460d      	mov	r5, r1
 8009e7e:	4640      	mov	r0, r8
 8009e80:	4649      	mov	r1, r9
 8009e82:	f7f6 fbc1 	bl	8000608 <__aeabi_dmul>
 8009e86:	e0a7      	b.n	8009fd8 <__ieee754_log+0x2a8>
 8009e88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009e8c:	f7f6 fa06 	bl	800029c <__adddf3>
 8009e90:	4602      	mov	r2, r0
 8009e92:	460b      	mov	r3, r1
 8009e94:	4650      	mov	r0, sl
 8009e96:	4659      	mov	r1, fp
 8009e98:	f7f6 fce0 	bl	800085c <__aeabi_ddiv>
 8009e9c:	ec41 0b18 	vmov	d8, r0, r1
 8009ea0:	4620      	mov	r0, r4
 8009ea2:	f7f6 fb47 	bl	8000534 <__aeabi_i2d>
 8009ea6:	ec53 2b18 	vmov	r2, r3, d8
 8009eaa:	ec41 0b19 	vmov	d9, r0, r1
 8009eae:	ec51 0b18 	vmov	r0, r1, d8
 8009eb2:	f7f6 fba9 	bl	8000608 <__aeabi_dmul>
 8009eb6:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8009eba:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8009ebe:	9301      	str	r3, [sp, #4]
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	4680      	mov	r8, r0
 8009ec6:	4689      	mov	r9, r1
 8009ec8:	f7f6 fb9e 	bl	8000608 <__aeabi_dmul>
 8009ecc:	a360      	add	r3, pc, #384	; (adr r3, 800a050 <__ieee754_log+0x320>)
 8009ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed2:	4606      	mov	r6, r0
 8009ed4:	460f      	mov	r7, r1
 8009ed6:	f7f6 fb97 	bl	8000608 <__aeabi_dmul>
 8009eda:	a35f      	add	r3, pc, #380	; (adr r3, 800a058 <__ieee754_log+0x328>)
 8009edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee0:	f7f6 f9dc 	bl	800029c <__adddf3>
 8009ee4:	4632      	mov	r2, r6
 8009ee6:	463b      	mov	r3, r7
 8009ee8:	f7f6 fb8e 	bl	8000608 <__aeabi_dmul>
 8009eec:	a35c      	add	r3, pc, #368	; (adr r3, 800a060 <__ieee754_log+0x330>)
 8009eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef2:	f7f6 f9d3 	bl	800029c <__adddf3>
 8009ef6:	4632      	mov	r2, r6
 8009ef8:	463b      	mov	r3, r7
 8009efa:	f7f6 fb85 	bl	8000608 <__aeabi_dmul>
 8009efe:	a35a      	add	r3, pc, #360	; (adr r3, 800a068 <__ieee754_log+0x338>)
 8009f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f04:	f7f6 f9ca 	bl	800029c <__adddf3>
 8009f08:	4642      	mov	r2, r8
 8009f0a:	464b      	mov	r3, r9
 8009f0c:	f7f6 fb7c 	bl	8000608 <__aeabi_dmul>
 8009f10:	a357      	add	r3, pc, #348	; (adr r3, 800a070 <__ieee754_log+0x340>)
 8009f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f16:	4680      	mov	r8, r0
 8009f18:	4689      	mov	r9, r1
 8009f1a:	4630      	mov	r0, r6
 8009f1c:	4639      	mov	r1, r7
 8009f1e:	f7f6 fb73 	bl	8000608 <__aeabi_dmul>
 8009f22:	a355      	add	r3, pc, #340	; (adr r3, 800a078 <__ieee754_log+0x348>)
 8009f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f28:	f7f6 f9b8 	bl	800029c <__adddf3>
 8009f2c:	4632      	mov	r2, r6
 8009f2e:	463b      	mov	r3, r7
 8009f30:	f7f6 fb6a 	bl	8000608 <__aeabi_dmul>
 8009f34:	a352      	add	r3, pc, #328	; (adr r3, 800a080 <__ieee754_log+0x350>)
 8009f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f3a:	f7f6 f9af 	bl	800029c <__adddf3>
 8009f3e:	4632      	mov	r2, r6
 8009f40:	463b      	mov	r3, r7
 8009f42:	f7f6 fb61 	bl	8000608 <__aeabi_dmul>
 8009f46:	460b      	mov	r3, r1
 8009f48:	4602      	mov	r2, r0
 8009f4a:	4649      	mov	r1, r9
 8009f4c:	4640      	mov	r0, r8
 8009f4e:	f7f6 f9a5 	bl	800029c <__adddf3>
 8009f52:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8009f56:	9b01      	ldr	r3, [sp, #4]
 8009f58:	3551      	adds	r5, #81	; 0x51
 8009f5a:	431d      	orrs	r5, r3
 8009f5c:	2d00      	cmp	r5, #0
 8009f5e:	4680      	mov	r8, r0
 8009f60:	4689      	mov	r9, r1
 8009f62:	dd48      	ble.n	8009ff6 <__ieee754_log+0x2c6>
 8009f64:	4b4e      	ldr	r3, [pc, #312]	; (800a0a0 <__ieee754_log+0x370>)
 8009f66:	2200      	movs	r2, #0
 8009f68:	4650      	mov	r0, sl
 8009f6a:	4659      	mov	r1, fp
 8009f6c:	f7f6 fb4c 	bl	8000608 <__aeabi_dmul>
 8009f70:	4652      	mov	r2, sl
 8009f72:	465b      	mov	r3, fp
 8009f74:	f7f6 fb48 	bl	8000608 <__aeabi_dmul>
 8009f78:	4602      	mov	r2, r0
 8009f7a:	460b      	mov	r3, r1
 8009f7c:	4606      	mov	r6, r0
 8009f7e:	460f      	mov	r7, r1
 8009f80:	4640      	mov	r0, r8
 8009f82:	4649      	mov	r1, r9
 8009f84:	f7f6 f98a 	bl	800029c <__adddf3>
 8009f88:	ec53 2b18 	vmov	r2, r3, d8
 8009f8c:	f7f6 fb3c 	bl	8000608 <__aeabi_dmul>
 8009f90:	4680      	mov	r8, r0
 8009f92:	4689      	mov	r9, r1
 8009f94:	b964      	cbnz	r4, 8009fb0 <__ieee754_log+0x280>
 8009f96:	4602      	mov	r2, r0
 8009f98:	460b      	mov	r3, r1
 8009f9a:	4630      	mov	r0, r6
 8009f9c:	4639      	mov	r1, r7
 8009f9e:	f7f6 f97b 	bl	8000298 <__aeabi_dsub>
 8009fa2:	4602      	mov	r2, r0
 8009fa4:	460b      	mov	r3, r1
 8009fa6:	4650      	mov	r0, sl
 8009fa8:	4659      	mov	r1, fp
 8009faa:	f7f6 f975 	bl	8000298 <__aeabi_dsub>
 8009fae:	e6d6      	b.n	8009d5e <__ieee754_log+0x2e>
 8009fb0:	a321      	add	r3, pc, #132	; (adr r3, 800a038 <__ieee754_log+0x308>)
 8009fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb6:	ec51 0b19 	vmov	r0, r1, d9
 8009fba:	f7f6 fb25 	bl	8000608 <__aeabi_dmul>
 8009fbe:	a320      	add	r3, pc, #128	; (adr r3, 800a040 <__ieee754_log+0x310>)
 8009fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc4:	4604      	mov	r4, r0
 8009fc6:	460d      	mov	r5, r1
 8009fc8:	ec51 0b19 	vmov	r0, r1, d9
 8009fcc:	f7f6 fb1c 	bl	8000608 <__aeabi_dmul>
 8009fd0:	4642      	mov	r2, r8
 8009fd2:	464b      	mov	r3, r9
 8009fd4:	f7f6 f962 	bl	800029c <__adddf3>
 8009fd8:	4602      	mov	r2, r0
 8009fda:	460b      	mov	r3, r1
 8009fdc:	4630      	mov	r0, r6
 8009fde:	4639      	mov	r1, r7
 8009fe0:	f7f6 f95a 	bl	8000298 <__aeabi_dsub>
 8009fe4:	4652      	mov	r2, sl
 8009fe6:	465b      	mov	r3, fp
 8009fe8:	f7f6 f956 	bl	8000298 <__aeabi_dsub>
 8009fec:	4602      	mov	r2, r0
 8009fee:	460b      	mov	r3, r1
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	4629      	mov	r1, r5
 8009ff4:	e7d9      	b.n	8009faa <__ieee754_log+0x27a>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	460b      	mov	r3, r1
 8009ffa:	4650      	mov	r0, sl
 8009ffc:	4659      	mov	r1, fp
 8009ffe:	f7f6 f94b 	bl	8000298 <__aeabi_dsub>
 800a002:	ec53 2b18 	vmov	r2, r3, d8
 800a006:	f7f6 faff 	bl	8000608 <__aeabi_dmul>
 800a00a:	4606      	mov	r6, r0
 800a00c:	460f      	mov	r7, r1
 800a00e:	2c00      	cmp	r4, #0
 800a010:	f43f af23 	beq.w	8009e5a <__ieee754_log+0x12a>
 800a014:	a308      	add	r3, pc, #32	; (adr r3, 800a038 <__ieee754_log+0x308>)
 800a016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01a:	ec51 0b19 	vmov	r0, r1, d9
 800a01e:	f7f6 faf3 	bl	8000608 <__aeabi_dmul>
 800a022:	a307      	add	r3, pc, #28	; (adr r3, 800a040 <__ieee754_log+0x310>)
 800a024:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a028:	4604      	mov	r4, r0
 800a02a:	460d      	mov	r5, r1
 800a02c:	ec51 0b19 	vmov	r0, r1, d9
 800a030:	e727      	b.n	8009e82 <__ieee754_log+0x152>
 800a032:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800a088 <__ieee754_log+0x358>
 800a036:	e694      	b.n	8009d62 <__ieee754_log+0x32>
 800a038:	fee00000 	.word	0xfee00000
 800a03c:	3fe62e42 	.word	0x3fe62e42
 800a040:	35793c76 	.word	0x35793c76
 800a044:	3dea39ef 	.word	0x3dea39ef
 800a048:	55555555 	.word	0x55555555
 800a04c:	3fd55555 	.word	0x3fd55555
 800a050:	df3e5244 	.word	0xdf3e5244
 800a054:	3fc2f112 	.word	0x3fc2f112
 800a058:	96cb03de 	.word	0x96cb03de
 800a05c:	3fc74664 	.word	0x3fc74664
 800a060:	94229359 	.word	0x94229359
 800a064:	3fd24924 	.word	0x3fd24924
 800a068:	55555593 	.word	0x55555593
 800a06c:	3fe55555 	.word	0x3fe55555
 800a070:	d078c69f 	.word	0xd078c69f
 800a074:	3fc39a09 	.word	0x3fc39a09
 800a078:	1d8e78af 	.word	0x1d8e78af
 800a07c:	3fcc71c5 	.word	0x3fcc71c5
 800a080:	9997fa04 	.word	0x9997fa04
 800a084:	3fd99999 	.word	0x3fd99999
	...
 800a090:	c3500000 	.word	0xc3500000
 800a094:	43500000 	.word	0x43500000
 800a098:	7fefffff 	.word	0x7fefffff
 800a09c:	3ff00000 	.word	0x3ff00000
 800a0a0:	3fe00000 	.word	0x3fe00000

0800a0a4 <_init>:
 800a0a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a6:	bf00      	nop
 800a0a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0aa:	bc08      	pop	{r3}
 800a0ac:	469e      	mov	lr, r3
 800a0ae:	4770      	bx	lr

0800a0b0 <_fini>:
 800a0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0b2:	bf00      	nop
 800a0b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0b6:	bc08      	pop	{r3}
 800a0b8:	469e      	mov	lr, r3
 800a0ba:	4770      	bx	lr
