// Seed: 3735994379
module module_0 (
    input wor id_0
    , id_8,
    output uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6
);
  wire id_9;
  wire id_10, id_11, id_12;
  assign id_12 = id_10;
  wire id_13, id_14;
  assign id_8 = id_14;
  assign id_1 = 1;
  wire id_15;
  tri0 id_16;
  wire id_17;
  assign id_16 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wor id_12,
    input tri id_13,
    output tri0 id_14,
    output uwire id_15
);
  always begin : LABEL_0
    begin : LABEL_0
      if ("") id_14 = 1;
    end
  end
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_14,
      id_3,
      id_5,
      id_1,
      id_5,
      id_15
  );
  assign modCall_1.type_18 = 0;
  assign id_2 = id_12;
endmodule
