 
****************************************
Report : qor
Design : send_ppm
Version: J-2014.09-SP2
Date   : Tue Jan 23 08:25:15 2018
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:         23.62
  Critical Path Slack:          15.74
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                788
  Buf/Inv Cell Count:             194
  Buf Cell Count:                   8
  Inv Cell Count:                 186
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       709
  Sequential Cell Count:           79
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    67412.800041
  Noncombinational Area: 23478.000214
  Buf/Inv Area:           7207.200272
  Total Buffer Area:           436.80
  Total Inverter Area:        6770.40
  Macro/Black Box Area:      0.000000
  Net Area:              14319.000000
  -----------------------------------
  Cell Area:             90890.800255
  Design Area:          105209.800255


  Design Rules
  -----------------------------------
  Total Number of Nets:           942
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: cimeld16

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.57
  Logic Optimization:                  0.33
  Mapping Optimization:                0.86
  -----------------------------------------
  Overall Compile Time:                4.15
  Overall Compile Wall Clock Time:     5.75

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
