============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           May 06 2022  05:49:29 pm
  Module:                 bound_flasher_module
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin lamp[4]
          Group: C2O
     Startpoint: (R) a_present_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) lamp[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     750                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_12_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[0]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[0]/Q  -       CK->Q F     DFFRHQX8       4 23.0    69   304     304    (-,-) 
  g4926__1881/Y             -       A->Y  R     NOR2X8         3 13.0    78    70     375    (-,-) 
  fopt6924/Y                -       A->Y  R     BUFX6          3 12.5    48    91     466    (-,-) 
  g4903__5107/Y             -       C->Y  F     NOR3X2         1  5.6    76    53     519    (-,-) 
  g4880__6131/Y             -       A->Y  R     NOR2X2         2  7.2   134   102     620    (-,-) 
  g4874__2802/Y             -       B->Y  F     NAND2X1        1  3.9   157   129     750    (-,-) 
  lamp[4]                   -       -     F     (port)         -    -     -     0     750    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (1 ps) Late External Delay Assertion at pin lamp[6]
          Group: C2O
     Startpoint: (R) a_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) lamp[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     749                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_10_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[2]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[2]/Q  -       CK->Q R     DFFRHQX4       4 18.9    99   295     295    (-,-) 
  g4924__7098/Y             -       B->Y  F     NOR2X6         3 13.0    62    64     359    (-,-) 
  g4907__5526/Y             -       A->Y  F     CLKAND2X6      2 13.4    58   101     461    (-,-) 
  g4890__9945/Y             -       B->Y  R     NOR2X6         3 15.3   103    72     532    (-,-) 
  g4870__1617/Y             -       B->Y  F     NOR2BX4        3  9.4    74    68     600    (-,-) 
  g2__6957/Y                -       AN->Y F     NAND2BX1       1  3.9   156   149     749    (-,-) 
  lamp[6]                   -       -     F     (port)         -    -     -     0     749    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 3: MET (1 ps) Late External Delay Assertion at pin lamp[5]
          Group: C2O
     Startpoint: (R) a_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     749                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_11_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[2]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[2]/Q  -       CK->Q F     DFFRHQX4       4 19.0    96   290     290    (-,-) 
  g4924__7098/Y             -       B->Y  R     NOR2X6         3 13.1    97    79     368    (-,-) 
  g4907__5526/Y             -       A->Y  R     CLKAND2X6      2 13.2    52   112     480    (-,-) 
  g4890__9945/Y             -       B->Y  F     NOR2X6         3 15.3    65    51     531    (-,-) 
  g4869__3680/Y             -       A->Y  F     OR2X6          8 24.2    95   148     679    (-,-) 
  g4477/Y                   -       A->Y  R     INVX1          1  3.9    71    70     749    (-,-) 
  lamp[5]                   -       -     R     (port)         -    -     -     0     749    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 4: MET (2 ps) Late External Delay Assertion at pin lamp[9]
          Group: C2O
     Startpoint: (R) a_present_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     748                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_7_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[0]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[0]/Q  -       CK->Q F     DFFRHQX8       4 23.0    69   304     304    (-,-) 
  g4926__1881/Y             -       A->Y  R     NOR2X8         3 13.0    78    70     375    (-,-) 
  g4891__2883/Y             -       B->Y  R     AND3X6         6 25.7   106   211     586    (-,-) 
  g4888/Y                   -       A->Y  F     INVX6          6 18.7    73    73     658    (-,-) 
  g4884__6999/Y             -       B0->Y R     OAI2BB1XL      1  3.9   128    90     748    (-,-) 
  lamp[9]                   -       -     R     (port)         -    -     -     0     748    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 5: MET (2 ps) Setup Check with Pin a_present_state_reg[3]/CK->D
          Group: C2C
     Startpoint: (R) a_present_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) a_present_state_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     145                  
     Required Time:=    1355                  
      Launch Clock:-       0                  
         Data Path:-    1353                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[1]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[1]/Q  -       CK->Q F     DFFRHQX8       4 23.0    69   304     304    (-,-) 
  fopt6985/Y                -       A->Y  R     INVX3          4 15.9    91    70     375    (-,-) 
  fopt6979/Y                -       A->Y  F     INVX3          2  7.6    58    63     437    (-,-) 
  g6698__7482/CO            -       A->CO F     ADDHX1         1  5.6   109   121     558    (-,-) 
  g6697__5115/Y             -       A->Y  R     NAND2X2        4 12.2   112    95     653    (-,-) 
  g6679__6963/Y             -       B->Y  R     AND2XL         1  4.8   142   175     829    (-,-) 
  g6664__5115/Y             -       B0->Y F     OAI21X1        1  4.5   190   154     983    (-,-) 
  g6649__8428/Y             -       D->Y  F     OR4X1          1  5.4   144   289    1271    (-,-) 
  g6906__5107/Y             -       C0->Y R     OAI211X2       1  4.6   138    82    1353    (-,-) 
  a_present_state_reg[3]/D  -       -     R     DFFRHQX4       1    -     -     0    1353    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 6: MET (2 ps) Setup Check with Pin F_present_state_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) F_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) F_present_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     211                  
     Required Time:=    1289                  
      Launch Clock:-       0                  
         Data Path:-    1287                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  F_present_state_reg[2]/CK -       -     R     (arrival)      3    -     0     -       0    (-,-) 
  F_present_state_reg[2]/Q  -       CK->Q R     DFFRHQX8      14 48.7   117   338     338    (-,-) 
  g4915__2802/Y             -       B->Y  F     NOR2X4         5 18.9   103    92     431    (-,-) 
  g6971/Y                   -       A->Y  R     INVX3          5 14.9    91    80     511    (-,-) 
  g4899__6417/Y             -       B->Y  R     OR2X2          4 13.2   115   146     657    (-,-) 
  g4863__8428/Y             -       A->Y  F     NOR2X2         2  7.9    90    90     746    (-,-) 
  g4861__4319/Y             -       B->Y  R     NOR2X2         1  4.5    96    78     824    (-,-) 
  g4859__5107/Y             -       B0->Y R     OA21X2         1  6.8    85   188    1012    (-,-) 
  g4858__2398/Y             -       C0->Y F     OAI211X4       2  7.2   176   127    1139    (-,-) 
  g6644__2398/Y             -       B1->Y R     OAI32X1        1  4.6   321   148    1287    (-,-) 
  F_present_state_reg[0]/D  -       -     R     DFFRHQX8       1    -     -     0    1287    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 7: MET (3 ps) Setup Check with Pin a_present_state_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) F_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) a_present_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     156                  
     Required Time:=    1344                  
      Launch Clock:-       0                  
         Data Path:-    1341                  
             Slack:=       3                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  F_present_state_reg[2]/CK -       -     R     (arrival)      3    -     0     -       0    (-,-) 
  F_present_state_reg[2]/Q  -       CK->Q R     DFFRHQX8      14 48.7   117   338     338    (-,-) 
  g6859/Y                   -       A->Y  F     INVX2          5 18.0   163   125     463    (-,-) 
  g6765__2802/Y             -       B->Y  R     NOR2X4         3 11.8   128   113     576    (-,-) 
  g6873__6161/Y             -       B->Y  F     NOR2X1         1  5.4   112   102     678    (-,-) 
  g6696__1881/Y             -       C0->Y R     AOI211X2       3 10.3   296   186     864    (-,-) 
  g6663__1881/Y             -       A1->Y R     OA22XL         1  4.7   145   294    1158    (-,-) 
  g6653__3680/Y             -       A->Y  F     NOR2X1         1  5.4   113   113    1271    (-,-) 
  g6635__7410/Y             -       C0->Y R     OAI221X2       1  4.6   172    70    1341    (-,-) 
  a_present_state_reg[0]/D  -       -     R     DFFRHQX8       1    -     -     0    1341    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 8: MET (3 ps) Setup Check with Pin F_present_state_reg[2]/CK->D
          Group: C2C
     Startpoint: (R) a_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) F_present_state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     155                  
     Required Time:=    1345                  
      Launch Clock:-       0                  
         Data Path:-    1342                  
             Slack:=       3                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[2]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[2]/Q  -       CK->Q F     DFFRHQX4       4 19.0    96   290     290    (-,-) 
  g4932/Y                   -       A->Y  R     CLKINVX4       4 18.1    84    74     364    (-,-) 
  g4904__6260/Y             -       A->Y  F     NAND2X4        2  6.9    87    82     446    (-,-) 
  g4893__6995/Y             -       B->Y  F     OR2X1          1  5.1   105   151     597    (-,-) 
  g2/Y                      -       A->Y  F     CLKAND2X3      3 11.0    79   130     727    (-,-) 
  g4480/Y                   -       A->Y  R     CLKINVX4       4 15.1    71    62     790    (-,-) 
  g6754__8428/Y             -       B->Y  F     NOR2X4         2  8.1    59    53     843    (-,-) 
  g6727__7098/Y             -       B->Y  R     NOR2X2         1  5.4   107    75     918    (-,-) 
  g6897__7410/Y             -       B0->Y F     AOI21X2        1  5.5   132    72     989    (-,-) 
  g6669__9945/Y             -       A1->Y R     OAI21X2        1  5.4   124   109    1099    (-,-) 
  g6657__5122/Y             -       C->Y  F     NAND3BX2       1  5.4   194   143    1242    (-,-) 
  g6651__5526/Y             -       C0->Y R     OAI221X2       1  4.6   169   100    1342    (-,-) 
  F_present_state_reg[2]/D  -       -     R     DFFRHQX8       1    -     -     0    1342    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 9: MET (4 ps) Setup Check with Pin a_present_state_reg[1]/CK->D
          Group: C2C
     Startpoint: (R) F_present_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) a_present_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     144                  
     Required Time:=    1356                  
      Launch Clock:-       0                  
         Data Path:-    1352                  
             Slack:=       4                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  F_present_state_reg[0]/CK -       -     R     (arrival)      3    -     0     -       0    (-,-) 
  F_present_state_reg[0]/Q  -       CK->Q R     DFFRHQX8      11 39.8   102   329     329    (-,-) 
  g6783/Y                   -       A->Y  F     CLKINVX4      10 31.2   146   110     439    (-,-) 
  g6767__5122/Y             -       B->Y  F     OR2X4          4 13.1    88   183     622    (-,-) 
  g6739__9315/Y             -       B->Y  F     OR2X2          2  8.1    97   170     792    (-,-) 
  g6889/Y                   -       A->Y  R     INVX1          1  5.5    94    82     874    (-,-) 
  g6677__5107/Y             -       B0->Y F     AOI32X2        1  4.8   267   102     976    (-,-) 
  g6665__7482/Y             -       B0->Y R     OAI21X1        1  4.8   184   143    1119    (-,-) 
  g6655__2802/Y             -       B0->Y F     AOI21X1        1  5.4   219   124    1243    (-,-) 
  g6904__2398/Y             -       C0->Y R     OAI211X2       1  4.6   137   109    1352    (-,-) 
  a_present_state_reg[1]/D  -       -     R     DFFRHQX8       1    -     -     0    1352    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 10: MET (4 ps) Late External Delay Assertion at pin lamp[12]
          Group: C2O
     Startpoint: (R) a_present_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     746                  
             Slack:=       4                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_4_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[0]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[0]/Q  -       CK->Q F     DFFRHQX8       4 23.0    69   304     304    (-,-) 
  g4926__1881/Y             -       A->Y  R     NOR2X8         3 13.0    78    70     375    (-,-) 
  g4891__2883/Y             -       B->Y  R     AND3X6         6 25.7   106   211     586    (-,-) 
  g4888/Y                   -       A->Y  F     INVX6          6 18.7    73    73     658    (-,-) 
  g4879__7098/Y             -       B0->Y R     OAI21XL        1  3.9   253    87     745    (-,-) 
  lamp[12]                  -       -     R     (port)         -    -     -     0     746    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 11: MET (4 ps) Late External Delay Assertion at pin lamp[13]
          Group: C2O
     Startpoint: (R) a_present_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     746                  
             Slack:=       4                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_3_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[0]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[0]/Q  -       CK->Q F     DFFRHQX8       4 23.0    69   304     304    (-,-) 
  g4926__1881/Y             -       A->Y  R     NOR2X8         3 13.0    78    70     375    (-,-) 
  g4891__2883/Y             -       B->Y  R     AND3X6         6 25.7   106   211     586    (-,-) 
  g4888/Y                   -       A->Y  F     INVX6          6 18.7    73    73     658    (-,-) 
  g4878__8246/Y             -       B0->Y R     OAI21XL        1  3.9   252    87     745    (-,-) 
  lamp[13]                  -       -     R     (port)         -    -     -     0     746    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 12: MET (4 ps) Late External Delay Assertion at pin lamp[14]
          Group: C2O
     Startpoint: (R) a_present_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     746                  
             Slack:=       4                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_2_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[0]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[0]/Q  -       CK->Q F     DFFRHQX8       4 23.0    69   304     304    (-,-) 
  g4926__1881/Y             -       A->Y  R     NOR2X8         3 13.0    78    70     375    (-,-) 
  g4891__2883/Y             -       B->Y  R     AND3X6         6 25.7   106   211     586    (-,-) 
  g4888/Y                   -       A->Y  F     INVX6          6 18.7    73    73     658    (-,-) 
  g4877__5122/Y             -       B0->Y R     OAI21XL        1  3.9   253    87     745    (-,-) 
  lamp[14]                  -       -     R     (port)         -    -     -     0     746    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 13: MET (5 ps) Setup Check with Pin F_present_state_reg[3]/CK->D
          Group: I2C
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) F_present_state_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     154                  
     Required Time:=    1346                  
      Launch Clock:-       0                  
       Input Delay:-     750                  
         Data Path:-     591                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             750             bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  flick                    -       -     R     (arrival)      8 26.7     0     0     750    (-,-) 
  g6987/Y                  -       A->Y  F     INVX2          2  7.2    69    37     787    (-,-) 
  g6720__3680/Y            -       A1->Y R     OAI21X1        1  5.4   202   131     918    (-,-) 
  g6670__2883/Y            -       B->Y  F     NAND2X2        1  4.5   115   125    1042    (-,-) 
  g6935/Y                  -       B1->Y F     OA22X1         1  5.5   126   188    1231    (-,-) 
  g6639__5477/Y            -       A1->Y R     OAI22X2        1  4.6   166   110    1341    (-,-) 
  F_present_state_reg[3]/D -       -     R     DFFRHQX8       1    -     -     0    1341    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 14: MET (6 ps) Late External Delay Assertion at pin lamp[8]
          Group: C2O
     Startpoint: (R) a_present_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     744                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_8_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[3]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[3]/Q  -       CK->Q R     DFFRHQX4       3 16.1    89   290     290    (-,-) 
  fopt6983/Y                -       A->Y  F     INVX3          2 13.3    89    78     367    (-,-) 
  g4917__5122/Y             -       B->Y  R     NOR2X8         4 17.3    97    76     444    (-,-) 
  g4901__2398/Y             -       B->Y  F     NAND2X6        5 15.5   120    96     540    (-,-) 
  g4963/Y                   -       A->Y  R     INVX2          2  9.6    88    84     624    (-,-) 
  g4886__4733/Y             -       A->Y  F     NOR2X4         2  8.2    58    64     688    (-,-) 
  g6992/Y                   -       B0->Y R     OAI2BB1X2      2  6.6    89    56     744    (-,-) 
  lamp[8]                   -       -     R     (port)         -    -     -     0     744    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 15: MET (6 ps) Late External Delay Assertion at pin lamp[11]
          Group: C2O
     Startpoint: (R) a_present_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     744                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_5_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[3]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[3]/Q  -       CK->Q R     DFFRHQX4       3 16.1    89   290     290    (-,-) 
  fopt6983/Y                -       A->Y  F     INVX3          2 13.3    89    78     367    (-,-) 
  g4917__5122/Y             -       B->Y  R     NOR2X8         4 17.3    97    76     444    (-,-) 
  g4901__2398/Y             -       B->Y  F     NAND2X6        5 15.5   120    96     540    (-,-) 
  g4963/Y                   -       A->Y  R     INVX2          2  9.6    88    84     624    (-,-) 
  g4886__4733/Y             -       A->Y  F     NOR2X4         2  8.2    58    64     688    (-,-) 
  g4977/Y                   -       A->Y  R     INVX1          1  3.9    68    56     744    (-,-) 
  lamp[11]                  -       -     R     (port)         -    -     -     0     744    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 16: MET (10 ps) Setup Check with Pin a_present_state_reg[2]/CK->D
          Group: C2C
     Startpoint: (R) a_present_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) a_present_state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-      50                  
     Required Time:=    1450                  
      Launch Clock:-       0                  
         Data Path:-    1440                  
             Slack:=      10                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[3]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[3]/Q  -       CK->Q R     DFFRHQX4       3 16.1    89   290     290    (-,-) 
  fopt6983/Y                -       A->Y  F     INVX3          2 13.3    89    78     367    (-,-) 
  g4917__5122/Y             -       B->Y  R     NOR2X8         4 17.3    97    76     444    (-,-) 
  fopt6997/Y                -       A->Y  F     INVX3          2  9.5    69    70     514    (-,-) 
  g6768__8246/Y             -       B->Y  R     NOR2X4         5 15.8   145    96     610    (-,-) 
  g6744__7410/Y             -       B->Y  F     NAND2X2        4 14.2   259   184     794    (-,-) 
  g6675__5477/Y             -       B->Y  R     MXI2X1         1  4.7   190   187     981    (-,-) 
  g6656__1705/Y             -       A1->Y F     OAI22X1        1  4.5   209   193    1174    (-,-) 
  g6636__6417/Y             -       A->Y  F     OR3X1          1  4.6   113   266    1440    (-,-) 
  a_present_state_reg[2]/D  -       -     F     DFFRHQX4       1    -     -     0    1440    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 17: MET (12 ps) Late External Delay Assertion at pin lamp[2]
          Group: C2O
     Startpoint: (R) a_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) lamp[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     738                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_14_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[2]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[2]/Q  -       CK->Q F     DFFRHQX4       4 19.0    96   290     290    (-,-) 
  g4924__7098/Y             -       B->Y  R     NOR2X6         3 13.1    97    79     368    (-,-) 
  g4905__4319/Y             -       B->Y  R     OR2X6          5 17.9    62   108     476    (-,-) 
  g4885__7482/Y             -       AN->Y R     NOR2BX2        2  8.0   147   160     636    (-,-) 
  g4987__1666/Y             -       B->Y  F     NAND2X2        1  3.9    99   101     738    (-,-) 
  lamp[2]                   -       -     F     (port)         -    -     -     0     738    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 18: MET (13 ps) Late External Delay Assertion at pin lamp[3]
          Group: C2O
     Startpoint: (R) a_present_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=      13                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_13_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[0]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[0]/Q  -       CK->Q F     DFFRHQX8       4 23.0    69   304     304    (-,-) 
  g4926__1881/Y             -       A->Y  R     NOR2X8         3 13.0    78    70     375    (-,-) 
  g4891__2883/Y             -       B->Y  R     AND3X6         6 25.7   106   211     586    (-,-) 
  g4885__7482/Y             -       B->Y  F     NOR2BX2        2  8.0    91    83     668    (-,-) 
  g4967/Y                   -       A->Y  R     INVX1          1  3.9    70    68     737    (-,-) 
  lamp[3]                   -       -     R     (port)         -    -     -     0     737    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 19: MET (13 ps) Late External Delay Assertion at pin lamp[1]
          Group: C2O
     Startpoint: (R) a_present_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamp[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=      13                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_15_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[1]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[1]/Q  -       CK->Q F     DFFRHQX8       4 23.0    69   304     304    (-,-) 
  fopt6985/Y                -       A->Y  R     INVX3          4 15.9    91    70     375    (-,-) 
  g6921__6260/Y             -       A->Y  R     OR2X2          1  7.1    71   129     504    (-,-) 
  g4975__9945/Y             -       A->Y  F     NAND2X4        2  7.7    93    81     585    (-,-) 
  g4883__1881/Y             -       A->Y  F     OR2X1          1  3.9    86   151     736    (-,-) 
  lamp[1]                   -       -     F     (port)         -    -     -     0     737    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 20: MET (15 ps) Setup Check with Pin F_present_state_reg[1]/CK->D
          Group: C2C
     Startpoint: (R) a_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) F_present_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     155                  
     Required Time:=    1345                  
      Launch Clock:-       0                  
         Data Path:-    1330                  
             Slack:=      15                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[2]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[2]/Q  -       CK->Q R     DFFRHQX4       4 18.9    99   295     295    (-,-) 
  g4924__7098/Y             -       B->Y  F     NOR2X6         3 13.0    62    64     359    (-,-) 
  g4907__5526/Y             -       A->Y  F     CLKAND2X6      2 13.4    58   101     461    (-,-) 
  g4890__9945/Y             -       B->Y  R     NOR2X6         3 15.3   103    72     532    (-,-) 
  g4887__6161/Y             -       B0->Y F     AOI21X4        3  9.7   121    68     600    (-,-) 
  g4989/Y                   -       A->Y  R     INVX2          4 13.0   112    97     697    (-,-) 
  g6937/Y                   -       A1->Y R     OA22X1         1  4.7    97   210     907    (-,-) 
  g6936/Y                   -       C->Y  R     AND3X4         1  5.6    76   213    1121    (-,-) 
  g6900__6417/Y             -       B0->Y F     OAI2BB1X2      1  5.5   125   100    1220    (-,-) 
  g6645__5107/Y             -       A1->Y R     OAI22X2        1  4.6   170   110    1330    (-,-) 
  F_present_state_reg[1]/D  -       -     R     DFFRHQX4       1    -     -     0    1330    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 21: MET (18 ps) Setup Check with Pin RC_CG_HIER_INST0/RC_CGIC_INST/CK->E
          Group: cg_enable_group_clk
     Startpoint: (R) F_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) RC_CG_HIER_INST0/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     146                  
     Required Time:=    1354                  
      Launch Clock:-       0                  
         Data Path:-    1336                  
             Slack:=      18                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  F_present_state_reg[2]/CK       -       -     R     (arrival)        3    -     0     -       0    (-,-) 
  F_present_state_reg[2]/Q        -       CK->Q R     DFFRHQX8        14 48.7   117   338     338    (-,-) 
  g4915__2802/Y                   -       B->Y  F     NOR2X4           5 18.9   103    92     431    (-,-) 
  g6971/Y                         -       A->Y  R     INVX3            5 14.9    91    80     511    (-,-) 
  g4899__6417/Y                   -       B->Y  R     OR2X2            4 13.2   115   146     657    (-,-) 
  g4863__8428/Y                   -       A->Y  F     NOR2X2           2  7.9    90    90     746    (-,-) 
  g4861__4319/Y                   -       B->Y  R     NOR2X2           1  4.5    96    78     824    (-,-) 
  g4859__5107/Y                   -       B0->Y R     OA21X2           1  6.8    85   188    1012    (-,-) 
  g4858__2398/Y                   -       C0->Y F     OAI211X4         2  7.2   176   127    1139    (-,-) 
  g4985__6991/Y                   -       B->Y  F     OR2XL            1  4.6   158   197    1336    (-,-) 
  RC_CG_HIER_INST0/RC_CGIC_INST/E -       -     F     TLATNTSCAX2      1    -     -     0    1336    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 22: MET (23 ps) Late External Delay Assertion at pin lamp[10]
          Group: C2O
     Startpoint: (R) a_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) lamp[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     727                  
             Slack:=      23                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_6_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[2]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[2]/Q  -       CK->Q F     DFFRHQX4       4 19.0    96   290     290    (-,-) 
  g4932/Y                   -       A->Y  R     CLKINVX4       4 18.1    84    74     364    (-,-) 
  g4904__6260/Y             -       A->Y  F     NAND2X4        2  6.9    87    82     446    (-,-) 
  g4893__6995/Y             -       B->Y  F     OR2X1          1  5.1   105   151     597    (-,-) 
  g2/Y                      -       A->Y  F     CLKAND2X3      3 11.0    79   130     727    (-,-) 
  lamp[10]                  -       -     F     (port)         -    -     -     0     727    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 23: MET (24 ps) Late External Delay Assertion at pin lamp[15]
          Group: C2O
     Startpoint: (R) a_present_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=      24                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_1_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[0]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[0]/Q  -       CK->Q F     DFFRHQX8       4 23.0    69   304     304    (-,-) 
  g4926__1881/Y             -       A->Y  R     NOR2X8         3 13.0    78    70     375    (-,-) 
  g4891__2883/Y             -       B->Y  R     AND3X6         6 25.7   106   211     586    (-,-) 
  g4888/Y                   -       A->Y  F     INVX6          6 18.7    73    73     658    (-,-) 
  g6951/Y                   -       A->Y  R     INVX2          3  9.7    82    68     726    (-,-) 
  lamp[15]                  -       -     R     (port)         -    -     -     0     726    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 24: MET (144 ps) Late External Delay Assertion at pin lamp[0]
          Group: C2O
     Startpoint: (R) a_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     606                  
             Slack:=     144                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_16_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[2]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[2]/Q  -       CK->Q F     DFFRHQX4       4 19.0    96   290     290    (-,-) 
  g4924__7098/Y             -       B->Y  R     NOR2X6         3 13.1    97    79     368    (-,-) 
  g4907__5526/Y             -       A->Y  R     CLKAND2X6      2 13.2    52   112     480    (-,-) 
  g4890__9945/Y             -       B->Y  F     NOR2X6         3 15.3    65    51     531    (-,-) 
  g4887__6161/Y             -       B0->Y R     AOI21X4        3  9.7   105    76     606    (-,-) 
  lamp[0]                   -       -     R     (port)         -    -     -     0     606    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 25: MET (148 ps) Late External Delay Assertion at pin lamp[7]
          Group: C2O
     Startpoint: (R) a_present_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
      Output Delay:-     750                  
     Required Time:=     750                  
      Launch Clock:-       0                  
         Data Path:-     602                  
             Slack:=     148                  

Exceptions/Constraints:
  output_delay             750             bound_flasher_gate.s_line_8_9_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a_present_state_reg[2]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  a_present_state_reg[2]/Q  -       CK->Q F     DFFRHQX4       4 19.0    96   290     290    (-,-) 
  g4924__7098/Y             -       B->Y  R     NOR2X6         3 13.1    97    79     368    (-,-) 
  g4907__5526/Y             -       A->Y  R     CLKAND2X6      2 13.2    52   112     480    (-,-) 
  g4890__9945/Y             -       B->Y  F     NOR2X6         3 15.3    65    51     531    (-,-) 
  g4870__1617/Y             -       B->Y  R     NOR2BX4        3  9.4   104    71     602    (-,-) 
  lamp[7]                   -       -     R     (port)         -    -     -     0     602    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 26: MET (269 ps) Setup Check with Pin a_present_state_reg[4]/CK->D
          Group: C2C
     Startpoint: (R) F_present_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) a_present_state_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1500            0     
                                              
             Setup:-     186                  
     Required Time:=    1314                  
      Launch Clock:-       0                  
         Data Path:-    1044                  
             Slack:=     269                  

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  F_present_state_reg[3]/CK -       -     R     (arrival)      7    -     0     -       0    (-,-) 
  F_present_state_reg[3]/Q  -       CK->Q R     DFFRHQX8      11 40.1   102   329     329    (-,-) 
  fopt6895/Y                -       A->Y  F     INVX2          3 12.3   116    96     425    (-,-) 
  g4916__1705/Y             -       A->Y  R     NOR2X4         2  8.8    97    93     518    (-,-) 
  g4900__5477/Y             -       B->Y  F     NAND2BX2       3 10.5   199   139     657    (-,-) 
  g4889__9315/Y             -       B->Y  F     OR2X2          3  9.7   110   213     870    (-,-) 
  g6684__6783/Y             -       B->Y  R     NOR2XL         1  4.6   270   174    1044    (-,-) 
  a_present_state_reg[4]/D  -       -     R     DFFRHQX4       1    -     -     0    1044    (-,-) 
#--------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

