

================================================================
== Vitis HLS Report for 'merge_header_meta'
================================================================
* Date:           Tue Jul 19 06:14:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.426 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      37|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      50|    -|
|Register         |        -|     -|     272|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     272|      87|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |and_ln719_fu_277_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_148                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_190                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_98                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op20_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op51_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op63_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_278_nbreadreq_fu_116_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_102_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln886_fu_271_p2              |      icmp|   0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          18|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |rxEng_headerMetaFifo_blk_n  |   9|          2|    1|          2|
    |rxEng_metaDataFifo_blk_n    |   9|          2|    1|          2|
    |rxEng_metaDataFifo_din      |  14|          3|  160|        480|
    |rxEng_winScaleFifo_blk_n    |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  50|         11|  164|        488|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln719_reg_398        |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |meta_ackNumb_V           |  32|   0|   32|          0|
    |meta_ack_V               |   1|   0|    1|          0|
    |meta_dataOffset_V        |   4|   0|    4|          0|
    |meta_fin_V               |   1|   0|    1|          0|
    |meta_length_V            |  16|   0|   16|          0|
    |meta_rst_V               |   1|   0|    1|          0|
    |meta_seqNumb_V           |  32|   0|   32|          0|
    |meta_syn_V               |   1|   0|    1|          0|
    |meta_winSize_V           |  16|   0|   16|          0|
    |state_V_2                |   1|   0|    1|          0|
    |state_V_2_load_reg_390   |   1|   0|    1|          0|
    |tmp_i_278_reg_412        |   1|   0|    1|          0|
    |tmp_i_reg_394            |   1|   0|    1|          0|
    |tmp_reg_416              |   4|   0|    4|          0|
    |tmp_s_reg_407            |  76|   0|   76|          0|
    |trunc_ln174_reg_402      |  80|   0|   80|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 272|   0|  272|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|rxEng_headerMetaFifo_dout     |   in|  160|     ap_fifo|  rxEng_headerMetaFifo|       pointer|
|rxEng_headerMetaFifo_empty_n  |   in|    1|     ap_fifo|  rxEng_headerMetaFifo|       pointer|
|rxEng_headerMetaFifo_read     |  out|    1|     ap_fifo|  rxEng_headerMetaFifo|       pointer|
|rxEng_winScaleFifo_dout       |   in|    4|     ap_fifo|    rxEng_winScaleFifo|       pointer|
|rxEng_winScaleFifo_empty_n    |   in|    1|     ap_fifo|    rxEng_winScaleFifo|       pointer|
|rxEng_winScaleFifo_read       |  out|    1|     ap_fifo|    rxEng_winScaleFifo|       pointer|
|rxEng_metaDataFifo_din        |  out|  160|     ap_fifo|    rxEng_metaDataFifo|       pointer|
|rxEng_metaDataFifo_full_n     |   in|    1|     ap_fifo|    rxEng_metaDataFifo|       pointer|
|rxEng_metaDataFifo_write      |  out|    1|     ap_fifo|    rxEng_metaDataFifo|       pointer|
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_metaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_metaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_metaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_metaDataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln702 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:702]   --->   Operation 15 'specpipeline' 'specpipeline_ln702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_V_2_load = load i1 %state_V_2"   --->   Operation 16 'load' 'state_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln712 = br i1 %state_V_2_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:712]   --->   Operation 17 'br' 'br_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %rxEng_headerMetaFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = (!state_V_2_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 16> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln715 = br i1 %tmp_i, void %merge_header_meta.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:715]   --->   Operation 19 'br' 'br_ln715' <Predicate = (!state_V_2_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.13ns)   --->   "%rxEng_headerMetaFifo_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %rxEng_headerMetaFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'rxEng_headerMetaFifo_read' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i160 %rxEng_headerMetaFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'trunc' 'trunc_ln145' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %trunc_ln145, i32 %meta_seqNumb_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'store' 'store_ln145' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 32, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'trunc_ln145_s' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %trunc_ln145_s, i32 %meta_ackNumb_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'store' 'store_ln145' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145_60 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 64, i32 79" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'trunc_ln145_60' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_60, i16 %meta_winSize_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'store' 'store_ln145' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln145_61 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 96, i32 111" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'trunc_ln145_61' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_61, i16 %meta_length_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'store' 'store_ln145' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 112" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'bitselect' 'tmp_296' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp_296, i1 %meta_ack_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'store' 'store_ln145' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 120" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'bitselect' 'tmp_297' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp_297, i1 %meta_rst_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'store' 'store_ln145' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 128" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'bitselect' 'tmp_298' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp_298, i1 %meta_syn_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'store' 'store_ln145' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 136" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'bitselect' 'tmp_299' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp_299, i1 %meta_fin_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'store' 'store_ln145' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln145_62 = partselect i4 @_ssdm_op_PartSelect.i4.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 144, i32 147" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'partselect' 'trunc_ln145_62' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln145 = store i4 %trunc_ln145_62, i4 %meta_dataOffset_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'store' 'store_ln145' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln886 = icmp_ugt  i4 %trunc_ln145_62, i4 5"   --->   Operation 39 'icmp' 'icmp_ln886' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns)   --->   "%and_ln719 = and i1 %icmp_ln886, i1 %tmp_298" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:719]   --->   Operation 40 'and' 'and_ln719' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln719 = br i1 %and_ln719, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:719]   --->   Operation 41 'br' 'br_ln719' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i160 %rxEng_headerMetaFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'trunc' 'trunc_ln174' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = partselect i76 @_ssdm_op_PartSelect.i76.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 84, i32 159" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'partselect' 'tmp_s' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln721 = store i1 1, i1 %state_V_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:721]   --->   Operation 44 'store' 'store_ln721' <Predicate = (!state_V_2_load & tmp_i & and_ln719)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln722 = br void %merge_header_meta.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:722]   --->   Operation 45 'br' 'br_ln722' <Predicate = (!state_V_2_load & tmp_i & and_ln719)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i_278 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rxEng_winScaleFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 46 'nbreadreq' 'tmp_i_278' <Predicate = (state_V_2_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln731 = br i1 %tmp_i_278, void %merge_header_meta.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:731]   --->   Operation 47 'br' 'br_ln731' <Predicate = (state_V_2_load)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.16ns)   --->   "%tmp = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'tmp' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln736 = store i1 0, i1 %state_V_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:736]   --->   Operation 49 'store' 'store_ln736' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_04 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i76.i4.i80, i76 %tmp_s, i4 0, i80 %trunc_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'bitconcatenate' 'p_04' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %rxEng_metaDataFifo, i160 %p_04" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 2> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %merge_header_meta.exit"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%meta_seqNumb_V_load = load i32 %meta_seqNumb_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'load' 'meta_seqNumb_V_load' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%meta_ackNumb_V_load = load i32 %meta_ackNumb_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'load' 'meta_ackNumb_V_load' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%meta_winSize_V_load = load i16 %meta_winSize_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'load' 'meta_winSize_V_load' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%meta_length_V_load = load i16 %meta_length_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'load' 'meta_length_V_load' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%meta_ack_V_load = load i1 %meta_ack_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'load' 'meta_ack_V_load' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%meta_rst_V_load = load i1 %meta_rst_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'load' 'meta_rst_V_load' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%meta_syn_V_load = load i1 %meta_syn_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'load' 'meta_syn_V_load' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%meta_fin_V_load = load i1 %meta_fin_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'load' 'meta_fin_V_load' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%meta_dataOffset_V_load = load i4 %meta_dataOffset_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'load' 'meta_dataOffset_V_load' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_03 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i12.i4.i7.i1.i7.i1.i7.i1.i7.i1.i16.i12.i4.i16.i32.i32, i12 0, i4 %meta_dataOffset_V_load, i7 0, i1 %meta_fin_V_load, i7 0, i1 %meta_syn_V_load, i7 0, i1 %meta_rst_V_load, i7 0, i1 %meta_ack_V_load, i16 %meta_length_V_load, i12 0, i4 %tmp, i16 %meta_winSize_V_load, i32 %meta_ackNumb_V_load, i32 %meta_seqNumb_V_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'bitconcatenate' 'p_03' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %rxEng_metaDataFifo, i160 %p_03" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 2> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln737 = br void %merge_header_meta.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:737]   --->   Operation 64 'br' 'br_ln737' <Predicate = (state_V_2_load & tmp_i_278)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_headerMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ meta_seqNumb_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_ackNumb_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_winSize_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_ack_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_rst_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_syn_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_fin_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_dataOffset_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_metaDataFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_winScaleFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specpipeline_ln702        (specpipeline  ) [ 000]
state_V_2_load            (load          ) [ 011]
br_ln712                  (br            ) [ 000]
tmp_i                     (nbreadreq     ) [ 011]
br_ln715                  (br            ) [ 000]
rxEng_headerMetaFifo_read (read          ) [ 000]
trunc_ln145               (trunc         ) [ 000]
store_ln145               (store         ) [ 000]
trunc_ln145_s             (partselect    ) [ 000]
store_ln145               (store         ) [ 000]
trunc_ln145_60            (partselect    ) [ 000]
store_ln145               (store         ) [ 000]
trunc_ln145_61            (partselect    ) [ 000]
store_ln145               (store         ) [ 000]
tmp_296                   (bitselect     ) [ 000]
store_ln145               (store         ) [ 000]
tmp_297                   (bitselect     ) [ 000]
store_ln145               (store         ) [ 000]
tmp_298                   (bitselect     ) [ 000]
store_ln145               (store         ) [ 000]
tmp_299                   (bitselect     ) [ 000]
store_ln145               (store         ) [ 000]
trunc_ln145_62            (partselect    ) [ 000]
store_ln145               (store         ) [ 000]
icmp_ln886                (icmp          ) [ 000]
and_ln719                 (and           ) [ 011]
br_ln719                  (br            ) [ 000]
trunc_ln174               (trunc         ) [ 011]
tmp_s                     (partselect    ) [ 011]
store_ln721               (store         ) [ 000]
br_ln722                  (br            ) [ 000]
tmp_i_278                 (nbreadreq     ) [ 011]
br_ln731                  (br            ) [ 000]
tmp                       (read          ) [ 011]
store_ln736               (store         ) [ 000]
p_04                      (bitconcatenate) [ 000]
write_ln174               (write         ) [ 000]
br_ln0                    (br            ) [ 000]
meta_seqNumb_V_load       (load          ) [ 000]
meta_ackNumb_V_load       (load          ) [ 000]
meta_winSize_V_load       (load          ) [ 000]
meta_length_V_load        (load          ) [ 000]
meta_ack_V_load           (load          ) [ 000]
meta_rst_V_load           (load          ) [ 000]
meta_syn_V_load           (load          ) [ 000]
meta_fin_V_load           (load          ) [ 000]
meta_dataOffset_V_load    (load          ) [ 000]
p_03                      (bitconcatenate) [ 000]
write_ln174               (write         ) [ 000]
br_ln737                  (br            ) [ 000]
ret_ln0                   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rxEng_headerMetaFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_headerMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="meta_seqNumb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_seqNumb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="meta_ackNumb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_ackNumb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="meta_winSize_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_winSize_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="meta_length_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_length_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="meta_ack_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_ack_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="meta_rst_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_rst_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="meta_syn_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_syn_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="meta_fin_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_fin_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="meta_dataOffset_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_dataOffset_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rxEng_metaDataFifo">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_metaDataFifo"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rxEng_winScaleFifo">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_winScaleFifo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i160.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i76.i4.i80"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i12.i4.i7.i1.i7.i1.i7.i1.i7.i1.i16.i12.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_i_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="160" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="rxEng_headerMetaFifo_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="160" slack="0"/>
<pin id="112" dir="0" index="1" bw="160" slack="0"/>
<pin id="113" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_headerMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_i_278_nbreadreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_278/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="160" slack="0"/>
<pin id="133" dir="0" index="2" bw="160" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="state_V_2_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_2_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln145_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="160" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln145_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln145_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="160" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="0" index="3" bw="7" slack="0"/>
<pin id="156" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln145_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln145_60_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="160" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="0" index="3" bw="8" slack="0"/>
<pin id="172" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_60/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln145_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln145_61_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="160" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="0" index="3" bw="8" slack="0"/>
<pin id="188" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_61/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln145_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_296_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="160" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_296/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln145_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_297_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="160" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_297/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln145_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_298_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="160" slack="0"/>
<pin id="230" dir="0" index="2" bw="9" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_298/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln145_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_299_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="160" slack="0"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_299/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln145_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln145_62_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="160" slack="0"/>
<pin id="258" dir="0" index="2" bw="9" slack="0"/>
<pin id="259" dir="0" index="3" bw="9" slack="0"/>
<pin id="260" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_62/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln145_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln886_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="and_ln719_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln719/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln174_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="160" slack="0"/>
<pin id="285" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="76" slack="0"/>
<pin id="289" dir="0" index="1" bw="160" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="0" index="3" bw="9" slack="0"/>
<pin id="292" dir="1" index="4" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln721_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln721/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln736_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln736/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_04_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="160" slack="0"/>
<pin id="311" dir="0" index="1" bw="76" slack="1"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="0" index="3" bw="80" slack="1"/>
<pin id="314" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_04/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="meta_seqNumb_V_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_seqNumb_V_load/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="meta_ackNumb_V_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_ackNumb_V_load/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="meta_winSize_V_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_winSize_V_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="meta_length_V_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_length_V_load/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="meta_ack_V_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_ack_V_load/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="meta_rst_V_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_rst_V_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="meta_syn_V_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_syn_V_load/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="meta_fin_V_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_fin_V_load/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="meta_dataOffset_V_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_dataOffset_V_load/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_03_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="160" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="0" index="3" bw="1" slack="0"/>
<pin id="359" dir="0" index="4" bw="1" slack="0"/>
<pin id="360" dir="0" index="5" bw="1" slack="0"/>
<pin id="361" dir="0" index="6" bw="1" slack="0"/>
<pin id="362" dir="0" index="7" bw="1" slack="0"/>
<pin id="363" dir="0" index="8" bw="1" slack="0"/>
<pin id="364" dir="0" index="9" bw="1" slack="0"/>
<pin id="365" dir="0" index="10" bw="1" slack="0"/>
<pin id="366" dir="0" index="11" bw="16" slack="0"/>
<pin id="367" dir="0" index="12" bw="1" slack="0"/>
<pin id="368" dir="0" index="13" bw="4" slack="1"/>
<pin id="369" dir="0" index="14" bw="16" slack="0"/>
<pin id="370" dir="0" index="15" bw="32" slack="0"/>
<pin id="371" dir="0" index="16" bw="32" slack="0"/>
<pin id="372" dir="1" index="17" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_03/2 "/>
</bind>
</comp>

<comp id="390" class="1005" name="state_V_2_load_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_V_2_load "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_i_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="398" class="1005" name="and_ln719_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln719 "/>
</bind>
</comp>

<comp id="402" class="1005" name="trunc_ln174_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="80" slack="1"/>
<pin id="404" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_s_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="76" slack="1"/>
<pin id="409" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_i_278_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_278 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="1"/>
<pin id="418" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="84" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="86" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="94" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="110" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="110" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="165"><net_src comp="151" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="110" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="181"><net_src comp="167" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="110" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="197"><net_src comp="183" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="110" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="110" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="62" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="110" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="110" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="68" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="110" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="70" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="72" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="255" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="255" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="227" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="110" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="110" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="78" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="80" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="82" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="0" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="88" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="0" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="90" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="92" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="309" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="321"><net_src comp="4" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="10" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="12" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="20" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="373"><net_src comp="96" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="374"><net_src comp="98" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="375"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="376"><net_src comp="100" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="377"><net_src comp="346" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="378"><net_src comp="100" pin="0"/><net_sink comp="354" pin=5"/></net>

<net id="379"><net_src comp="342" pin="1"/><net_sink comp="354" pin=6"/></net>

<net id="380"><net_src comp="100" pin="0"/><net_sink comp="354" pin=7"/></net>

<net id="381"><net_src comp="338" pin="1"/><net_sink comp="354" pin=8"/></net>

<net id="382"><net_src comp="100" pin="0"/><net_sink comp="354" pin=9"/></net>

<net id="383"><net_src comp="334" pin="1"/><net_sink comp="354" pin=10"/></net>

<net id="384"><net_src comp="330" pin="1"/><net_sink comp="354" pin=11"/></net>

<net id="385"><net_src comp="98" pin="0"/><net_sink comp="354" pin=12"/></net>

<net id="386"><net_src comp="326" pin="1"/><net_sink comp="354" pin=14"/></net>

<net id="387"><net_src comp="322" pin="1"/><net_sink comp="354" pin=15"/></net>

<net id="388"><net_src comp="318" pin="1"/><net_sink comp="354" pin=16"/></net>

<net id="389"><net_src comp="354" pin="17"/><net_sink comp="130" pin=2"/></net>

<net id="393"><net_src comp="137" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="102" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="277" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="283" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="309" pin=3"/></net>

<net id="410"><net_src comp="287" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="415"><net_src comp="116" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="124" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="354" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V_2 | {1 }
	Port: rxEng_headerMetaFifo | {}
	Port: meta_seqNumb_V | {1 }
	Port: meta_ackNumb_V | {1 }
	Port: meta_winSize_V | {1 }
	Port: meta_length_V | {1 }
	Port: meta_ack_V | {1 }
	Port: meta_rst_V | {1 }
	Port: meta_syn_V | {1 }
	Port: meta_fin_V | {1 }
	Port: meta_dataOffset_V | {1 }
	Port: rxEng_metaDataFifo | {2 }
	Port: rxEng_winScaleFifo | {}
 - Input state : 
	Port: merge_header_meta : state_V_2 | {1 }
	Port: merge_header_meta : rxEng_headerMetaFifo | {1 }
	Port: merge_header_meta : meta_seqNumb_V | {2 }
	Port: merge_header_meta : meta_ackNumb_V | {2 }
	Port: merge_header_meta : meta_winSize_V | {2 }
	Port: merge_header_meta : meta_length_V | {2 }
	Port: merge_header_meta : meta_ack_V | {2 }
	Port: merge_header_meta : meta_rst_V | {2 }
	Port: merge_header_meta : meta_syn_V | {2 }
	Port: merge_header_meta : meta_fin_V | {2 }
	Port: merge_header_meta : meta_dataOffset_V | {2 }
	Port: merge_header_meta : rxEng_metaDataFifo | {}
	Port: merge_header_meta : rxEng_winScaleFifo | {1 }
  - Chain level:
	State 1
		br_ln712 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		icmp_ln886 : 1
		and_ln719 : 2
		br_ln719 : 2
	State 2
		write_ln174 : 1
		p_03 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln886_fu_271           |    0    |    9    |
|----------|---------------------------------------|---------|---------|
|    and   |            and_ln719_fu_277           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
| nbreadreq|         tmp_i_nbreadreq_fu_102        |    0    |    0    |
|          |       tmp_i_278_nbreadreq_fu_116      |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   read   | rxEng_headerMetaFifo_read_read_fu_110 |    0    |    0    |
|          |            tmp_read_fu_124            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |            grp_write_fu_130           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln145_fu_141          |    0    |    0    |
|          |           trunc_ln174_fu_283          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |          trunc_ln145_s_fu_151         |    0    |    0    |
|          |         trunc_ln145_60_fu_167         |    0    |    0    |
|partselect|         trunc_ln145_61_fu_183         |    0    |    0    |
|          |         trunc_ln145_62_fu_255         |    0    |    0    |
|          |              tmp_s_fu_287             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             tmp_296_fu_199            |    0    |    0    |
| bitselect|             tmp_297_fu_213            |    0    |    0    |
|          |             tmp_298_fu_227            |    0    |    0    |
|          |             tmp_299_fu_241            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|              p_04_fu_309              |    0    |    0    |
|          |              p_03_fu_354              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    11   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln719_reg_398  |    1   |
|state_V_2_load_reg_390|    1   |
|   tmp_i_278_reg_412  |    1   |
|     tmp_i_reg_394    |    1   |
|      tmp_reg_416     |    4   |
|     tmp_s_reg_407    |   76   |
|  trunc_ln174_reg_402 |   80   |
+----------------------+--------+
|         Total        |   164  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_130 |  p2  |   2  |  160 |   320  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   320  ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   11   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   164  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   164  |   20   |
+-----------+--------+--------+--------+
