{
    "DESIGN_NAME": "memory_ram",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 30.0,
    "DESIGN_IS_CORE": false,
    
    "RT_MAX_LAYER": "met4",
    
    "FP_CORE_UTIL": 20,
    "PL_TARGET_DENSITY": "0.25"
}
