#Timing report of worst 30 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : recv_DATA[3].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n58_.in[5] (.names)                                0.120     1.289
$abc$2350$new_n58_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n64_.in[2] (.names)                                0.547     2.097
$abc$2350$new_n64_.out[0] (.names)                               0.261     2.358
n148.in[2] (.names)                                              0.503     2.861
n148.out[0] (.names)                                             0.261     3.122
recv_DATA[3].D[0] (.latch)                                       0.000     3.122
data arrival time                                                          3.122

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[3].clk[0] (.latch)                                     0.448     0.448
clock uncertainty                                                0.000     0.448
cell setup time                                                 -0.066     0.382
data required time                                                         0.382
--------------------------------------------------------------------------------
data required time                                                         0.382
data arrival time                                                         -3.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.740


#Path 2
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : recv_DATA[2].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n58_.in[5] (.names)                                0.120     1.289
$abc$2350$new_n58_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n64_.in[2] (.names)                                0.547     2.097
$abc$2350$new_n64_.out[0] (.names)                               0.261     2.358
n144.in[2] (.names)                                              0.503     2.861
n144.out[0] (.names)                                             0.261     3.122
recv_DATA[2].D[0] (.latch)                                       0.000     3.122
data arrival time                                                          3.122

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[2].clk[0] (.latch)                                     0.448     0.448
clock uncertainty                                                0.000     0.448
cell setup time                                                 -0.066     0.382
data required time                                                         0.382
--------------------------------------------------------------------------------
data required time                                                         0.382
data arrival time                                                         -3.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.740


#Path 3
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : recv_DATA[1].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n58_.in[5] (.names)                                0.120     1.289
$abc$2350$new_n58_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n64_.in[2] (.names)                                0.547     2.097
$abc$2350$new_n64_.out[0] (.names)                               0.261     2.358
n140.in[2] (.names)                                              0.503     2.861
n140.out[0] (.names)                                             0.261     3.122
recv_DATA[1].D[0] (.latch)                                       0.000     3.122
data arrival time                                                          3.122

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[1].clk[0] (.latch)                                     0.448     0.448
clock uncertainty                                                0.000     0.448
cell setup time                                                 -0.066     0.382
data required time                                                         0.382
--------------------------------------------------------------------------------
data required time                                                         0.382
data arrival time                                                         -3.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.740


#Path 4
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : recv_DATA[0].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n58_.in[5] (.names)                                0.120     1.289
$abc$2350$new_n58_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n64_.in[2] (.names)                                0.547     2.097
$abc$2350$new_n64_.out[0] (.names)                               0.261     2.358
n136.in[2] (.names)                                              0.503     2.861
n136.out[0] (.names)                                             0.261     3.122
recv_DATA[0].D[0] (.latch)                                       0.000     3.122
data arrival time                                                          3.122

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[0].clk[0] (.latch)                                     0.448     0.448
clock uncertainty                                                0.000     0.448
cell setup time                                                 -0.066     0.382
data required time                                                         0.382
--------------------------------------------------------------------------------
data required time                                                         0.382
data arrival time                                                         -3.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.740


#Path 5
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[4].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n58_.in[5] (.names)                                0.120     1.289
$abc$2350$new_n58_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n77_.in[3] (.names)                                0.547     2.097
$abc$2350$new_n77_.out[0] (.names)                               0.261     2.358
n67.in[1] (.names)                                               0.531     2.889
n67.out[0] (.names)                                              0.261     3.150
R_INST.CLK_COUNT[4].D[0] (.latch)                                0.000     3.150
data arrival time                                                          3.150

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[4].clk[0] (.latch)                              0.651     0.651
clock uncertainty                                                0.000     0.651
cell setup time                                                 -0.066     0.585
data required time                                                         0.585
--------------------------------------------------------------------------------
data required time                                                         0.585
data arrival time                                                         -3.150
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.565


#Path 6
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[3].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n58_.in[5] (.names)                                0.120     1.289
$abc$2350$new_n58_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n77_.in[3] (.names)                                0.547     2.097
$abc$2350$new_n77_.out[0] (.names)                               0.261     2.358
n62.in[1] (.names)                                               0.531     2.889
n62.out[0] (.names)                                              0.261     3.150
R_INST.CLK_COUNT[3].D[0] (.latch)                                0.000     3.150
data arrival time                                                          3.150

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[3].clk[0] (.latch)                              0.651     0.651
clock uncertainty                                                0.000     0.651
cell setup time                                                 -0.066     0.585
data required time                                                         0.585
--------------------------------------------------------------------------------
data required time                                                         0.585
data arrival time                                                         -3.150
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.565


#Path 7
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[7].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n58_.in[5] (.names)                                0.120     1.289
$abc$2350$new_n58_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n77_.in[3] (.names)                                0.547     2.097
$abc$2350$new_n77_.out[0] (.names)                               0.261     2.358
n82.in[0] (.names)                                               0.531     2.889
n82.out[0] (.names)                                              0.261     3.150
R_INST.CLK_COUNT[7].D[0] (.latch)                                0.000     3.150
data arrival time                                                          3.150

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[7].clk[0] (.latch)                              0.691     0.691
clock uncertainty                                                0.000     0.691
cell setup time                                                 -0.066     0.625
data required time                                                         0.625
--------------------------------------------------------------------------------
data required time                                                         0.625
data arrival time                                                         -3.150
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.525


#Path 8
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.STATE[0].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n58_.in[5] (.names)                                0.120     1.289
$abc$2350$new_n58_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n64_.in[2] (.names)                                0.547     2.097
$abc$2350$new_n64_.out[0] (.names)                               0.261     2.358
n32.in[0] (.names)                                               0.468     2.826
n32.out[0] (.names)                                              0.261     3.087
R_INST.STATE[0].D[0] (.latch)                                    0.000     3.087
data arrival time                                                          3.087

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.STATE[0].clk[0] (.latch)                                  0.651     0.651
clock uncertainty                                                0.000     0.651
cell setup time                                                 -0.066     0.585
data required time                                                         0.585
--------------------------------------------------------------------------------
data required time                                                         0.585
data arrival time                                                         -3.087
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.502


#Path 9
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[8].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n58_.in[5] (.names)                                0.120     1.289
$abc$2350$new_n58_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n64_.in[2] (.names)                                0.547     2.097
$abc$2350$new_n64_.out[0] (.names)                               0.261     2.358
n87.in[4] (.names)                                               0.505     2.863
n87.out[0] (.names)                                              0.261     3.124
R_INST.CLK_COUNT[8].D[0] (.latch)                                0.000     3.124
data arrival time                                                          3.124

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[8].clk[0] (.latch)                              0.691     0.691
clock uncertainty                                                0.000     0.691
cell setup time                                                 -0.066     0.625
data required time                                                         0.625
--------------------------------------------------------------------------------
data required time                                                         0.625
data arrival time                                                         -3.124
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.499


#Path 10
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.STATE[1].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n57_.in[0] (.names)                                0.120     1.289
$abc$2350$new_n57_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n55_.in[0] (.names)                                0.465     2.015
$abc$2350$new_n55_.out[0] (.names)                               0.261     2.276
n37.in[3] (.names)                                               0.506     2.782
n37.out[0] (.names)                                              0.261     3.043
R_INST.STATE[1].D[0] (.latch)                                    0.000     3.043
data arrival time                                                          3.043

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.STATE[1].clk[0] (.latch)                                  0.651     0.651
clock uncertainty                                                0.000     0.651
cell setup time                                                 -0.066     0.585
data required time                                                         0.585
--------------------------------------------------------------------------------
data required time                                                         0.585
data arrival time                                                         -3.043
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.458


#Path 11
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[5].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n56_.in[3] (.names)                                0.120     1.289
$abc$2350$new_n56_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n92_.in[1] (.names)                                0.508     2.058
$abc$2350$new_n92_.out[0] (.names)                               0.261     2.319
n72.in[2] (.names)                                               0.412     2.732
n72.out[0] (.names)                                              0.261     2.993
R_INST.CLK_COUNT[5].D[0] (.latch)                                0.000     2.993
data arrival time                                                          2.993

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[5].clk[0] (.latch)                              0.651     0.651
clock uncertainty                                                0.000     0.651
cell setup time                                                 -0.066     0.585
data required time                                                         0.585
--------------------------------------------------------------------------------
data required time                                                         0.585
data arrival time                                                         -2.993
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.408


#Path 12
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[9].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n56_.in[3] (.names)                                0.120     1.289
$abc$2350$new_n56_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n92_.in[1] (.names)                                0.508     2.058
$abc$2350$new_n92_.out[0] (.names)                               0.261     2.319
n92.in[2] (.names)                                               0.658     2.977
n92.out[0] (.names)                                              0.261     3.238
R_INST.CLK_COUNT[9].D[0] (.latch)                                0.000     3.238
data arrival time                                                          3.238

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
clock uncertainty                                                0.000     1.045
cell setup time                                                 -0.066     0.979
data required time                                                         0.979
--------------------------------------------------------------------------------
data required time                                                         0.979
data arrival time                                                         -3.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.259


#Path 13
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.BIT_POS[2].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n57_.in[0] (.names)                                0.120     1.289
$abc$2350$new_n57_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n122_.in[0] (.names)                               0.465     2.015
$abc$2350$new_n122_.out[0] (.names)                              0.261     2.276
n107.in[2] (.names)                                              0.289     2.565
n107.out[0] (.names)                                             0.261     2.826
R_INST.BIT_POS[2].D[0] (.latch)                                  0.000     2.826
data arrival time                                                          2.826

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[2].clk[0] (.latch)                                0.651     0.651
clock uncertainty                                                0.000     0.651
cell setup time                                                 -0.066     0.585
data required time                                                         0.585
--------------------------------------------------------------------------------
data required time                                                         0.585
data arrival time                                                         -2.826
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.241


#Path 14
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[6].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n100_.in[1] (.names)                               0.120     1.289
$abc$2350$new_n100_.out[0] (.names)                              0.261     1.550
$abc$2350$new_n101_.in[1] (.names)                               0.562     2.112
$abc$2350$new_n101_.out[0] (.names)                              0.261     2.374
n77.in[2] (.names)                                               0.100     2.474
n77.out[0] (.names)                                              0.261     2.735
R_INST.CLK_COUNT[6].D[0] (.latch)                                0.000     2.735
data arrival time                                                          2.735

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[6].clk[0] (.latch)                              0.651     0.651
clock uncertainty                                                0.000     0.651
cell setup time                                                 -0.066     0.585
data required time                                                         0.585
--------------------------------------------------------------------------------
data required time                                                         0.585
data arrival time                                                         -2.735
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.150


#Path 15
Startpoint: R_INST.CLK_COUNT[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.STATE[2].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[1].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n57_.in[0] (.names)                                0.120     1.289
$abc$2350$new_n57_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n59_.in[0] (.names)                                0.465     2.015
$abc$2350$new_n59_.out[0] (.names)                               0.261     2.276
n42.in[2] (.names)                                               0.100     2.376
n42.out[0] (.names)                                              0.261     2.637
R_INST.STATE[2].D[0] (.latch)                                    0.000     2.637
data arrival time                                                          2.637

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.STATE[2].clk[0] (.latch)                                  0.651     0.651
clock uncertainty                                                0.000     0.651
cell setup time                                                 -0.066     0.585
data required time                                                         0.585
--------------------------------------------------------------------------------
data required time                                                         0.585
data arrival time                                                         -2.637
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.052


#Path 16
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[0].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n56_.in[3] (.names)                                0.120     1.289
$abc$2350$new_n56_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n79_.in[1] (.names)                                0.508     2.058
$abc$2350$new_n79_.out[0] (.names)                               0.261     2.319
n47.in[1] (.names)                                               0.386     2.705
n47.out[0] (.names)                                              0.261     2.966
R_INST.CLK_COUNT[0].D[0] (.latch)                                0.000     2.966
data arrival time                                                          2.966

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[0].clk[0] (.latch)                              1.045     1.045
clock uncertainty                                                0.000     1.045
cell setup time                                                 -0.066     0.979
data required time                                                         0.979
--------------------------------------------------------------------------------
data required time                                                         0.979
data arrival time                                                         -2.966
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.987


#Path 17
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[1].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n56_.in[3] (.names)                                0.120     1.289
$abc$2350$new_n56_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n79_.in[1] (.names)                                0.508     2.058
$abc$2350$new_n79_.out[0] (.names)                               0.261     2.319
n52.in[0] (.names)                                               0.386     2.705
n52.out[0] (.names)                                              0.261     2.966
R_INST.CLK_COUNT[1].D[0] (.latch)                                0.000     2.966
data arrival time                                                          2.966

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[1].clk[0] (.latch)                              1.045     1.045
clock uncertainty                                                0.000     1.045
cell setup time                                                 -0.066     0.979
data required time                                                         0.979
--------------------------------------------------------------------------------
data required time                                                         0.979
data arrival time                                                         -2.966
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.987


#Path 18
Startpoint: R_INST.CLK_COUNT[2].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.BIT_POS[1].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[2].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[2].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n63_.in[1] (.names)                                0.120     1.289
$abc$2350$new_n63_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n62_.in[1] (.names)                                0.342     1.893
$abc$2350$new_n62_.out[0] (.names)                               0.261     2.154
n102.in[0] (.names)                                              0.407     2.561
n102.out[0] (.names)                                             0.261     2.822
R_INST.BIT_POS[1].D[0] (.latch)                                  0.000     2.822
data arrival time                                                          2.822

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[1].clk[0] (.latch)                                1.045     1.045
clock uncertainty                                                0.000     1.045
cell setup time                                                 -0.066     0.979
data required time                                                         0.979
--------------------------------------------------------------------------------
data required time                                                         0.979
data arrival time                                                         -2.822
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.843


#Path 19
Startpoint: R_INST.CLK_COUNT[2].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.BIT_POS[0].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[2].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[2].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n63_.in[1] (.names)                                0.120     1.289
$abc$2350$new_n63_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n62_.in[1] (.names)                                0.342     1.893
$abc$2350$new_n62_.out[0] (.names)                               0.261     2.154
n97.in[1] (.names)                                               0.407     2.561
n97.out[0] (.names)                                              0.261     2.822
R_INST.BIT_POS[0].D[0] (.latch)                                  0.000     2.822
data arrival time                                                          2.822

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[0].clk[0] (.latch)                                1.045     1.045
clock uncertainty                                                0.000     1.045
cell setup time                                                 -0.066     0.979
data required time                                                         0.979
--------------------------------------------------------------------------------
data required time                                                         0.979
data arrival time                                                         -2.822
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.843


#Path 20
Startpoint: R_INST.BIT_POS[0].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.DATA_BYTE[2].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[0].clk[0] (.latch)                                1.045     1.045
R_INST.BIT_POS[0].Q[0] (.latch) [clock-to-output]                0.124     1.169
n122.in[1] (.names)                                              0.791     1.960
n122.out[0] (.names)                                             0.261     2.221
R_INST.DATA_BYTE[2].D[0] (.latch)                                0.000     2.221
data arrival time                                                          2.221

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.DATA_BYTE[2].clk[0] (.latch)                              0.448     0.448
clock uncertainty                                                0.000     0.448
cell setup time                                                 -0.066     0.382
data required time                                                         0.382
--------------------------------------------------------------------------------
data required time                                                         0.382
data arrival time                                                         -2.221
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.840


#Path 21
Startpoint: R_INST.BIT_POS[0].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.DATA_BYTE[1].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[0].clk[0] (.latch)                                1.045     1.045
R_INST.BIT_POS[0].Q[0] (.latch) [clock-to-output]                0.124     1.169
n117.in[2] (.names)                                              0.791     1.960
n117.out[0] (.names)                                             0.261     2.221
R_INST.DATA_BYTE[1].D[0] (.latch)                                0.000     2.221
data arrival time                                                          2.221

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.DATA_BYTE[1].clk[0] (.latch)                              0.448     0.448
clock uncertainty                                                0.000     0.448
cell setup time                                                 -0.066     0.382
data required time                                                         0.382
--------------------------------------------------------------------------------
data required time                                                         0.382
data arrival time                                                         -2.221
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.840


#Path 22
Startpoint: R_INST.BIT_POS[0].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.DATA_BYTE[0].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[0].clk[0] (.latch)                                1.045     1.045
R_INST.BIT_POS[0].Q[0] (.latch) [clock-to-output]                0.124     1.169
n112.in[2] (.names)                                              0.791     1.960
n112.out[0] (.names)                                             0.261     2.221
R_INST.DATA_BYTE[0].D[0] (.latch)                                0.000     2.221
data arrival time                                                          2.221

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.DATA_BYTE[0].clk[0] (.latch)                              0.448     0.448
clock uncertainty                                                0.000     0.448
cell setup time                                                 -0.066     0.382
data required time                                                         0.382
--------------------------------------------------------------------------------
data required time                                                         0.382
data arrival time                                                         -2.221
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.840


#Path 23
Startpoint: R_INST.BIT_POS[1].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.DATA_BYTE[3].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.BIT_POS[1].clk[0] (.latch)                                1.045     1.045
R_INST.BIT_POS[1].Q[0] (.latch) [clock-to-output]                0.124     1.169
$abc$2350$new_n60_.in[0] (.names)                                0.120     1.289
$abc$2350$new_n60_.out[0] (.names)                               0.261     1.550
n127.in[3] (.names)                                              0.390     1.940
n127.out[0] (.names)                                             0.261     2.201
R_INST.DATA_BYTE[3].D[0] (.latch)                                0.000     2.201
data arrival time                                                          2.201

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.DATA_BYTE[3].clk[0] (.latch)                              0.448     0.448
clock uncertainty                                                0.000     0.448
cell setup time                                                 -0.066     0.382
data required time                                                         0.382
--------------------------------------------------------------------------------
data required time                                                         0.382
data arrival time                                                         -2.201
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.819


#Path 24
Startpoint: rec_done.Q[0] (.latch clocked by i_clk)
Endpoint  : out:rec_done.outpad[0] (.output clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
rec_done.clk[0] (.latch)                                         1.045     1.045
rec_done.Q[0] (.latch) [clock-to-output]                         0.124     1.169
out:rec_done.outpad[0] (.output)                                 0.636     1.805
data arrival time                                                          1.805

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.805
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.805


#Path 25
Startpoint: R_INST.CLK_COUNT[2].Q[0] (.latch clocked by i_clk)
Endpoint  : rec_done.D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[2].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[2].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n63_.in[1] (.names)                                0.120     1.289
$abc$2350$new_n63_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n66_.in[0] (.names)                                0.342     1.893
$abc$2350$new_n66_.out[0] (.names)                               0.261     2.154
n132.in[2] (.names)                                              0.337     2.491
n132.out[0] (.names)                                             0.261     2.752
rec_done.D[0] (.latch)                                           0.000     2.752
data arrival time                                                          2.752

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
rec_done.clk[0] (.latch)                                         1.045     1.045
clock uncertainty                                                0.000     1.045
cell setup time                                                 -0.066     0.979
data required time                                                         0.979
--------------------------------------------------------------------------------
data required time                                                         0.979
data arrival time                                                         -2.752
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.772


#Path 26
Startpoint: R_INST.CLK_COUNT[9].Q[0] (.latch clocked by i_clk)
Endpoint  : R_INST.CLK_COUNT[2].D[0] (.latch clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[9].clk[0] (.latch)                              1.045     1.045
R_INST.CLK_COUNT[9].Q[0] (.latch) [clock-to-output]              0.124     1.169
$abc$2350$new_n58_.in[5] (.names)                                0.120     1.289
$abc$2350$new_n58_.out[0] (.names)                               0.261     1.550
$abc$2350$new_n84_.in[1] (.names)                                0.547     2.097
$abc$2350$new_n84_.out[0] (.names)                               0.261     2.358
n57.in[0] (.names)                                               0.100     2.458
n57.out[0] (.names)                                              0.261     2.719
R_INST.CLK_COUNT[2].D[0] (.latch)                                0.000     2.719
data arrival time                                                          2.719

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
R_INST.CLK_COUNT[2].clk[0] (.latch)                              1.045     1.045
clock uncertainty                                                0.000     1.045
cell setup time                                                 -0.066     0.979
data required time                                                         0.979
--------------------------------------------------------------------------------
data required time                                                         0.979
data arrival time                                                         -2.719
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.740


#Path 27
Startpoint: recv_DATA[1].Q[0] (.latch clocked by i_clk)
Endpoint  : out:recv_DATA[1].outpad[0] (.output clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[1].clk[0] (.latch)                                     0.448     0.448
recv_DATA[1].Q[0] (.latch) [clock-to-output]                     0.124     0.572
out:recv_DATA[1].outpad[0] (.output)                             1.099     1.671
data arrival time                                                          1.671

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.671
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.671


#Path 28
Startpoint: recv_DATA[0].Q[0] (.latch clocked by i_clk)
Endpoint  : out:recv_DATA[0].outpad[0] (.output clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[0].clk[0] (.latch)                                     0.448     0.448
recv_DATA[0].Q[0] (.latch) [clock-to-output]                     0.124     0.572
out:recv_DATA[0].outpad[0] (.output)                             0.600     1.172
data arrival time                                                          1.172

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.172


#Path 29
Startpoint: recv_DATA[3].Q[0] (.latch clocked by i_clk)
Endpoint  : out:recv_DATA[3].outpad[0] (.output clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[3].clk[0] (.latch)                                     0.448     0.448
recv_DATA[3].Q[0] (.latch) [clock-to-output]                     0.124     0.572
out:recv_DATA[3].outpad[0] (.output)                             0.567     1.139
data arrival time                                                          1.139

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.139


#Path 30
Startpoint: recv_DATA[2].Q[0] (.latch clocked by i_clk)
Endpoint  : out:recv_DATA[2].outpad[0] (.output clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input)                                          0.000     0.000
recv_DATA[2].clk[0] (.latch)                                     0.448     0.448
recv_DATA[2].Q[0] (.latch) [clock-to-output]                     0.124     0.572
out:recv_DATA[2].outpad[0] (.output)                             0.460     1.032
data arrival time                                                          1.032

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.032
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.032


#End of timing report
