INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab1/ALU/ALU.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab1/ALU/ALU.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab1/ALU/ALU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
