static void F_1 ( struct V_1 * V_2 , const void * V_3 , int V_4 )\r\n{\r\nstruct V_5 * V_6 = & V_2 -> V_6 ;\r\nconst char * V_7 = V_3 ;\r\nwhile ( V_4 > 0 ) {\r\nchar * V_8 = & V_6 -> V_3 [ V_6 -> V_9 ] ;\r\nint V_10 ;\r\nF_2 ( V_2 -> V_11 , F_3 ( & V_2 -> V_6 ) > 0 ) ;\r\nV_10 = F_4 ( V_4 , F_5 ( & V_2 -> V_6 ) ) ;\r\nmemcpy ( V_8 , V_7 , V_10 ) ;\r\nV_6 -> V_9 = ( V_6 -> V_9 + V_10 ) & ( V_12 - 1 ) ;\r\nV_4 -= V_10 ;\r\nV_7 += V_10 ;\r\nF_6 ( & V_2 -> V_11 ) ;\r\n}\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 ,\r\nenum V_13 type , const void * V_3 , int V_4 )\r\n{\r\nF_1 ( V_2 , & type , 4 ) ;\r\nF_1 ( V_2 , & V_4 , 4 ) ;\r\nF_1 ( V_2 , V_3 , V_4 ) ;\r\n}\r\nstatic T_1 F_8 ( struct V_14 * V_14 , char T_2 * V_3 ,\r\nT_3 V_4 , T_4 * V_15 )\r\n{\r\nstruct V_1 * V_2 = V_14 -> V_16 ;\r\nstruct V_5 * V_6 = & V_2 -> V_6 ;\r\nconst char * V_8 = & V_6 -> V_3 [ V_6 -> V_17 ] ;\r\nint V_10 = 0 , V_18 = 0 ;\r\nF_9 ( & V_2 -> V_19 ) ;\r\nV_18 = F_10 ( V_2 -> V_11 ,\r\nF_11 ( & V_2 -> V_6 ) > 0 ) ;\r\nif ( V_18 )\r\ngoto V_20;\r\nV_10 = F_12 ( int , V_4 , F_13 ( & V_2 -> V_6 ) ) ;\r\nif ( F_14 ( V_3 , V_8 , V_10 ) ) {\r\nV_18 = - V_21 ;\r\ngoto V_20;\r\n}\r\nV_6 -> V_17 = ( V_6 -> V_17 + V_10 ) & ( V_12 - 1 ) ;\r\n* V_15 += V_10 ;\r\nF_6 ( & V_2 -> V_11 ) ;\r\nV_20:\r\nF_15 ( & V_2 -> V_19 ) ;\r\nif ( V_18 )\r\nreturn V_18 ;\r\nreturn V_10 ;\r\n}\r\nstatic int F_16 ( struct V_22 * V_22 , struct V_14 * V_14 )\r\n{\r\nstruct V_1 * V_2 = V_22 -> V_23 ;\r\nstruct V_24 * V_25 = V_2 -> V_25 ;\r\nstruct V_26 * V_27 = V_25 -> V_28 ;\r\nstruct V_29 * V_30 = V_27 -> V_30 ;\r\nT_5 V_31 ;\r\nT_6 V_32 ;\r\nint V_18 = 0 ;\r\nF_9 ( & V_25 -> V_33 ) ;\r\nif ( V_2 -> V_34 || ! V_30 ) {\r\nV_18 = - V_35 ;\r\ngoto V_20;\r\n}\r\nV_14 -> V_16 = V_2 ;\r\nV_2 -> V_34 = true ;\r\nV_30 -> V_36 -> V_37 ( V_30 , V_38 , & V_31 ) ;\r\nV_32 = V_31 ;\r\nF_7 ( V_2 , V_39 , & V_32 , sizeof( V_32 ) ) ;\r\nV_20:\r\nF_15 ( & V_25 -> V_33 ) ;\r\nreturn V_18 ;\r\n}\r\nstatic int F_17 ( struct V_22 * V_22 , struct V_14 * V_14 )\r\n{\r\nstruct V_1 * V_2 = V_22 -> V_23 ;\r\nV_2 -> V_34 = false ;\r\nreturn 0 ;\r\n}\r\nint F_18 ( struct V_40 * V_41 )\r\n{\r\nstruct V_26 * V_27 = V_41 -> V_25 -> V_28 ;\r\nstruct V_1 * V_2 ;\r\nif ( V_27 -> V_2 )\r\nreturn 0 ;\r\nV_2 = F_19 ( sizeof( * V_2 ) , V_42 ) ;\r\nif ( ! V_2 )\r\nreturn - V_43 ;\r\nV_2 -> V_25 = V_41 -> V_25 ;\r\nV_2 -> V_6 . V_3 = V_2 -> V_3 ;\r\nF_20 ( & V_2 -> V_19 ) ;\r\nV_27 -> V_2 = V_2 ;\r\nF_21 ( & V_2 -> V_11 ) ;\r\nV_2 -> V_44 = F_19 ( sizeof( * V_2 -> V_44 ) , V_42 ) ;\r\nif ( ! V_2 -> V_44 )\r\ngoto V_45;\r\nV_2 -> V_46 = F_22 ( L_1 , V_47 | V_48 ,\r\nV_41 -> V_49 , V_2 , & V_50 ) ;\r\nif ( ! V_2 -> V_46 ) {\r\nF_23 ( L_2 ,\r\nV_41 -> V_49 ) ;\r\ngoto V_45;\r\n}\r\nV_2 -> V_44 -> V_41 = V_41 ;\r\nV_2 -> V_44 -> V_51 = V_2 -> V_46 ;\r\nV_2 -> V_44 -> V_52 = NULL ;\r\nF_9 ( & V_41 -> V_53 ) ;\r\nF_24 ( & V_2 -> V_44 -> V_54 , & V_41 -> V_55 ) ;\r\nF_15 ( & V_41 -> V_53 ) ;\r\nreturn 0 ;\r\nV_45:\r\nF_25 ( V_41 ) ;\r\nreturn - 1 ;\r\n}\r\nvoid F_25 ( struct V_40 * V_41 )\r\n{\r\nstruct V_26 * V_27 = V_41 -> V_25 -> V_28 ;\r\nstruct V_1 * V_2 = V_27 -> V_2 ;\r\nif ( ! V_2 )\r\nreturn;\r\nV_27 -> V_2 = NULL ;\r\nF_26 ( V_2 -> V_46 ) ;\r\nif ( V_2 -> V_44 ) {\r\nF_9 ( & V_41 -> V_53 ) ;\r\nF_27 ( & V_2 -> V_44 -> V_54 ) ;\r\nF_15 ( & V_41 -> V_53 ) ;\r\nF_28 ( V_2 -> V_44 ) ;\r\n}\r\nF_29 ( & V_2 -> V_19 ) ;\r\nF_28 ( V_2 ) ;\r\n}\r\nstatic void F_30 ( struct V_1 * V_2 ,\r\nstruct V_56 * V_57 , int V_58 ,\r\nT_5 V_59 , T_6 V_60 )\r\n{\r\nstruct V_61 * V_62 = V_57 -> V_63 [ V_58 ] . V_62 ;\r\nconst char * V_3 ;\r\nV_3 = F_31 ( & V_62 -> V_64 ) ;\r\nif ( F_32 ( V_3 ) )\r\nreturn;\r\nif ( V_59 ) {\r\nV_3 += V_59 - V_57 -> V_63 [ V_58 ] . V_59 ;\r\n} else {\r\nV_59 = V_57 -> V_63 [ V_58 ] . V_59 ;\r\nV_60 = V_62 -> V_64 . V_60 ;\r\n}\r\nF_7 (rd, RD_GPUADDR,\r\n(uint32_t[3]){ iova, size, iova >> 32 }, 12 ) ;\r\nF_7 ( V_2 , V_65 , V_3 , V_60 ) ;\r\nF_33 ( & V_62 -> V_64 ) ;\r\n}\r\nvoid F_34 ( struct V_56 * V_57 )\r\n{\r\nstruct V_24 * V_25 = V_57 -> V_25 ;\r\nstruct V_26 * V_27 = V_25 -> V_28 ;\r\nstruct V_1 * V_2 = V_27 -> V_2 ;\r\nchar V_66 [ 128 ] ;\r\nint V_67 , V_10 ;\r\nif ( ! V_2 -> V_34 )\r\nreturn;\r\nF_35 ( ! F_36 ( & V_25 -> V_33 ) ) ;\r\nV_10 = snprintf ( V_66 , sizeof( V_66 ) , L_3 ,\r\nV_68 , V_69 -> V_70 , F_37 ( V_69 ) ,\r\nV_57 -> V_71 -> V_72 ) ;\r\nF_7 ( V_2 , V_73 , V_66 , F_38 ( V_10 , 4 ) ) ;\r\nif ( V_74 ) {\r\nfor ( V_67 = 0 ; V_67 < V_57 -> V_75 ; V_67 ++ ) {\r\nif ( V_57 -> V_63 [ V_67 ] . V_76 & V_77 )\r\ncontinue;\r\nF_30 ( V_2 , V_57 , V_67 , 0 , 0 ) ;\r\n}\r\n}\r\nfor ( V_67 = 0 ; V_67 < V_57 -> V_78 ; V_67 ++ ) {\r\nT_6 V_59 = V_57 -> V_79 [ V_67 ] . V_59 ;\r\nT_6 V_80 = V_57 -> V_79 [ V_67 ] . V_60 ;\r\nif ( ! V_74 ) {\r\nF_30 ( V_2 , V_57 , V_57 -> V_79 [ V_67 ] . V_58 ,\r\nV_57 -> V_79 [ V_67 ] . V_59 , V_80 * 4 ) ;\r\n}\r\nswitch ( V_57 -> V_79 [ V_67 ] . type ) {\r\ncase V_81 :\r\nbreak;\r\ncase V_82 :\r\ncase V_83 :\r\nF_7 (rd, RD_CMDSTREAM_ADDR,\r\n(uint32_t[2]){ iova, szd }, 8 ) ;\r\nbreak;\r\n}\r\n}\r\n}
