

================================================================
== Vivado HLS Report for 'Accelerator_Quant_Block_proc'
================================================================
* Date:           Thu Oct 29 22:12:28 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.01|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   72|   84|   72|   84|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+-----+-----+-----+-----+----------+
        |                                    |                          |  Latency  |  Interval | Pipeline |
        |              Instance              |          Module          | min | max | min | max |   Type   |
        +------------------------------------+--------------------------+-----+-----+-----+-----+----------+
        |grp_Accelerator_DOT_Divide_fu_29    |Accelerator_DOT_Divide    |   83|   83|   84|   84| dataflow |
        |grp_Accelerator_DOT_Multiply_fu_37  |Accelerator_DOT_Multiply  |   71|   71|   72|   72| dataflow |
        +------------------------------------+--------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      6|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|    1927|   2609|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     37|
|Register         |        -|      -|       8|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    1935|   2652|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------+---------+-------+------+------+
    |              Instance              |          Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------+--------------------------+---------+-------+------+------+
    |grp_Accelerator_DOT_Divide_fu_29    |Accelerator_DOT_Divide    |        0|      0|  1337|  1658|
    |grp_Accelerator_DOT_Multiply_fu_37  |Accelerator_DOT_Multiply  |        0|      3|   590|   951|
    +------------------------------------+--------------------------+---------+-------+------+------+
    |Total                               |                          |        0|      3|  1927|  2609|
    +------------------------------------+--------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_106  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_85   |    and   |      0|  0|   1|           1|           1|
    |cond_fu_45_p2   |   icmp   |      0|  0|   3|           8|           1|
    |ap_sig_bdd_42   |    or    |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   6|          11|           4|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |                             Name                            | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |X_read                                                       |   1|          3|    1|          3|
    |Y_din                                                        |  32|          2|   32|         64|
    |Y_write                                                      |   1|          3|    1|          3|
    |ap_NS_fsm                                                    |   1|          3|    1|          3|
    |ap_sig_startack_grp_Accelerator_DOT_Divide_fu_29_ap_ready    |   1|          2|    1|          2|
    |ap_sig_startack_grp_Accelerator_DOT_Multiply_fu_37_ap_ready  |   1|          2|    1|          2|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                        |  37|         15|   37|         77|
    +-------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                    |  2|   0|    2|          0|
    |ap_done_reg                                                  |  1|   0|    1|          0|
    |ap_reg_startack_grp_Accelerator_DOT_Divide_fu_29_ap_ready    |  1|   0|    1|          0|
    |ap_reg_startack_grp_Accelerator_DOT_Multiply_fu_37_ap_ready  |  1|   0|    1|          0|
    |cond_reg_51                                                  |  1|   0|    1|          0|
    |grp_Accelerator_DOT_Divide_fu_29_ap_start_ap_start_reg       |  1|   0|    1|          0|
    |grp_Accelerator_DOT_Multiply_fu_37_ap_start_ap_start_reg     |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        |  8|   0|    8|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|function_r   |  in |    8|   ap_none  |           function_r          |    scalar    |
|X_dout       |  in |   32|   ap_fifo  |               X               |    pointer   |
|X_empty_n    |  in |    1|   ap_fifo  |               X               |    pointer   |
|X_read       | out |    1|   ap_fifo  |               X               |    pointer   |
|Y_din        | out |   32|   ap_fifo  |               Y               |    pointer   |
|Y_full_n     |  in |    1|   ap_fifo  |               Y               |    pointer   |
|Y_write      | out |    1|   ap_fifo  |               Y               |    pointer   |
+-------------+-----+-----+------------+-------------------------------+--------------+

