Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Aug 22 12:50:59 2025
| Host         : drew-SER running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinking_LED_timing_summary_routed.rpt -pb blinking_LED_timing_summary_routed.pb -rpx blinking_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : blinking_LED
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
TIMING-18  Warning   Missing input or output delay     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.259        0.000                      0                   53        0.211        0.000                      0                   53        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.259        0.000                      0                   53        0.211        0.000                      0                   53        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.475%)  route 2.422ns (74.525%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.411    counter_reg[7]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.784     7.318    counter[0]_i_6_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.442 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.602    counter[0]_i_3_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.726 r  counter[0]_i_1/O
                         net (fo=26, routed)          0.665     8.391    clear
    SLICE_X0Y67          FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.493    14.845    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.270    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429    14.651    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.475%)  route 2.422ns (74.525%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.411    counter_reg[7]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.784     7.318    counter[0]_i_6_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.442 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.602    counter[0]_i_3_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.726 r  counter[0]_i_1/O
                         net (fo=26, routed)          0.665     8.391    clear
    SLICE_X0Y67          FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.493    14.845    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.270    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429    14.651    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.475%)  route 2.422ns (74.525%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.411    counter_reg[7]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.784     7.318    counter[0]_i_6_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.442 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.602    counter[0]_i_3_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.726 r  counter[0]_i_1/O
                         net (fo=26, routed)          0.665     8.391    clear
    SLICE_X0Y67          FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.493    14.845    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.270    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429    14.651    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.475%)  route 2.422ns (74.525%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.411    counter_reg[7]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.784     7.318    counter[0]_i_6_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.442 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.602    counter[0]_i_3_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.726 r  counter[0]_i_1/O
                         net (fo=26, routed)          0.665     8.391    clear
    SLICE_X0Y67          FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.493    14.845    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.270    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429    14.651    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.569%)  route 2.410ns (74.431%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.411    counter_reg[7]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.784     7.318    counter[0]_i_6_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.442 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.602    counter[0]_i_3_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.726 r  counter[0]_i_1/O
                         net (fo=26, routed)          0.653     8.379    clear
    SLICE_X0Y70          FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.490    14.842    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.270    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    14.648    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.569%)  route 2.410ns (74.431%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.411    counter_reg[7]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.784     7.318    counter[0]_i_6_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.442 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.602    counter[0]_i_3_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.726 r  counter[0]_i_1/O
                         net (fo=26, routed)          0.653     8.379    clear
    SLICE_X0Y70          FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.490    14.842    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.270    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    14.648    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.828ns (25.532%)  route 2.415ns (74.468%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.411    counter_reg[7]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.784     7.318    counter[0]_i_6_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.442 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.602    counter[0]_i_3_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.726 r  counter[0]_i_1/O
                         net (fo=26, routed)          0.658     8.384    clear
    SLICE_X0Y64          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.496    14.848    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.270    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    14.654    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.828ns (25.532%)  route 2.415ns (74.468%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.411    counter_reg[7]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.784     7.318    counter[0]_i_6_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.442 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.602    counter[0]_i_3_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.726 r  counter[0]_i_1/O
                         net (fo=26, routed)          0.658     8.384    clear
    SLICE_X0Y64          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.496    14.848    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.270    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    14.654    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.828ns (25.532%)  route 2.415ns (74.468%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.411    counter_reg[7]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.784     7.318    counter[0]_i_6_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.442 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.602    counter[0]_i_3_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.726 r  counter[0]_i_1/O
                         net (fo=26, routed)          0.658     8.384    clear
    SLICE_X0Y64          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.496    14.848    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.270    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    14.654    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.828ns (25.532%)  route 2.415ns (74.468%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.611     5.141    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     6.411    counter_reg[7]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.784     7.318    counter[0]_i_6_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.442 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.602    counter[0]_i_3_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I3_O)        0.124     7.726 r  counter[0]_i_1/O
                         net (fo=26, routed)          0.658     8.384    clear
    SLICE_X0Y64          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.402    11.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.496    14.848    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.270    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.429    14.654    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.665%)  route 0.131ns (41.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.478    clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  counter_reg[18]/Q
                         net (fo=3, routed)           0.131     1.750    counter_reg[18]
    SLICE_X1Y67          LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  led2_i_1/O
                         net (fo=1, routed)           0.000     1.795    led2_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  led2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.992    clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  led2_reg/C
                         clock pessimism             -0.498     1.493    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.091     1.584    led2_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.479    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.753    counter_reg[14]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    counter_reg[12]_i_1_n_5
    SLICE_X0Y67          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.992    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.512     1.479    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.584    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.581     1.477    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.751    counter_reg[22]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    counter_reg[20]_i_1_n_5
    SLICE_X0Y69          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.849     1.990    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[22]/C
                         clock pessimism             -0.512     1.477    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.582    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.480    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.754    counter_reg[10]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    counter_reg[8]_i_1_n_5
    SLICE_X0Y66          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.852     1.993    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.512     1.480    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.585    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.755    counter_reg[6]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.866 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    counter_reg[4]_i_1_n_5
    SLICE_X0Y65          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.994    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.512     1.481    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.586    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.481    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.134     1.756    counter_reg[2]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.867 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.867    counter_reg[0]_i_2_n_5
    SLICE_X0Y64          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.995    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.586    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.478    clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  counter_reg[18]/Q
                         net (fo=3, routed)           0.146     1.765    counter_reg[18]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    counter_reg[16]_i_1_n_5
    SLICE_X0Y68          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.991    clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.512     1.478    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.583    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.480    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.754    counter_reg[10]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.898 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    counter_reg[8]_i_1_n_4
    SLICE_X0Y66          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.852     1.993    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.512     1.480    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.585    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.479    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.753    counter_reg[14]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.897 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    counter_reg[12]_i_1_n_4
    SLICE_X0Y67          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.992    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.512     1.479    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.584    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.581     1.477    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.751    counter_reg[22]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.895 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    counter_reg[20]_i_1_n_4
    SLICE_X0Y69          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.111    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.849     1.990    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.512     1.477    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.582    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66    counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66    counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.519ns  (logic 3.978ns (72.085%)  route 1.541ns (27.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.434    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.530 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.609     5.139    clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  led2_reg/Q
                         net (fo=2, routed)           1.541     7.136    led2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.522    10.658 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    10.658    led2
    E18                                                               r  led2 (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.658ns  (logic 1.364ns (82.290%)  route 0.294ns (17.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.871    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.479    clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  led2_reg/Q
                         net (fo=2, routed)           0.294     1.914    led2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.137 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.137    led2
    E18                                                               r  led2 (INOUT)
  -------------------------------------------------------------------    -------------------





