synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Mon Nov 02 19:53:56 2020


Command Line:  synthesis -f buttonInput_impl1_lattice.synproj -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Key_Input.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/10352/vhdl-labs/lab1_button_input/impl1 (searchpath added)
-p C:/Users/10352/vhdl-labs/lab1_button_input (searchpath added)
VHDL library = work
VHDL design file = C:/Users/10352/vhdl-labs/lab1_button_input/key_input.vhd
NGD file = buttonInput_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/10352/vhdl-labs/lab1_button_input/impl1". VHDL-1504
Analyzing VHDL file c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd. VHDL-1481
INFO - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(4): analyzing entity key_input. VHDL-1012
INFO - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(16): analyzing architecture key_input_arch. VHDL-1010
unit Key_Input is not yet analyzed. VHDL-1485
unit Key_Input is not yet analyzed. VHDL-1485
c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(4): executing Key_Input(Key_Input_Arch)

WARNING - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(14): replacing existing netlist Key_Input(Key_Input_Arch). VHDL-1205
Top module name (VHDL): Key_Input
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Key_Input.
WARNING - synthesis: I/O Port COL[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port COL[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port COL[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port COL[0] 's net has no driver and is unused.
######## Converting I/O port seg1[6] to output.
######## Converting I/O port seg1[5] to output.
######## Converting I/O port seg1[4] to output.
######## Converting I/O port seg1[3] to output.
######## Converting I/O port seg1[2] to output.
######## Converting I/O port seg1[1] to output.
######## Converting I/O port seg1[0] to output.
######## Converting I/O port seg2[7] to output.
######## Converting I/O port seg2[6] to output.
######## Converting I/O port seg2[5] to output.
######## Converting I/O port seg2[4] to output.
######## Converting I/O port seg2[3] to output.
######## Converting I/O port seg2[2] to output.
######## Converting I/O port seg2[1] to output.
######## Converting I/O port seg2[0] to output.



WARNING - synthesis: I/O Port COL[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port COL[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port COL[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port COL[0] 's net has no driver and is unused.
WARNING - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(104): Register seg2_i7 is stuck at One. VDB-5014
WARNING - synthesis: c:/users/10352/vhdl-labs/lab1_button_input/key_input.vhd(104): Register seg1_i1 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - synthesis: Initial value found on instance clk_200hz_75 will be ignored.
Duplicate register/latch removal. seg2_i8 is a one-to-one match with seg2_i5.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Key_Input_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'COL[3]' has no load.
WARNING - synthesis: input pad net 'COL[3]' has no legal load.
WARNING - synthesis: logical net 'COL[2]' has no load.
WARNING - synthesis: input pad net 'COL[2]' has no legal load.
WARNING - synthesis: logical net 'COL[1]' has no load.
WARNING - synthesis: input pad net 'COL[1]' has no legal load.
WARNING - synthesis: logical net 'COL[0]' has no load.
WARNING - synthesis: input pad net 'COL[0]' has no legal load.
WARNING - synthesis: DRC complete with 8 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file buttonInput_impl1.ngd.

################### Begin Area Report (Key_Input)######################
Number of register bits => 41 of 4635 (0 % )
CCU2D => 9
FD1P3AX => 5
FD1P3IX => 1
FD1S3AX => 31
FD1S3JX => 4
GSR => 1
IB => 5
INV => 1
LUT4 => 27
OB => 19
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 23
  Net : clk_200hz, loads : 11
Clock Enable Nets
Number of Clock Enables: 5
Top 5 highest fanout Clock Enables:
  Net : clk_c_enable_4, loads : 2
  Net : clk_c_enable_3, loads : 1
  Net : clk_c_enable_5, loads : 1
  Net : clk_c_enable_1, loads : 1
  Net : clk_c_enable_6, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : key_pulse2_3, loads : 9
  Net : key_pulse2_2, loads : 8
  Net : clk_200hz_N_44, loads : 8
  Net : key_pulse2_1, loads : 6
  Net : state_1, loads : 4
  Net : state_0, loads : 4
  Net : key_pulse2_0, loads : 4
  Net : clk_cnt_16, loads : 3
  Net : clk_cnt_13, loads : 3
  Net : clk_cnt_12, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |  200.000 MHz|  129.232 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_200hz]               |  200.000 MHz|  167.842 MHz|     2 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 73.383  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.078  secs
--------------------------------------------------------------
