###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        69151   # Number of WRITE/WRITEP commands
num_reads_done                 =      1880384   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1571247   # Number of read row buffer hits
num_read_cmds                  =      1880370   # Number of READ/READP commands
num_writes_done                =        69162   # Number of read requests issued
num_write_row_hits             =        47706   # Number of write row buffer hits
num_act_cmds                   =       333491   # Number of ACT commands
num_pre_cmds                   =       333463   # Number of PRE commands
num_ondemand_pres              =       308063   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9576148   # Cyles of rank active rank.0
rank_active_cycles.1           =      9405902   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       423852   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       594098   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1808561   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        65390   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        19568   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13670   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10137   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6578   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4483   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2984   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2389   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1718   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14150   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =            9   # Write cmd latency (cycles)
write_latency[80-99]           =           28   # Write cmd latency (cycles)
write_latency[100-119]         =           34   # Write cmd latency (cycles)
write_latency[120-139]         =           64   # Write cmd latency (cycles)
write_latency[140-159]         =           74   # Write cmd latency (cycles)
write_latency[160-179]         =           90   # Write cmd latency (cycles)
write_latency[180-199]         =          118   # Write cmd latency (cycles)
write_latency[200-]            =        68726   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           19   # Read request latency (cycles)
read_latency[20-39]            =       400872   # Read request latency (cycles)
read_latency[40-59]            =       167556   # Read request latency (cycles)
read_latency[60-79]            =       156637   # Read request latency (cycles)
read_latency[80-99]            =       105956   # Read request latency (cycles)
read_latency[100-119]          =        87091   # Read request latency (cycles)
read_latency[120-139]          =        77470   # Read request latency (cycles)
read_latency[140-159]          =        65111   # Read request latency (cycles)
read_latency[160-179]          =        55949   # Read request latency (cycles)
read_latency[180-199]          =        49738   # Read request latency (cycles)
read_latency[200-]             =       713985   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.45202e+08   # Write energy
read_energy                    =  7.58165e+09   # Read energy
act_energy                     =  9.12431e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.03449e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.85167e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97552e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86928e+09   # Active standby energy rank.1
average_read_latency           =      301.769   # Average read request latency (cycles)
average_interarrival           =      5.12918   # Average request interarrival latency (cycles)
total_energy                   =  2.18773e+10   # Total energy (pJ)
average_power                  =      2187.73   # Average power (mW)
average_bandwidth              =      16.6361   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        65617   # Number of WRITE/WRITEP commands
num_reads_done                 =      1861485   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1499663   # Number of read row buffer hits
num_read_cmds                  =      1861480   # Number of READ/READP commands
num_writes_done                =        65643   # Number of read requests issued
num_write_row_hits             =        44327   # Number of write row buffer hits
num_act_cmds                   =       385787   # Number of ACT commands
num_pre_cmds                   =       385759   # Number of PRE commands
num_ondemand_pres              =       360713   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9522133   # Cyles of rank active rank.0
rank_active_cycles.1           =      9481506   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       477867   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       518494   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1788884   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        57607   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        20695   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14403   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10205   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7347   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4964   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3533   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2758   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1917   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14907   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           12   # Write cmd latency (cycles)
write_latency[60-79]           =           22   # Write cmd latency (cycles)
write_latency[80-99]           =           39   # Write cmd latency (cycles)
write_latency[100-119]         =           75   # Write cmd latency (cycles)
write_latency[120-139]         =           99   # Write cmd latency (cycles)
write_latency[140-159]         =          152   # Write cmd latency (cycles)
write_latency[160-179]         =          199   # Write cmd latency (cycles)
write_latency[180-199]         =          237   # Write cmd latency (cycles)
write_latency[200-]            =        64776   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       404743   # Read request latency (cycles)
read_latency[40-59]            =       176862   # Read request latency (cycles)
read_latency[60-79]            =       182748   # Read request latency (cycles)
read_latency[80-99]            =       124308   # Read request latency (cycles)
read_latency[100-119]          =       103406   # Read request latency (cycles)
read_latency[120-139]          =        93153   # Read request latency (cycles)
read_latency[140-159]          =        74812   # Read request latency (cycles)
read_latency[160-179]          =        62964   # Read request latency (cycles)
read_latency[180-199]          =        54167   # Read request latency (cycles)
read_latency[200-]             =       584313   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.2756e+08   # Write energy
read_energy                    =  7.50549e+09   # Read energy
act_energy                     =  1.05551e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.29376e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.48877e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94181e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91646e+09   # Active standby energy rank.1
average_read_latency           =      226.941   # Average read request latency (cycles)
average_interarrival           =      5.18882   # Average request interarrival latency (cycles)
total_energy                   =  2.19297e+10   # Total energy (pJ)
average_power                  =      2192.97   # Average power (mW)
average_bandwidth              =      16.4448   # Average bandwidth
