#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jun 19 20:03:04 2017
# Process ID: 6684
# Current directory: /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/design_1_auto_pc_0_synth_1
# Command line: vivado -log design_1_auto_pc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_0.tcl
# Log file: /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.vds
# Journal file: /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/design_1_auto_pc_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.941 ; gain = 55.000 ; free physical = 15585 ; free virtual = 18594
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_aw_channel' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_cmd_translator' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_incr_cmd' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_incr_cmd' (1#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_wrap_cmd' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_wrap_cmd' (2#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_cmd_translator' (3#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_wr_cmd_fsm' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_wr_cmd_fsm' (4#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_aw_channel' (5#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_b_channel' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo' (6#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized0' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized0' (6#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_b_channel' (7#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_ar_channel' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_rd_cmd_fsm' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_rd_cmd_fsm' (8#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_ar_channel' (9#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_r_channel' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized1' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized1' (9#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized2' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized2' (9#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_r_channel' (10#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' (12#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' (12#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' (12#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' (12#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' (14#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized0' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' (14#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized4' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized4' (14#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized5' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized5' (14#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized6' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized6' (14#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized0' (14#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s' (15#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter' (16#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (17#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1277.445 ; gain = 175.504 ; free physical = 14213 ; free virtual = 17387
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1277.445 ; gain = 175.504 ; free physical = 14208 ; free virtual = 17382
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1602.578 ; gain = 0.004 ; free physical = 15512 ; free virtual = 18655
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1602.578 ; gain = 500.637 ; free physical = 16355 ; free virtual = 19526
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1602.578 ; gain = 500.637 ; free physical = 16355 ; free virtual = 19526
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1602.578 ; gain = 500.637 ; free physical = 16357 ; free virtual = 19527
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1602.578 ; gain = 500.637 ; free physical = 16349 ; free virtual = 19520
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1602.578 ; gain = 500.637 ; free physical = 16319 ; free virtual = 19493
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1602.578 ; gain = 500.637 ; free physical = 16200 ; free virtual = 19394
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1602.578 ; gain = 500.637 ; free physical = 16168 ; free virtual = 19364
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1604.176 ; gain = 502.234 ; free physical = 16166 ; free virtual = 19364
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1604.180 ; gain = 502.238 ; free physical = 16164 ; free virtual = 19364
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1604.180 ; gain = 502.238 ; free physical = 16164 ; free virtual = 19364
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1604.180 ; gain = 502.238 ; free physical = 16164 ; free virtual = 19365
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1604.180 ; gain = 502.238 ; free physical = 16164 ; free virtual = 19365
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1604.180 ; gain = 502.238 ; free physical = 16164 ; free virtual = 19366
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1604.180 ; gain = 502.238 ; free physical = 16164 ; free virtual = 19366

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |    38|
|3     |LUT2    |    18|
|4     |LUT3    |   236|
|5     |LUT4    |    48|
|6     |LUT5    |    73|
|7     |LUT6    |   103|
|8     |SRL16E  |    18|
|9     |SRLC32E |    47|
|10    |FDRE    |   550|
|11    |FDSE    |    48|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1604.180 ; gain = 502.238 ; free physical = 16164 ; free virtual = 19366
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1636.195 ; gain = 546.836 ; free physical = 16207 ; free virtual = 19417
