# -------------------------------------------------------------------------- #
#
# Copyright (C) 2025 ADS Bus System Project
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details, at https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 15:33:00 October 14, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ads_bus_system_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY demo_uart_bridge
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:33:00 OCTOBER 14, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.0 Lite Edition"

# -------------------------------------------------------------------------- #
# Device and Board Settings
# -------------------------------------------------------------------------- #
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"

# -------------------------------------------------------------------------- #
# Compilation Settings
# -------------------------------------------------------------------------- #
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation

# -------------------------------------------------------------------------- #
# Optimization Settings
# -------------------------------------------------------------------------- #
set_global_assignment -name OPTIMIZATION_MODE "AGGRESSIVE PERFORMANCE"
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name AUTO_RAM_RECOGNITION ON
set_global_assignment -name AUTO_ROM_RECOGNITION ON

# -------------------------------------------------------------------------- #
# Pin Assignments - Clock and Reset
# -------------------------------------------------------------------------- #


# -------------------------------------------------------------------------- #
# Pin Assignments - LEDs (Active High)
# -------------------------------------------------------------------------- #

# -------------------------------------------------------------------------- #
# Pin Assignments - GPIO Header (Master 1 Interface)
# GPIO_0[0] to GPIO_0[8] - Use Arduino Header
# -------------------------------------------------------------------------- #

# -------------------------------------------------------------------------- #
# Pin Assignments - GPIO Header (Master 2 Interface)
# GPIO_0[9] to GPIO_0[17] - Use Arduino Header
# -------------------------------------------------------------------------- #

# -------------------------------------------------------------------------- #
# Timing Constraints (SDC file)
# -------------------------------------------------------------------------- #

# -------------------------------------------------------------------------- #
# Source Files
# -------------------------------------------------------------------------- #


set_global_assignment -name VERILOG_FILE ../rtl/core/uart_tx.v
set_global_assignment -name VERILOG_FILE ../rtl/core/uart_rx.v
set_global_assignment -name VERILOG_FILE ../rtl/core/uart.v
set_global_assignment -name VERILOG_FILE ../rtl/core/master_memory_bram.v

set_global_assignment -name VERILOG_FILE ../rtl/core/fifo.v
set_global_assignment -name VERILOG_FILE ../rtl/core/bus_bridge_slave.v
set_global_assignment -name VERILOG_FILE ../rtl/core/bus_bridge_master.v
set_global_assignment -name VERILOG_FILE ../rtl/core/addr_convert.v
set_global_assignment -name VERILOG_FILE ../rtl/demo_uart_bridge.v
set_global_assignment -name SDC_FILE ../constraints/ads_bus_system.sdc

set_global_assignment -name VERILOG_FILE ../rtl/core/bus_m2_s3.v
set_global_assignment -name VERILOG_FILE ../rtl/core/master_port.v
set_global_assignment -name VERILOG_FILE ../rtl/core/slave_port.v
set_global_assignment -name VERILOG_FILE ../rtl/core/slave.v
set_global_assignment -name VERILOG_FILE ../rtl/core/slave_memory_bram.v
set_global_assignment -name VERILOG_FILE ../rtl/core/arbiter.v
set_global_assignment -name VERILOG_FILE ../rtl/core/addr_decoder.v
set_global_assignment -name VERILOG_FILE ../rtl/core/mux2.v
set_global_assignment -name VERILOG_FILE ../rtl/core/mux3.v
set_global_assignment -name VERILOG_FILE ../rtl/core/dec3.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top