m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim
T_opt
!s110 1661010047
VPoAo>Rbf8BSzQJGjWQ<DQ3
04 21 4 work tb_compressed_sensing fast 0
=1-38f3abd39bc1-6301007d-d7-e48c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.5;63
vcompressed_sensing
Z2 !s110 1661010043
!i10b 1
!s100 7?1ZfGE<J;>?k^>:XnKoD0
InS3MdhAIF[gjg^6P0MYoc1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1661005973
8C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v
FC:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v
L0 1
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1661010043.000000
!s107 C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL|C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work {+incdir+C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vRom
R2
!i10b 1
!s100 :R:kVl0<XfTUbHeGo@Cg`2
ITNKmM25ECT:=?Y5zNeAPV0
R3
R0
w1659215985
8C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/Rom.v
FC:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/Rom.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/Rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL|C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/Rom.v|
!i113 0
R6
R7
R1
n@rom
vtb_compressed_sensing
R2
!i10b 1
!s100 a@Y5fdL90FMVJlo8=<C5F3
ITX@@MF5^H;@1NUzm?;kcR3
R3
R0
w1659217287
8C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/../SIM/tb_compressed_sensing.v
FC:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/../SIM/tb_compressed_sensing.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/../SIM/tb_compressed_sensing.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/../SIM|C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/../SIM/tb_compressed_sensing.v|
!i113 0
R6
!s92 -vlog01compat -work work {+incdir+C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/../SIM} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
