Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:16:48 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.590        0.000                      0                 1207        0.144        0.000                      0                 1207        3.000        0.000                       0                   519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.590        0.000                      0                 1207        0.144        0.000                      0                 1207        3.000        0.000                       0                   519  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.695ns (41.882%)  route 3.740ns (58.118%))
  Logic Levels:           10  (CARRY4=6 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.973     0.973    fsm6/clk
    SLICE_X40Y53         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm6/out_reg[2]/Q
                         net (fo=11, routed)          1.011     2.440    fsm6/fsm6_out[2]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.152     2.592 r  fsm6/out[31]_i_7__2/O
                         net (fo=3, routed)           0.583     3.175    fsm4/out_reg[0]_1
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.326     3.501 f  fsm4/x1_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.843     4.345    fsm1/out_reg[31]_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.671 f  fsm1/out[31]_i_2__3/O
                         net (fo=65, routed)          0.686     5.357    fsm0/out_reg[31]_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.481 r  fsm0/out_carry__1_i_3__0/O
                         net (fo=1, routed)           0.616     6.097    add0/add0_left[9]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.617 r  add0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.617    add0/out_carry__1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.734 r  add0/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.734    add0/out_carry__2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.851 r  add0/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.851    add0/out_carry__3_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.968 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.968    add0/out_carry__4_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.085 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.085    add0/out_carry__5_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.408 r  add0/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.408    x1Write00/add0_out[29]
    SLICE_X36Y58         FDRE                                         r  x1Write00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=520, unset)          0.924     7.924    x1Write00/clk
    SLICE_X36Y58         FDRE                                         r  x1Write00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.109     7.998    x1Write00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.687ns (41.809%)  route 3.740ns (58.191%))
  Logic Levels:           10  (CARRY4=6 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.973     0.973    fsm6/clk
    SLICE_X40Y53         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm6/out_reg[2]/Q
                         net (fo=11, routed)          1.011     2.440    fsm6/fsm6_out[2]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.152     2.592 r  fsm6/out[31]_i_7__2/O
                         net (fo=3, routed)           0.583     3.175    fsm4/out_reg[0]_1
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.326     3.501 f  fsm4/x1_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.843     4.345    fsm1/out_reg[31]_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.671 f  fsm1/out[31]_i_2__3/O
                         net (fo=65, routed)          0.686     5.357    fsm0/out_reg[31]_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.481 r  fsm0/out_carry__1_i_3__0/O
                         net (fo=1, routed)           0.616     6.097    add0/add0_left[9]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.617 r  add0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.617    add0/out_carry__1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.734 r  add0/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.734    add0/out_carry__2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.851 r  add0/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.851    add0/out_carry__3_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.968 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.968    add0/out_carry__4_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.085 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.085    add0/out_carry__5_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.400 r  add0/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.400    x1Write00/add0_out[31]
    SLICE_X36Y58         FDRE                                         r  x1Write00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=520, unset)          0.924     7.924    x1Write00/clk
    SLICE_X36Y58         FDRE                                         r  x1Write00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.109     7.998    x1Write00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 2.611ns (41.113%)  route 3.740ns (58.887%))
  Logic Levels:           10  (CARRY4=6 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.973     0.973    fsm6/clk
    SLICE_X40Y53         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm6/out_reg[2]/Q
                         net (fo=11, routed)          1.011     2.440    fsm6/fsm6_out[2]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.152     2.592 r  fsm6/out[31]_i_7__2/O
                         net (fo=3, routed)           0.583     3.175    fsm4/out_reg[0]_1
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.326     3.501 f  fsm4/x1_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.843     4.345    fsm1/out_reg[31]_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.671 f  fsm1/out[31]_i_2__3/O
                         net (fo=65, routed)          0.686     5.357    fsm0/out_reg[31]_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.481 r  fsm0/out_carry__1_i_3__0/O
                         net (fo=1, routed)           0.616     6.097    add0/add0_left[9]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.617 r  add0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.617    add0/out_carry__1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.734 r  add0/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.734    add0/out_carry__2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.851 r  add0/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.851    add0/out_carry__3_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.968 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.968    add0/out_carry__4_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.085 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.085    add0/out_carry__5_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.324 r  add0/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     7.324    x1Write00/add0_out[30]
    SLICE_X36Y58         FDRE                                         r  x1Write00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=520, unset)          0.924     7.924    x1Write00/clk
    SLICE_X36Y58         FDRE                                         r  x1Write00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.109     7.998    x1Write00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 2.477ns (39.327%)  route 3.822ns (60.673%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y65         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.859     2.288    fsm3/fsm3_out[30]
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124     2.412 f  fsm3/x2_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.781     3.194    fsm3/x2_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.318 f  fsm3/x2_addr0[3]_INST_0_i_7/O
                         net (fo=6, routed)           0.771     4.089    fsm3/x2_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.124     4.213 f  fsm3/out[31]_i_2__4/O
                         net (fo=65, routed)          0.795     5.008    fsm2/out_reg[31]_0
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.132 r  fsm2/out_carry_i_3/O
                         net (fo=1, routed)           0.615     5.747    add3/add3_left[1]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.254 r  add3/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.254    add3/out_carry_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.368 r  add3/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.368    add3/out_carry__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.482 r  add3/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    add3/out_carry__1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.596 r  add3/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.596    add3/out_carry__2_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  add3/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.710    add3/out_carry__3_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.824    add3/out_carry__4_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.938    add3/out_carry__5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.272 r  add3/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.272    x2Write00/add3_out[29]
    SLICE_X43Y64         FDRE                                         r  x2Write00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=520, unset)          0.924     7.924    x2Write00/clk
    SLICE_X43Y64         FDRE                                         r  x2Write00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    x2Write00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.591ns (40.927%)  route 3.740ns (59.073%))
  Logic Levels:           10  (CARRY4=6 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.973     0.973    fsm6/clk
    SLICE_X40Y53         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm6/out_reg[2]/Q
                         net (fo=11, routed)          1.011     2.440    fsm6/fsm6_out[2]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.152     2.592 r  fsm6/out[31]_i_7__2/O
                         net (fo=3, routed)           0.583     3.175    fsm4/out_reg[0]_1
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.326     3.501 f  fsm4/x1_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.843     4.345    fsm1/out_reg[31]_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.671 f  fsm1/out[31]_i_2__3/O
                         net (fo=65, routed)          0.686     5.357    fsm0/out_reg[31]_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.481 r  fsm0/out_carry__1_i_3__0/O
                         net (fo=1, routed)           0.616     6.097    add0/add0_left[9]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.617 r  add0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.617    add0/out_carry__1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.734 r  add0/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.734    add0/out_carry__2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.851 r  add0/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.851    add0/out_carry__3_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.968 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.968    add0/out_carry__4_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.085 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.085    add0/out_carry__5_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.304 r  add0/out_carry__6/O[0]
                         net (fo=1, routed)           0.000     7.304    x1Write00/add0_out[28]
    SLICE_X36Y58         FDRE                                         r  x1Write00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=520, unset)          0.924     7.924    x1Write00/clk
    SLICE_X36Y58         FDRE                                         r  x1Write00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.109     7.998    x1Write00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.456ns (39.124%)  route 3.822ns (60.876%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y65         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.859     2.288    fsm3/fsm3_out[30]
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124     2.412 f  fsm3/x2_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.781     3.194    fsm3/x2_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.318 f  fsm3/x2_addr0[3]_INST_0_i_7/O
                         net (fo=6, routed)           0.771     4.089    fsm3/x2_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.124     4.213 f  fsm3/out[31]_i_2__4/O
                         net (fo=65, routed)          0.795     5.008    fsm2/out_reg[31]_0
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.132 r  fsm2/out_carry_i_3/O
                         net (fo=1, routed)           0.615     5.747    add3/add3_left[1]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.254 r  add3/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.254    add3/out_carry_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.368 r  add3/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.368    add3/out_carry__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.482 r  add3/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    add3/out_carry__1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.596 r  add3/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.596    add3/out_carry__2_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  add3/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.710    add3/out_carry__3_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.824    add3/out_carry__4_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.938    add3/out_carry__5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.251 r  add3/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.251    x2Write00/add3_out[31]
    SLICE_X43Y64         FDRE                                         r  x2Write00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=520, unset)          0.924     7.924    x2Write00/clk
    SLICE_X43Y64         FDRE                                         r  x2Write00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    x2Write00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.578ns (40.805%)  route 3.740ns (59.195%))
  Logic Levels:           9  (CARRY4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.973     0.973    fsm6/clk
    SLICE_X40Y53         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm6/out_reg[2]/Q
                         net (fo=11, routed)          1.011     2.440    fsm6/fsm6_out[2]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.152     2.592 r  fsm6/out[31]_i_7__2/O
                         net (fo=3, routed)           0.583     3.175    fsm4/out_reg[0]_1
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.326     3.501 f  fsm4/x1_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.843     4.345    fsm1/out_reg[31]_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.671 f  fsm1/out[31]_i_2__3/O
                         net (fo=65, routed)          0.686     5.357    fsm0/out_reg[31]_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.481 r  fsm0/out_carry__1_i_3__0/O
                         net (fo=1, routed)           0.616     6.097    add0/add0_left[9]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.617 r  add0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.617    add0/out_carry__1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.734 r  add0/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.734    add0/out_carry__2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.851 r  add0/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.851    add0/out_carry__3_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.968 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.968    add0/out_carry__4_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.291 r  add0/out_carry__5/O[1]
                         net (fo=1, routed)           0.000     7.291    x1Write00/add0_out[25]
    SLICE_X36Y57         FDRE                                         r  x1Write00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=520, unset)          0.924     7.924    x1Write00/clk
    SLICE_X36Y57         FDRE                                         r  x1Write00/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.109     7.998    x1Write00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.570ns (40.730%)  route 3.740ns (59.270%))
  Logic Levels:           9  (CARRY4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.973     0.973    fsm6/clk
    SLICE_X40Y53         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm6/out_reg[2]/Q
                         net (fo=11, routed)          1.011     2.440    fsm6/fsm6_out[2]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.152     2.592 r  fsm6/out[31]_i_7__2/O
                         net (fo=3, routed)           0.583     3.175    fsm4/out_reg[0]_1
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.326     3.501 f  fsm4/x1_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.843     4.345    fsm1/out_reg[31]_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.671 f  fsm1/out[31]_i_2__3/O
                         net (fo=65, routed)          0.686     5.357    fsm0/out_reg[31]_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.481 r  fsm0/out_carry__1_i_3__0/O
                         net (fo=1, routed)           0.616     6.097    add0/add0_left[9]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.617 r  add0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.617    add0/out_carry__1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.734 r  add0/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.734    add0/out_carry__2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.851 r  add0/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.851    add0/out_carry__3_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.968 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.968    add0/out_carry__4_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.283 r  add0/out_carry__5/O[3]
                         net (fo=1, routed)           0.000     7.283    x1Write00/add0_out[27]
    SLICE_X36Y57         FDRE                                         r  x1Write00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=520, unset)          0.924     7.924    x1Write00/clk
    SLICE_X36Y57         FDRE                                         r  x1Write00/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.109     7.998    x1Write00/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 2.382ns (38.397%)  route 3.822ns (61.603%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y65         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.859     2.288    fsm3/fsm3_out[30]
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124     2.412 f  fsm3/x2_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.781     3.194    fsm3/x2_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.318 f  fsm3/x2_addr0[3]_INST_0_i_7/O
                         net (fo=6, routed)           0.771     4.089    fsm3/x2_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.124     4.213 f  fsm3/out[31]_i_2__4/O
                         net (fo=65, routed)          0.795     5.008    fsm2/out_reg[31]_0
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.132 r  fsm2/out_carry_i_3/O
                         net (fo=1, routed)           0.615     5.747    add3/add3_left[1]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.254 r  add3/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.254    add3/out_carry_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.368 r  add3/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.368    add3/out_carry__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.482 r  add3/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    add3/out_carry__1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.596 r  add3/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.596    add3/out_carry__2_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  add3/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.710    add3/out_carry__3_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.824    add3/out_carry__4_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.938    add3/out_carry__5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.177 r  add3/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     7.177    x2Write00/add3_out[30]
    SLICE_X43Y64         FDRE                                         r  x2Write00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=520, unset)          0.924     7.924    x2Write00/clk
    SLICE_X43Y64         FDRE                                         r  x2Write00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    x2Write00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 2.366ns (38.238%)  route 3.822ns (61.762%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y65         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.859     2.288    fsm3/fsm3_out[30]
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124     2.412 f  fsm3/x2_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.781     3.194    fsm3/x2_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.318 f  fsm3/x2_addr0[3]_INST_0_i_7/O
                         net (fo=6, routed)           0.771     4.089    fsm3/x2_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.124     4.213 f  fsm3/out[31]_i_2__4/O
                         net (fo=65, routed)          0.795     5.008    fsm2/out_reg[31]_0
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.132 r  fsm2/out_carry_i_3/O
                         net (fo=1, routed)           0.615     5.747    add3/add3_left[1]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.254 r  add3/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.254    add3/out_carry_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.368 r  add3/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.368    add3/out_carry__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.482 r  add3/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    add3/out_carry__1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.596 r  add3/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.596    add3/out_carry__2_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.710 r  add3/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.710    add3/out_carry__3_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.824    add3/out_carry__4_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.938    add3/out_carry__5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.161 r  add3/out_carry__6/O[0]
                         net (fo=1, routed)           0.000     7.161    x2Write00/add3_out[28]
    SLICE_X43Y64         FDRE                                         r  x2Write00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=520, unset)          0.924     7.924    x2Write00/clk
    SLICE_X43Y64         FDRE                                         r  x2Write00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    x2Write00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  0.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 j1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.410     0.410    j1/clk
    SLICE_X43Y56         FDRE                                         r  j1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/done_reg/Q
                         net (fo=3, routed)           0.099     0.650    fsm5/j1_done
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.695 r  fsm5/out[0]_i_1__9/O
                         net (fo=1, routed)           0.000     0.695    fsm5/out[0]_i_1__9_n_0
    SLICE_X42Y56         FDRE                                         r  fsm5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.432     0.432    fsm5/clk
    SLICE_X42Y56         FDRE                                         r  fsm5/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.410     0.410    mult1/clk
    SLICE_X39Y60         FDRE                                         r  mult1/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.114     0.665    mult1/p_1_in[11]
    SLICE_X41Y59         FDRE                                         r  mult1/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.432     0.432    mult1/clk
    SLICE_X41Y59         FDRE                                         r  mult1/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y47         FDRE                                         r  mult0/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.055     0.593    mult0/p_1_in[7]
    SLICE_X39Y47         FDRE                                         r  mult0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y47         FDRE                                         r  mult0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.410     0.410    mult1/clk
    SLICE_X41Y61         FDRE                                         r  mult1/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.055     0.593    mult1/p_1_in[7]
    SLICE_X41Y61         FDRE                                         r  mult1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.432     0.432    mult1/clk
    SLICE_X41Y61         FDRE                                         r  mult1/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.410     0.410    mult1/clk
    SLICE_X41Y61         FDRE                                         r  mult1/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.054     0.593    mult1/p_1_in[12]
    SLICE_X41Y61         FDRE                                         r  mult1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.432     0.432    mult1/clk
    SLICE_X41Y61         FDRE                                         r  mult1/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)        -0.008     0.424    mult1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.410     0.410    mult1/clk
    SLICE_X39Y60         FDRE                                         r  mult1/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.111     0.663    mult1/p_1_in[1]
    SLICE_X39Y60         FDRE                                         r  mult1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.432     0.432    mult1/clk
    SLICE_X39Y60         FDRE                                         r  mult1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.046     0.478    mult1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y59         FDRE                                         r  mult1/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult1/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.116     0.690    mult1/p_1_in[0]
    SLICE_X41Y59         FDRE                                         r  mult1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.432     0.432    mult1/clk
    SLICE_X41Y59         FDRE                                         r  mult1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.410     0.410    mult1/clk
    SLICE_X39Y60         FDRE                                         r  mult1/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.119     0.658    mult1/p_1_in[4]
    SLICE_X39Y60         FDRE                                         r  mult1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.432     0.432    mult1/clk
    SLICE_X39Y60         FDRE                                         r  mult1/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.012     0.444    mult1/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.703%)  route 0.142ns (43.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.410     0.410    fsm4/clk
    SLICE_X40Y50         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm4/out_reg[0]/Q
                         net (fo=9, routed)           0.142     0.693    fsm4/fsm4_out[0]
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.738 r  fsm4/out[3]_i_1__1/O
                         net (fo=5, routed)           0.000     0.738    j0/E[0]
    SLICE_X41Y50         FDRE                                         r  j0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.432     0.432    j0/clk
    SLICE_X41Y50         FDRE                                         r  j0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.091     0.523    j0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.749%)  route 0.117ns (44.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.410     0.410    mult0/clk
    SLICE_X36Y48         FDRE                                         r  mult0/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.117     0.676    mult0/p_1_in[9]
    SLICE_X36Y48         FDRE                                         r  mult0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=520, unset)          0.432     0.432    mult0/clk
    SLICE_X36Y48         FDRE                                         r  mult0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y17   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y24   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y19   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y26   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y45  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y47  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y44  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y47  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y49  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y45  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y45  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y47  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y44  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y47  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y49  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y45  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y49  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y49  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y45  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y44  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y45  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y47  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y44  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y47  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y49  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y45  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y49  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y49  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y45  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y44  ARead00/out_reg[18]/C



