************************ PARAMETERS *************************
**ARGS**
721sim
-P
-o
job
--------Benchmark Control.--------------
FROM -> TO = begin -> end
--------Oracle Controls.----------------
PERFECT_BRANCH_PRED = 1
PERFECT_FETCH = 0
ORACLE_DISAMBIG = 1
PERFECT_ICACHE = 0
PERFECT_DCACHE = 0
--------Core.---------------------------
FETCH_QUEUE_SIZE = 32
NUM_CHECKPOINTS = 32
ACTIVE_LIST_SIZE = 128
ISSUE_QUEUE_SIZE = 32
LQ_SIZE = 32
SQ_SIZE = 32
FETCH_WIDTH = 4
DISPATCH_WIDTH = 4
ISSUE_WIDTH = 8
RETIRE_WIDTH = 4
IC_INTERLEAVED = 1
--------L1 Data Cache.------------------
*** D$: 64KB, 4-way set-associative, 64B line size
	L1_DC_SETS             = 256
	L1_DC_ASSOC            = 4
	L1_DC_LINE_SIZE        = 6
	L1_DC_HIT_LATENCY      = 1
	L1_DC_MISS_LATENCY     = 10
	L1_DC_NUM_MHSRs        = 512
	L1_DC_MISS_SRV_PORTS   = 1
	L1_DC_MISS_SRV_LATENCY = 1
--------L1 Instruction Cache.-----------
*** I$: 128KB, 4-way set-associative, 128B line size
	L1_IC_SETS             = 256
	L1_IC_ASSOC            = 4
	L1_IC_LINE_SIZE        = 7
	L1_IC_HIT_LATENCY      = 1
	L1_IC_MISS_LATENCY     = 10
	L1_IC_NUM_MHSRs        = 32
	L1_IC_MISS_SRV_PORTS   = 1
	L1_IC_MISS_SRV_LATENCY = 1
----------------------------------------
starting *fast* functional simulation
GRADING_PLATEAU_1000 (60%)
GRADING_PLATEAU_10000 (70%)
GRADING_PLATEAU_100000 (80%)
Thread 0: (cycle = 400000) num_insn = 9914919	IPC = 2.36
Thread 0: (cycle = 800000) num_insn = 20127219	IPC = 2.40
Thread 0: (cycle = c00000) num_insn = 30246826	IPC = 2.40
Thread 0: (cycle = 1000000) num_insn = 41221569	IPC = 2.46
Thread 0: (cycle = 1400000) num_insn = 52620615	IPC = 2.51
Thread 0: (cycle = 1800000) num_insn = 64114226	IPC = 2.55
Thread 0: (cycle = 1c00000) num_insn = 75614487	IPC = 2.58
Thread 0: (cycle = 2000000) num_insn = 87005929	IPC = 2.59
Thread 0: (cycle = 2400000) num_insn = 98219838	IPC = 2.60
Thread 0: (cycle = 2800000) num_insn = 109544831	IPC = 2.61
Thread 0: (cycle = 2c00000) num_insn = 120694778	IPC = 2.62
Thread 0: (cycle = 3000000) num_insn = 131630568	IPC = 2.62
sim: simulation time: 3m (739651.866667 insts/sec)
sim: number of instructions: 133137336
sim: number of cycles: 50950912
sim: IPC: 2.61
sim: number of split instructions: 171052
sim: eff-IPC: 2.61
----------------------------------------------------------
	BTB_SIZE   = 4096
	BTB_MASK   = fff (4095)
	TABLE_SIZE = 65536
	INDEX_MASK = ffff (65535)
	HIST_MASK  = fffc (65532)
	HIST_BIT   = 8000 (32768)
	PC_MASK    = 3fff (16383)
----------------------------------------------------------
bpred: ALL CTI
bpred:     0 / 0 = -nan
bpred: 
bpred: CONDITIONAL
bpred:     0 / 0 = -nan
bpred: 
bpred: RAS flushes = 0
bpred: 
bpred: conf_corr    = 0 (-nan)
bpred: conf_ncorr   = 0 (-nan)
bpred: nconf_corr   = 0 (-nan)
bpred: nconf_ncorr  = 0 (-nan)
----------------------------------------------------------
----memory system results----
LOADS (retired)
  loads            = 27479009
  disambig. stall  = 895837 (3.26%)
  forward          = 2139587 (7.79%)
  miss stall       = 155090 (0.56%)
STORES (retired)
  stores           = 9257470
  miss stall       = 0 (0.00%)
----memory system results----
