WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500047 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5005064 heartbeat IPC: 3.992 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6259322 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6259322 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 15877500 heartbeat IPC: 0.9198 cumulative IPC: 0.5198 (Simulation time: 00 hr 01 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 33599626 heartbeat IPC: 0.5643 cumulative IPC: 0.5486 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 50573725 heartbeat IPC: 0.5891 cumulative IPC: 0.5642 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 68458156 heartbeat IPC: 0.5591 cumulative IPC: 0.5627 (Simulation time: 00 hr 04 min 33 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 85972543 heartbeat IPC: 0.571 cumulative IPC: 0.5645 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 102833730 heartbeat IPC: 0.5931 cumulative IPC: 0.5695 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 120321890 heartbeat IPC: 0.5718 cumulative IPC: 0.5699 (Simulation time: 00 hr 07 min 44 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 137812214 heartbeat IPC: 0.5717 cumulative IPC: 0.5701 (Simulation time: 00 hr 08 min 48 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 154843352 heartbeat IPC: 0.5872 cumulative IPC: 0.5721 (Simulation time: 00 hr 09 min 51 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 171903499 heartbeat IPC: 0.5862 cumulative IPC: 0.5735 (Simulation time: 00 hr 10 min 54 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_1.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 174354060 cumulative IPC: 0.5735 (Simulation time: 00 hr 11 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 174354060 cumulative IPC: 0.5735 (Simulation time: 00 hr 11 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_1.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5735 instructions: 100000000 cycles: 174354060
CPU 0 Branch Prediction Accuracy: 82.71% MPKI: 31.8 Average ROB Occupancy at Mispredict: 13.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 7.29
BRANCH_CONDITIONAL: 24.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00057
BRANCH_RETURN: 0.00277

L1D TOTAL        ACCESS:   26084134 HIT:   24440874 MISS:    1643260
L1D LOAD         ACCESS:   21831780 HIT:   20259653 MISS:    1572127
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    4195816 HIT:    4177231 MISS:      18585
L1D TRANSLATION  ACCESS:      56538 HIT:       3990 MISS:      52548
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 72.29 cycles
L1I TOTAL        ACCESS:      52456 HIT:      52017 MISS:        439
L1I LOAD         ACCESS:      52456 HIT:      52017 MISS:        439
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 124.4 cycles
L2C TOTAL        ACCESS:     917353 HIT:     179723 MISS:     737630
L2C LOAD         ACCESS:     804356 HIT:     101950 MISS:     702406
L2C RFO          ACCESS:       6181 HIT:       5368 MISS:        813
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      54332 HIT:      50371 MISS:       3961
L2C TRANSLATION  ACCESS:      52484 HIT:      22034 MISS:      30450
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 152.1 cycles
LLC TOTAL        ACCESS:     746219 HIT:     127043 MISS:     619176
LLC LOAD         ACCESS:     702406 HIT:     103001 MISS:     599405
LLC RFO          ACCESS:        813 HIT:        486 MISS:        327
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      12550 HIT:       8581 MISS:       3969
LLC TRANSLATION  ACCESS:      30450 HIT:      14975 MISS:      15475
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 156.5 cycles
cpu0_DTLB TOTAL        ACCESS:   21909962 HIT:   21331958 MISS:     578004
cpu0_DTLB LOAD         ACCESS:   21909962 HIT:   21331958 MISS:     578004
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3 cycles
cpu0_ITLB TOTAL        ACCESS:      48481 HIT:      48229 MISS:        252
cpu0_ITLB LOAD         ACCESS:      48481 HIT:      48229 MISS:        252
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 69.52 cycles
cpu0_STLB TOTAL        ACCESS:     311151 HIT:     256258 MISS:      54893
cpu0_STLB LOAD         ACCESS:     311151 HIT:     256258 MISS:      54893
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 90.25 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     140781
  ROW_BUFFER_MISS:     474425
 AVG DBUS CONGESTED CYCLE: 3.813
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1091
  FULL:       2585
