library ieee;
use ieee.std_logic_1164.all;

entity or8to8 is
port(
	A,B : in std_logic_vector(7 downto 0);
	C : out std_logic_vector(7 downto 0)
	);
end;

architecture rtl of or8to8 is

signal int_C : std_logic_vector(7 downto 0);

begin

	for i in 0 to 7 loop
		int_C(i) <= A(i) or B(i);
	end loop;
	
	--Output Drivers
	
	C <= int_C;
	
end rtl;