<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>PRAVIN A - Portfolio</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <nav>
        <div class="nav-container">
            <h1>PRAVIN A</h1>
            <ul>
                <li><a href="#home">Home</a></li>
                <li><a href="#about">About</a></li>
                <li><a href="#experience">Experience</a></li>
                <li><a href="#certifications">Certifications</a></li>
                <li><a href="#projects">Projects</a></li>
                <li><a href="#contact">Contact</a></li>
            </ul>
        </div>
    </nav>

    <section id="home" class="hero">
        <div class="hero-main">
            <div class="hero-top">
                <div class="profile-section">
                    <div class="profile-image">
                        <img src="pravin_photo.jpeg" alt="PRAVIN A" />
                    </div>
                </div>
                <div class="hero-content">
                    <h2>Hello, I'm <span>PRAVIN A</span></h2>
                    <p>Aspiring Semiconductor & VLSI Engineer</p>
                </div>
                <div class="hero-right">
                    <div class="hero-details">
                        <p>üìç Namakkal, Tamil Nadu, India</p>
                        <p>üéì B.E. Electronics and Communication Engineering</p>
                        <p>üíº FOSSEE Intern @ IIT Bombay</p>
                    </div>
                </div>
            </div>
            <div class="hero-bottom">
                <div class="achievements-carousel">
                    <div class="carousel-container">
                        <div class="carousel-track">
                            <div class="achievement-item">
                                <h4>FOSSEE Internship</h4>
                                <img src="eSim.jpeg" alt="FOSSEE">
                                <p>Secured prestigious internship at FOSSEE. Working on digital circuit design and SPICE simulations. Contributing to open-source EDA tools development. Gained expertise in eSim software. Part of eSim team at premier institute.</p>
                            </div>
                            <div class="achievement-item">
                                <h4>1-TOPS Program Finalist</h4>
                                <img src="1_tops.jpg" alt="VSI">
                                <p>Team Neural Inference SoC selected as Finalist in prestigious 1-TOPS National Chip Tape-Out Program by VLSI Society of India and C-DAC. Provides real-world exposure to chip design and tape-out processes. Recognized among elite teams nationwide for innovative SoC development.</p>
                            </div>
                            <div class="achievement-item">
                                <h4>SelfE Hackathon Winner</h4>
                                <img src="selfe_hack.jpg" alt="Trophy">
                                <p>Won Special Prize at SelfE Hackathon 2024 for innovative IoT project. Developed Adaptive Vision smart lighting system. Implemented motion for automated control. Demonstrated exceptional problem-solving skills. Recognized among top performers among 100 +team.</p>
                            </div>
                            <div class="achievement-item">
                                <h4>Skillrack Top Performer</h4>
                                <img src="skillrack.jpg" alt="Skillrack">
                                <p>Achieved Top 3rd position on Skillrack competitive programming platform. Consistently solved  challenges and data structure problems. Ranked among programmers in the I ECE B.</p>
                            </div>
                           
                            <div class="achievement-item">
                                <h4>1-TOPS Program Finalist</h4>
                                <img src="1_tops.jpg" alt="VSI">
                                <p>Team Neural Inference SoC selected as Finalist in prestigious 1-TOPS National Chip Tape-Out Program by VLSI Society of India and C-DAC. Provides real-world exposure to chip design and tape-out processes. Recognized among elite teams nationwide for innovative SoC development.</p>
                            </div>
                            <div class="achievement-item">
                                <h4>NPTEL Certification</h4>
                                <img src="nptel.jpg" alt="NPTEL">
                                <p>Successfully completed Digital Circuits certification from NPTEL with elite and TOP 2%.fundamental concepts of digital logic design and Boolean algebra. Gained expertise in combinational and sequential circuit analysis.</p>
                            </div>
                           
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="about" class="about">
        <div class="container">
            <div class="about-content">
                <div class="about-text">
                    <h2>About Me</h2>
                    <p>I am an aspiring professional in the semiconductor industry, currently pursuing Electronics and Communication Engineering. My interests lie in VLSI design, digital IC development, and semiconductor devices, with a strong foundation in digital logic, circuit design, and hardware description languages (Verilog).</p>
                    
                    <p>I am passionate about exploring the end-to-end chip design flow, from device physics and circuit analysis to FPGA prototyping and system-level integration. Alongside academics, I actively engage in projects and simulations that strengthen my understanding of semiconductor technologies, low-power architectures, and EDA tools.</p>
                    
                    <p>My long-term goal is to contribute to innovations in the semiconductor and VLSI industry, particularly in areas such as digital IC design, embedded systems, and next-generation chip technologies.</p>
                    
                    <div class="skills">
                        <span class="skill">VLSI Design</span>
                        <span class="skill">Verilog HDL</span>
                        <span class="skill">Digital IC Design</span>
                        <span class="skill">Cadence Virtuoso</span>
                        <span class="skill">Xilinx Vivado</span>
                        <span class="skill">FPGA Prototyping</span>
                        <span class="skill">Circuit Analysis</span>
                        <span class="skill">EDA Tools</span>
                        <span class="skill">Python</span>
                        <span class="skill">C/C++</span>
                    </div>
                </div>
                <div class="about-visual">
                    <div class="chip-design">
                        <div class="circuit-board"></div>
                        <div class="microchip"></div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="experience" class="experience">
        <div class="container">
            <h2>Experience</h2>
            <div class="experience-item">
                <h3>Circuit Designer</h3>
                <p class="company">FOSSEE, IIT Bombay (Remote) | Oct 2025 ‚Äì Present (4 months)</p>
                <p class="location">Mumbai, Maharashtra, India</p>
                <ul>
                    <li>Digital Designs and SPICE implementation</li>
                    <li>Advanced circuit simulation and analysis</li>
                    <li>EDA tool integration and optimization</li>
                </ul>
            </div>
            <div class="experience-item">
                <h3>Research Migration Contributor</h3>
                <p class="company">FOSSEE, IIT Bombay (Remote) | Sep 2025 ‚Äì Oct 2025 (2 months)</p>
                <p class="location">Mumbai, Maharashtra, India</p>
                <ul>
                    <li>Analog Circuit Design migration projects</li>
                    <li>Migrated & simulated CMOS-based charge pump circuits</li>
                    <li>Used KiCad & Ngspice for circuit analysis</li>
                </ul>
            </div>
            <div class="experience-item">
                <h3>Digital System Prototyping Using FPGA's</h3>
                <p class="company">NIELIT Calicut | Dec 2025 (1 month)</p>
                <p class="location">Kozhikode, Kerala, India ¬∑ On-site</p>
                <ul>
                    <li>FPGA prototyping and implementation</li>
                    <li>Xilinx Vivado design suite proficiency</li>
                    <li>Digital system design and verification</li>
                </ul>
            </div>
            <div class="education">
                <h3>Education</h3>
                <div class="education-item">
                    <p><strong>Bachelor of Engineering - Electronics and Communication Engineering</strong></p>
                    <p>Sri Eshwar College of Engineering | Aug 2024 ‚Äì Jul 2028</p>
                </div>
                <div class="education-item">
                    <p><strong>Higher Secondary (Mathematics & Computer Science)</strong></p>
                    <p>Holy Angel's Matric Higher Secondary School | 2023 ‚Äì 2024 | 95%</p>
                </div>
            </div>
        </div>
    </section>

    <section id="certifications" class="certifications">
        <div class="container">
            <h2>Licenses & Certifications</h2>
            <div class="cert-grid">
                <div class="cert-card">
                    <h3>Digital Circuits</h3>
                    <p class="cert-org">NPTEL | Nov 2025</p>
                    <p class="cert-skills">Skills: Digital Designs</p>
                </div>
                <div class="cert-card">
                    <h3>DC-DC Voltage Multiplier Using Dickson Charge Pump</h3>
                    <p class="cert-org">FOSSEE | Oct 2025</p>
                    <p class="cert-desc">Research Migration Project</p>
                </div>
                <div class="cert-card">
                    <h3>Low-Voltage Cross-Coupled Charge Pump</h3>
                    <p class="cert-org">FOSSEE | Oct 2025</p>
                    <p class="cert-desc">Design and Simulation Research Project</p>
                </div>
                <div class="cert-card">
                    <h3>Six-Stage Linear CMOS Charge Pump</h3>
                    <p class="cert-org">FOSSEE | Oct 2025</p>
                    <p class="cert-desc">Simulation with Complementary Clocking</p>
                </div>
                <div class="cert-card">
                    <h3>Python Programming Masterclass</h3>
                    <p class="cert-org">Udemy | Jul 2025</p>
                    <p class="cert-id">UC-16acb36c-8f28-4564-9fd3-2baeda83b3bc</p>
                </div>
                <div class="cert-card">
                    <h3>Data Structures & Algorithms using C/C++</h3>
                    <p class="cert-org">Udemy | May 2025</p>
                    <p class="cert-id">UC-ebaae5f9-acb0-489a-bf88-b78e8db145f1</p>
                </div>
                <div class="cert-card">
                    <h3>C++ Course: Certificate of Excellence</h3>
                    <p class="cert-org">Scaler | Feb 2025</p>
                </div>
                <div class="cert-card">
                    <h3>C Programming Training</h3>
                    <p class="cert-org">Spoken Tutorial, IIT Bombay | Dec 2024</p>
                    <p class="cert-id">4049256KT2</p>
                </div>
                <div class="cert-card">
                    <h3>Introduction to C</h3>
                    <p class="cert-org">Sololearn | Dec 2024</p>
                    <p class="cert-id">CC-ZCKAZWP6</p>
                </div>
                <div class="cert-card">
                    <h3>Google Solution Challenge Certificate</h3>
                    <p class="cert-org">Hack2skill | 2025</p>
                    <p class="cert-id">2025H2S01GSC-I01943</p>
                </div>
            </div>
        </div>
    </section>

    <section id="projects" class="projects">
        <div class="container">
            <h2>Projects</h2>
            <div class="project-grid">
                <div class="project-card">
                    <h3>Electronic Voting System</h3>
                    <p>Designed during VLSI Hackathon using Xilinx Vivado with Verilog-based real-time voting system. Implemented secure digital voting mechanism with multiple candidate selection and result display. Features comprehensive GitHub version control and collaborative development approach.</p>
                    <div class="project-links">
                        <a href="https://github.com/ROOBAK-S/DIGITAL_VOTING_SYSTEM" target="_blank">GitHub</a>
                    </div>
                </div>
                <div class="project-card">
                    <h3>Analog Design using Cadence Virtuoso</h3>
                    <p>Designed Common Emitter Amplifier. Performed DC & transient analysis to validate transistor biasing and gain.</p>
                    <div class="project-links">
                        <a href="#" target="_blank">Details</a>
                    </div>
                </div>
                <div class="project-card">
                    <h3>Adaptive Vision (IoT + AI)</h3>
                    <p>Built smart lighting control system with motion & rain sensors. üèÜ Won Special Prize at SelfE Hackathon 2024.</p>
                    <div class="project-links">
                        <a href="#" target="_blank">GitHub</a>
                    </div>
                </div>
                <div class="project-card">
                    <h3>FPGA-Based Border Intrusion Detection System</h3>
                    <p>Implements an FPGA-based security system that monitors multiple border zones and detects unauthorized intrusions in real time using FSM. Classifies threats into Safe, Alert, and High Alert states with time-based tamper detection mechanism developed in Verilog HDL on Basys-3 FPGA.</p>
                    <div class="project-links">
                        <a href="https://github.com/pravin2007-ctrl/border_intrusion_system" target="_blank">GitHub</a>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="contact" class="contact">
        <div class="container">
            <h2>Contact Me</h2>
            <p>Let's get in touch!</p>
            <div class="contact-info">
                <a href="mailto:pravin.a2024ece@sece.ac.in">pravin.a2024ece@sece.ac.in</a>
                <a href="https://www.linkedin.com/in/pravin0451p" target="_blank">LinkedIn</a>
                <a href="https://github.com/pravin2007-ctrl" target="_blank">GitHub</a>
            </div>
            <div class="achievements">
                <h3>Key Achievements</h3>
                <p>üéì FOSSEE Internship @ IIT Bombay | üèÜ Special Prize ‚Äì SelfE Hackathon 2024 | üíª Top 3rd Performer ‚Äì Skillrack Platform | üåç Finalist ‚Äì Google Developer Group Solution Challenge 2025</p>
            </div>
        </div>
    </section>

    <script src="script.js"></script>
</body>
</html>