/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [15:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [7:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [5:0] celloutsig_1_13z;
  wire [24:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~celloutsig_1_11z[2];
  assign celloutsig_0_7z = ~celloutsig_0_1z;
  assign celloutsig_0_10z = celloutsig_0_4z | celloutsig_0_7z;
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[60];
  assign celloutsig_1_4z = in_data[109] ^ celloutsig_1_0z[0];
  assign celloutsig_1_9z = celloutsig_1_1z ^ celloutsig_1_6z;
  assign celloutsig_0_2z = { in_data[94:86], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } + { in_data[18:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[73:72], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } == celloutsig_0_2z[10:5];
  assign celloutsig_0_0z = ! in_data[29:17];
  assign celloutsig_0_6z = ! in_data[79:58];
  assign celloutsig_1_7z = ! { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_10z = ! celloutsig_1_3z[5:1];
  assign celloutsig_1_12z = ! celloutsig_1_11z[3:0];
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_12z } < celloutsig_1_3z[6:2];
  assign celloutsig_1_11z = { in_data[98:96], celloutsig_1_4z, celloutsig_1_9z } % { 1'h1, celloutsig_1_3z[4:3], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[174:167] != { celloutsig_1_0z[3:1], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[122:115] != in_data[109:102];
  assign celloutsig_1_6z = { in_data[122:108], celloutsig_1_1z } != celloutsig_1_5z[20:5];
  assign celloutsig_0_18z = ^ { celloutsig_0_11z[4:3], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_9z[3:0], celloutsig_0_10z, celloutsig_0_10z } << celloutsig_0_11z[10:5];
  assign celloutsig_1_3z = { celloutsig_1_0z[3:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } << { celloutsig_1_0z[3], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[184:160] << { in_data[104:101], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_17z = celloutsig_1_14z[22:20] >>> { celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[160:156] >>> in_data[119:115];
  assign celloutsig_1_14z = { in_data[148:133], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z } >>> { celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_12z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_9z = 8'h00;
    else if (!clkin_data[32]) celloutsig_0_9z = celloutsig_0_2z[11:4];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_11z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_11z = { in_data[4:0], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_13z = 6'h00;
    else if (!clkin_data[64]) celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_12z };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_11z[2], celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
