# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source simulation.tcl
compile_directory
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:15 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./packages/globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package globals
# End time: 18:41:16 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:16 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./packages/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling package myTypes
# End time: 18:41:16 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:16 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# ** Warning: ./Control_Unit/CU_HW.vhd(233): (vcom-1400) Synthesis Warning: Signal "cw_mem_rtype" is read in the process but is not in the sensitivity list.
# ** Warning: ./Control_Unit/CU_HW.vhd(235): (vcom-1400) Synthesis Warning: Signal "cw_mem_itype" is read in the process but is not in the sensitivity list.
# End time: 18:41:16 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:16 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/tb_zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_zero_detector
# -- Compiling architecture Behavioral of tb_zero_detector
# ** Warning: ./Components/zero_detector/tb_zero_detector.vhd(23): (vcom-1253) No default binding for component instance "CompToTest : zero_detector".
#  (No entity named "zero_detector" was found.)
# End time: 18:41:16 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:16 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_detector
# -- Compiling architecture behavioral of zero_detector
# End time: 18:41:16 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:16 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_16BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_16BIT
# End time: 18:41:16 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:16 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_26BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_26BIT
# End time: 18:41:17 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:17 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/tb_sign_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity se_tb
# -- Compiling architecture test of se_tb
# ** Warning: ./Components/sign_extender/tb_sign_extender.vhd(22): (vcom-1253) No default binding for component instance "dut : sign_extender".
#  (No entity named "sign_extender" was found.)
# End time: 18:41:17 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:17 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/mux2to1branch/mux2to1branch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX2TO1BRANCH
# -- Compiling architecture behavioural of MUX2TO1BRANCH
# End time: 18:41:17 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:17 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/register_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity register_generic
# -- Compiling architecture structural of register_generic
# ** Warning: ./Components/Registers/register_generic.vhd(34): (vcom-1253) No default binding for component instance "UFD : DFF".
#  (No entity named "DFF" was found.)
# End time: 18:41:17 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:17 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/dff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF
# -- Compiling architecture behavioral of DFF
# ** Warning: ./Components/Registers/dff.vhd(15): Synthesis Warning: Signal 'RESET' appears in the sensitivity list of process 'Process_synch', but it is not used in the clock or reset expressions.
# End time: 18:41:17 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:17 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/ProgramCounter/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity PC
# -- Compiling architecture behavioural of PC
# ** Warning: ./Components/ProgramCounter/PC.vhd(38): Synthesis Warning: Asynchronous condition occurs after the clock condition.
# ** Warning: ./Components/ProgramCounter/PC.vhd(40): Synthesis Warning: Asynchronous condition occurs after the clock condition.
# ** Warning: ./Components/ProgramCounter/PC.vhd(22): Synthesis Warning: Reset signal 'PC_in' is not in the sensitivity list of process 'PC_process'.
# ** Warning: ./Components/ProgramCounter/PC.vhd(22): Synthesis Warning: Signal 'JB_enable' appears in the sensitivity list of process 'PC_process', but it is not used in the clock or reset expressions.
# End time: 18:41:17 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:17 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Memories/IRAM/tb_IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Compiling entity TB_IRAM
# -- Compiling architecture TEST of TB_IRAM
# ** Warning: ./Components/Memories/IRAM/tb_IRAM.vhd(26): (vcom-1253) No default binding for component instance "DUT : IRAM".
#  (No entity named "IRAM" was found.)
# End time: 18:41:17 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:17 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Memories/IRAM/IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity IRAM
# -- Compiling architecture behavioural of IRAM
# ** Warning: ./Components/Memories/IRAM/IRAM.vhd(73): (vcom-1400) Synthesis Warning: Signal "IRAM_mem" is read in the process but is not in the sensitivity list.
# ** Warning: ./Components/Memories/IRAM/IRAM.vhd(73): (vcom-1400) Synthesis Warning: Signal "IRAM_mem" is read in the process but is not in the sensitivity list.
# ** Warning: ./Components/Memories/IRAM/IRAM.vhd(73): (vcom-1400) Synthesis Warning: Signal "IRAM_mem" is read in the process but is not in the sensitivity list.
# ** Warning: ./Components/Memories/IRAM/IRAM.vhd(73): (vcom-1400) Synthesis Warning: Signal "IRAM_mem" is read in the process but is not in the sensitivity list.
# End time: 18:41:18 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:18 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Memories/DRAM/DRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity DRAM
# -- Compiling architecture BEHAVIORAL of DRAM
# ** Warning: ./Components/Memories/DRAM/DRAM.vhd(34): (vcom-1400) Synthesis Warning: Signal "DRAM_mem" is read in the process but is not in the sensitivity list.
# End time: 18:41:18 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:18 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Memories/DRAM/DRAMWRF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity DRAMWRF
# -- Compiling architecture BEHAVIORAL of DRAMWRF
# End time: 18:41:18 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:18 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/ComparatorDecodeUnit/comparatorDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity COMPARATORDU
# -- Compiling architecture BEHAVIOURAL of COMPARATORDU
# ** Warning: ./Components/ComparatorDecodeUnit/comparatorDU.vhd(29): (vcom-1400) Synthesis Warning: Signal "beqz_flag" is read in the process but is not in the sensitivity list.
# ** Warning: ./Components/ComparatorDecodeUnit/comparatorDU.vhd(37): (vcom-1400) Synthesis Warning: Signal "bnez_flag" is read in the process but is not in the sensitivity list.
# ** Warning: ./Components/ComparatorDecodeUnit/comparatorDU.vhd(24): (vcom-1401) Synthesis Warning: Signal "data_in" is in the sensitivity list but is not read in the process.
# End time: 18:41:18 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:18 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/ComparatorDecodeUnit/address_comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity ADDRESSCOMPARATOR
# -- Compiling architecture BEHAVIOURAL of ADDRESSCOMPARATOR
# End time: 18:41:18 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:18 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/5to1mux/mux5to1_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX51_GENERIC
# -- Compiling architecture behavioural of MUX51_GENERIC
# End time: 18:41:18 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:18 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/4to1mux/mux4to1_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX41_GENERIC
# -- Compiling architecture behavioural of MUX41_GENERIC
# End time: 18:41:18 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:18 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/2to1mux/inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity IVX
# -- Compiling architecture behavioral of IVX
# End time: 18:41:19 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:19 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/2to1mux/mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture structural of MUX21_GENERIC
# -- Loading entity IVX
# ** Warning: ./Components/2to1mux/mux21_generic.vhd(38): (vcom-1253) No default binding for component instance "UND1 : NAND2".
#  (No entity named "NAND2" was found.)
# End time: 18:41:19 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:19 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/2to1mux/nand2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity NAND2
# -- Compiling architecture behavioral of NAND2
# End time: 18:41:19 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:19 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/2to1mux/tb_mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity TB_MUX21_GENERIC
# -- Compiling architecture TEST of TB_MUX21_GENERIC
# -- Loading entity MUX21_GENERIC
# End time: 18:41:19 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:19 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./05-write_unit/5-write_back_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity write_back_unit
# -- Compiling architecture structural of write_back_unit
# -- Loading entity MUX21_GENERIC
# End time: 18:41:19 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:19 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./05-write_unit/tb_write_back_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity tb_write_back_unit
# -- Compiling architecture TEST of tb_write_back_unit
# -- Loading entity write_back_unit
# ** Warning: ./05-write_unit/tb_write_back_unit.vhd(33): (vcom-1270) Bad default binding for component instance "DUT : write_back_unit".
#  (Component port "JAL_SEL" is not on the entity.)
# ** Warning: ./05-write_unit/tb_write_back_unit.vhd(33): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:41:19 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:19 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./04-memory_unit/4-memory_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity memory_unit
# -- Compiling architecture structural of memory_unit
# -- Loading entity MUX21_GENERIC
# -- Loading entity register_generic
# End time: 18:41:19 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:19 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./04-memory_unit/tb_memory_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity TB_MEMORY_UNIT
# -- Compiling architecture TEST of TB_MEMORY_UNIT
# -- Loading entity memory_unit
# ** Warning: ./04-memory_unit/tb_memory_unit.vhd(35): (vcom-1270) Bad default binding for component instance "DUT : memory_unit".
#  (Component port "memory_stage_out" is not on the entity.)
# ** Warning: ./04-memory_unit/tb_memory_unit.vhd(35): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:41:19 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:20 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.e-mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading package globals
# -- Loading entity IVX
# -- Loading entity NAND2
# End time: 18:41:20 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:20 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.h-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# End time: 18:41:20 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:20 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.f-buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity BUF
# -- Compiling architecture behavioral of BUF
# End time: 18:41:20 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:20 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.g-buffer1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity BUF1
# -- Compiling architecture behavioral of BUF1
# End time: 18:41:20 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:20 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.i-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# End time: 18:41:20 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:20 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.j-carrySelect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CSblock
# -- Compiling architecture structural of CSblock
# -- Loading package globals
# -- Loading entity rca
# -- Loading entity mux21
# End time: 18:41:20 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:20 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.k-sumGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Loading entity CSblock
# End time: 18:41:20 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:20 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.n-PGnet.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PGnet
# -- Compiling architecture behavioral of PGnet
# End time: 18:41:21 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:21 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.l-G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity G
# -- Compiling architecture behavioral of G
# End time: 18:41:21 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:21 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.m-PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PG
# -- Compiling architecture behavioral of PG
# End time: 18:41:21 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:21 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.o-carryGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity carry_generator
# -- Compiling architecture structural of carry_generator
# -- Loading entity PGnet
# -- Loading entity G
# -- Loading package NUMERIC_STD
# -- Loading entity PG
# -- Loading entity BUF
# -- Loading entity BUF1
# End time: 18:41:21 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:21 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.p-ClaAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Compiling entity P4_adder
# -- Compiling architecture structural of P4_adder
# -- Loading package MATH_REAL
# -- Loading entity carry_generator
# -- Loading entity sum_generator
# End time: 18:41:21 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:21 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.r-xorGeneric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity generic_xor
# -- Compiling architecture struct of generic_xor
# ** Warning: ./03-execute_unit/alu/a.b.a.r-xorGeneric.vhd(23): (vcom-1253) No default binding for component instance "X_gate : xor_gate".
#  (No entity named "xor_gate" was found.)
# End time: 18:41:21 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:21 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.q-xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behav of xor_gate
# End time: 18:41:21 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:21 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.s-adderSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity adder_sub
# -- Compiling architecture struct of adder_sub
# -- Loading entity generic_xor
# -- Loading entity P4_adder
# End time: 18:41:22 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:22 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.t-rcaBoothMul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity rca_booth
# -- Compiling architecture BEHAVIORAL of rca_booth
# End time: 18:41:22 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:22 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.u-muxEncoderBlockBoothMul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_encoder_block
# -- Compiling architecture behavioral of mux_encoder_block
# End time: 18:41:22 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:22 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.x-firstLevelT2Shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity first_level
# -- Compiling architecture behav of first_level
# End time: 18:41:22 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:22 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.y-secondLevelT2Shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity second_level
# -- Compiling architecture behav of second_level
# End time: 18:41:22 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:22 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.w-boothMul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity booth_mul
# -- Compiling architecture arch of booth_mul
# -- Loading entity mux_encoder_block
# -- Loading entity rca_booth
# End time: 18:41:22 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:22 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.z.a-thirdLevelT2Shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity third_level
# -- Compiling architecture behav of third_level
# End time: 18:41:22 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:22 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.z.b-T2Shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_t2
# -- Compiling architecture struct of shifter_t2
# ** Warning: ./03-execute_unit/alu/a.b.a.z.b-T2Shifter.vhd(58): (vcom-1401) Synthesis Warning: Signal "s3" is in the sensitivity list but is not read in the process.
# ** Warning: ./03-execute_unit/alu/a.b.a.z.b-T2Shifter.vhd(58): (vcom-1401) Synthesis Warning: Signal "A" is in the sensitivity list but is not read in the process.
# -- Loading entity first_level
# -- Loading entity second_level
# -- Loading entity third_level
# End time: 18:41:23 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:23 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.z.c-comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture behav of comparator
# End time: 18:41:23 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:23 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.z.d-logicT2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic_t2
# -- Compiling architecture structural of logic_t2
# -- Loading package globals
# -- Loading entity IVX
# ** Warning: ./03-execute_unit/alu/a.b.a.z.d-logicT2.vhd(42): (vcom-1253) No default binding for component instance "NAND3_0i : NAND3".
#  (No entity named "NAND3" was found.)
# ** Warning: ./03-execute_unit/alu/a.b.a.z.d-logicT2.vhd(56): (vcom-1253) No default binding for component instance "NAND4_i : NAND4".
#  (No entity named "NAND4" was found.)
# End time: 18:41:23 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:23 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.z.e-outputMuxAlu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity mux_alu
# -- Compiling architecture behav of mux_alu
# End time: 18:41:23 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:23 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a-alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity alu
# -- Compiling architecture behaviour of alu
# -- Loading entity adder_sub
# -- Loading entity booth_mul
# -- Loading entity logic_t2
# -- Loading entity shifter_t2
# -- Loading entity comparator
# -- Loading entity mux_alu
# End time: 18:41:23 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:23 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b-tbAlu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity TB_ALU
# -- Compiling architecture TEST of TB_ALU
# -- Loading entity alu
# End time: 18:41:23 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:23 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.a-inv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IVX
# -- Compiling architecture Behavioral of IVX
# End time: 18:41:24 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:24 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.b-nand2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NAND2
# -- Compiling architecture behevioral of NAND2
# End time: 18:41:24 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:24 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.c-nand3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NAND3
# -- Compiling architecture structural of NAND3
# -- Loading entity NAND2
# -- Loading entity IVX
# End time: 18:41:24 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:24 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.d-nand4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NAND4
# -- Compiling architecture structural of NAND4
# -- Loading entity NAND2
# -- Loading entity IVX
# End time: 18:41:24 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:24 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/3-execute_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity execution_unit
# -- Compiling architecture structural of execution_unit
# -- Loading entity MUX41_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading entity alu
# -- Loading entity register_generic
# End time: 18:41:24 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:24 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/testbench/testbench_wrf_normal_rf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity testbench
# -- Compiling architecture Behavioral of testbench
# ** Warning: ./02-decode_unit/windowed_register_file/testbench/testbench_wrf_normal_rf.vhd(69): (vcom-1253) No default binding for component instance "componenttotest : wrf".
#  (No entity named "wrf" was found.)
# End time: 18:41:24 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:24 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/testbench/testbench_call_ret.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity testbench
# -- Compiling architecture Behavioral of testbench
# ** Warning: ./02-decode_unit/windowed_register_file/testbench/testbench_call_ret.vhd(112): (vcom-1253) No default binding for component instance "componenttotest : wrf".
#  (No entity named "wrf" was found.)
# ** Warning: ./02-decode_unit/windowed_register_file/testbench/testbench_call_ret.vhd(113): (vcom-1253) No default binding for component instance "componentfsm : wrf_fsm".
#  (No entity named "wrf_fsm" was found.)
# -- Loading entity DRAMWRF
# End time: 18:41:24 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:24 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/2to1mux/nand2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity ND2
# -- Compiling architecture behavioral of ND2
# End time: 18:41:25 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:25 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/2to1mux/inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity IV
# -- Compiling architecture behavioral of IV
# End time: 18:41:25 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:25 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/2to1mux/tb_mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity TB_MUX21_GENERIC
# -- Compiling architecture TEST of TB_MUX21_GENERIC
# -- Loading entity MUX21_GENERIC
# End time: 18:41:25 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:25 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/2to1mux/mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture structural of MUX21_GENERIC
# -- Loading entity IV
# -- Loading entity ND2
# End time: 18:41:25 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:25 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.a-register_generic_wrf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity register_generic_wrf
# -- Compiling architecture structural of register_generic_wrf
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.a-register_generic_wrf.vhd(30): (vcom-1253) No default binding for component instance "UFD : DFF_wrf".
#  (No entity named "DFF_wrf" was found.)
# End time: 18:41:25 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:25 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.b-dff_wrf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF_wrf
# -- Compiling architecture behavioral of DFF_wrf
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.b-dff_wrf.vhd(15): Synthesis Warning: Signal 'RESET' appears in the sensitivity list of process 'Process_synch', but it is not used in the clock or reset expressions.
# End time: 18:41:25 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:25 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity decoder
# -- Compiling architecture dataflow of decoder
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(35): (vcom-1400) Synthesis Warning: Signal "rst" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(37): (vcom-1400) Synthesis Warning: Signal "wr" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(50): (vcom-1400) Synthesis Warning: Signal "enable_reg" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(57): (vcom-1400) Synthesis Warning: Signal "wr" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(58): (vcom-1400) Synthesis Warning: Signal "call" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(59): (vcom-1400) Synthesis Warning: Signal "cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(71): (vcom-1400) Synthesis Warning: Signal "cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(85): (vcom-1400) Synthesis Warning: Signal "push" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(105): (vcom-1400) Synthesis Warning: Signal "cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(120): (vcom-1400) Synthesis Warning: Signal "call" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(121): (vcom-1400) Synthesis Warning: Signal "cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(124): (vcom-1400) Synthesis Warning: Signal "cwp" is read in the process but is not in the sensitivity list.
# End time: 18:41:25 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 12
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:25 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.f-cwp_swp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity cwp_swp
# -- Compiling architecture beh of cwp_swp
# End time: 18:41:26 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:26 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.e-physical_registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity physical_register_file
# -- Compiling architecture structural of physical_register_file
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.e-physical_registerfile.vhd(65): (vcom-1253) No default binding for component instance "AND_GEN : AND2".
#  (No entity named "AND2" was found.)
# -- Loading entity register_generic_wrf
# -- Loading entity MUX21_GENERIC
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.e-physical_registerfile.vhd(85): (vcom-1253) No default binding for component instance "ENCODER1 : encoder".
#  (No entity named "encoder" was found.)
# End time: 18:41:26 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:26 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.g-register_selection_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity sel_block
# -- Compiling architecture beh of sel_block
# End time: 18:41:26 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:26 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.l-fill_enable_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity fill_enable_generator
# -- Compiling architecture beh of fill_enable_generator
# End time: 18:41:26 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:26 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.h-mux_output.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity mux_out
# -- Compiling architecture beh of mux_out
# End time: 18:41:26 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:26 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity wrf
# -- Compiling architecture structural of wrf
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity decoder
# -- Loading entity physical_register_file
# -- Loading entity sel_block
# -- Loading entity mux_out
# -- Loading entity cwp_swp
# -- Loading entity register_generic_wrf
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(201): (vcom-1253) No default binding for component instance "call_ret : call_ret_block".
#  (No entity named "call_ret_block" was found.)
# -- Loading entity fill_enable_generator
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(209): (vcom-1253) No default binding for component instance "spill : address_counter".
#  (No entity named "address_counter" was found.)
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(214): (vcom-1400) Synthesis Warning: Signal "curr_cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(214): (vcom-1400) Synthesis Warning: Signal "curr_swp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(218): (vcom-1400) Synthesis Warning: Signal "curr_cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(218): (vcom-1400) Synthesis Warning: Signal "curr_swp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(212): (vcom-1401) Synthesis Warning: Signal "done_fill" is in the sensitivity list but is not read in the process.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(242): (vcom-1400) Synthesis Warning: Signal "curr_swp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(252): (vcom-1400) Synthesis Warning: Signal "curr_cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(252): (vcom-1400) Synthesis Warning: Signal "curr_swp" is read in the process but is not in the sensitivity list.
# End time: 18:41:26 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:26 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.n-encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity encoder
# -- Compiling architecture COMPOR of encoder
# End time: 18:41:27 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:27 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.o-wrf_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity wrf_fsm
# -- Compiling architecture Behavioral of wrf_fsm
# End time: 18:41:27 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:27 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.m-spill_address_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity address_counter
# -- Compiling architecture struct of address_counter
# End time: 18:41:27 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:27 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.q-call_ret_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity call_ret_block
# -- Compiling architecture fsm of call_ret_block
# End time: 18:41:27 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:27 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.p-AND2_R.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity AND2
# -- Compiling architecture behavioral of AND2
# End time: 18:41:27 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:27 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/tb_wrf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity testbench
# -- Compiling architecture Behavioral of testbench
# -- Loading entity wrf
# ** Warning: ./02-decode_unit/windowed_register_file/tb_wrf.vhd(95): (vcom-1130) Port "wr31_enable" of entity "wrf" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/windowed_register_file/tb_wrf.vhd(95): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/windowed_register_file/tb_wrf.vhd(95): (vcom-1130) Port "data_31" of entity "wrf" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/windowed_register_file/tb_wrf.vhd(95): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:41:27 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:27 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/RDSelect/RDSelect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity RDSELECT
# -- Compiling architecture BEHAVIORAL of RDSELECT
# End time: 18:41:28 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:28 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/R2HazardDetection/hazard_detection2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity HAZARD_DETECTION2
# -- Compiling architecture BEHAVIORAL of HAZARD_DETECTION2
# End time: 18:41:28 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:28 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/R1HazardDetection/hazard_detection_source1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity HAZARD_DETECTION1
# -- Compiling architecture BEHAVIORAL of HAZARD_DETECTION1
# ** Warning: ./02-decode_unit/HazardDetection/R1HazardDetection/hazard_detection_source1.vhd(121): (vcom-1400) Synthesis Warning: Signal "rd_reg_1" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/HazardDetection/R1HazardDetection/hazard_detection_source1.vhd(121): (vcom-1400) Synthesis Warning: Signal "rs1_reg" is read in the process but is not in the sensitivity list.
# End time: 18:41:28 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:28 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/hazard_detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity HAZARD_DETECTION
# -- Compiling architecture structural of HAZARD_DETECTION
# -- Loading entity RDSELECT
# -- Loading entity HAZARD_DETECTION1
# -- Loading entity HAZARD_DETECTION2
# End time: 18:41:28 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:28 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/tb_hazard_detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity TB_HAZARD_DETECTION
# -- Compiling architecture TEST of TB_HAZARD_DETECTION
# -- Loading entity HAZARD_DETECTION
# End time: 18:41:28 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:28 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/tb_hazard_detection_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity TB_HAZARD_DETECTION
# -- Compiling architecture TEST of TB_HAZARD_DETECTION
# -- Loading entity HAZARD_DETECTION
# End time: 18:41:28 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:28 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/02-decode_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Loading package NUMERIC_STD
# -- Compiling entity decode_unit
# -- Compiling architecture structural of decode_unit
# ** Warning: ./02-decode_unit/02-decode_unit.vhd(275): (vcom-1253) No default binding for component instance "LSFORWARDING : LS_FORWARDING".
#  (No entity named "LS_FORWARDING" was found.)
# -- Loading entity MUX41_GENERIC
# -- Loading entity MUX2TO1BRANCH
# -- Loading entity SIGN_EXTENTION_16BIT
# -- Loading entity SIGN_EXTENTION_26BIT
# -- Loading entity MUX21_GENERIC
# -- Loading entity COMPARATORDU
# -- Loading entity ADDRESSCOMPARATOR
# -- Loading entity wrf
# -- Loading entity wrf_fsm
# -- Loading entity register_generic
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity HAZARD_DETECTION
# End time: 18:41:28 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:29 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/02-tb_decode_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity tb_decode_unit
# -- Compiling architecture behavioural of tb_decode_unit
# -- Loading package NUMERIC_STD
# -- Loading entity decode_unit
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "imm_mux_control" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "alu_branch_out" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "rd_out_exe" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "rd_out_mem" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "rd_out_wb" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "alu_out_exe" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "alu_out_mem" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "alu_out_wb" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "ramr" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "wr31_enable" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:41:29 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:29 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/loadstoreforwarding.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity LS_FORWARDING
# -- Compiling architecture BEHAVIOURAL of LS_FORWARDING
# End time: 18:41:29 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:29 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./01-fetch_unit/01-fetch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity fetch_unit
# -- Compiling architecture behavioural of fetch_unit
# -- Loading entity PC
# -- Loading entity MUX51_GENERIC
# -- Loading entity register_generic
# End time: 18:41:29 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:29 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./01-fetch_unit/01-tb_fetch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Compiling entity tb_fetch_unit
# -- Compiling architecture behavioural of tb_fetch_unit
# -- Loading package NUMERIC_STD
# -- Loading entity fetch_unit
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1130) Port "comparator_out_to_mux" of entity "fetch_unit" is not in the component being instantiated.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1130) Port "RF_ONE_OUT_IF" of entity "fetch_unit" is not in the component being instantiated.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1130) Port "NPC_OUT_ID" of entity "fetch_unit" is not in the component being instantiated.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1130) Port "NPC_branch_jump" of entity "fetch_unit" is not in the component being instantiated.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1130) Port "alu_branch_input" of entity "fetch_unit" is not in the component being instantiated.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:41:29 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:29 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./00-Datapath/00-tb_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity tb_datapath
# -- Compiling architecture behavioural of tb_datapath
# ** Warning: ./00-Datapath/00-tb_datapath.vhd(159): (vcom-1253) No default binding for component instance "U1 : datapath".
#  (No entity named "datapath" was found.)
# End time: 18:41:29 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:29 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./00-Datapath/00-datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# -- Loading package NUMERIC_STD
# -- Loading entity fetch_unit
# -- Loading entity decode_unit
# -- Loading entity execution_unit
# -- Loading entity memory_unit
# -- Loading entity write_back_unit
# End time: 18:41:29 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:30 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./dlx_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity DLX
# -- Compiling architecture structural of DLX
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading entity IRAM
# -- Loading entity DRAM
# -- Loading package NUMERIC_STD
# -- Loading entity DRAMWRF
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity CU_HARDWIRED
# -- Loading entity datapath
# End time: 18:41:30 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:41:30 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./tb_dlx_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity tb_dlx_top
# -- Compiling architecture behavioural of tb_dlx_top
# -- Loading entity DLX
# End time: 18:41:30 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
compile_directory
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:32 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./packages/globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package globals
# End time: 18:42:32 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:32 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./packages/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling package myTypes
# End time: 18:42:32 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:32 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# ** Warning: ./Control_Unit/CU_HW.vhd(233): (vcom-1400) Synthesis Warning: Signal "cw_mem_rtype" is read in the process but is not in the sensitivity list.
# ** Warning: ./Control_Unit/CU_HW.vhd(235): (vcom-1400) Synthesis Warning: Signal "cw_mem_itype" is read in the process but is not in the sensitivity list.
# End time: 18:42:33 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:33 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/tb_zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_zero_detector
# -- Compiling architecture Behavioral of tb_zero_detector
# -- Loading entity zero_detector
# End time: 18:42:33 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:33 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_detector
# -- Compiling architecture behavioral of zero_detector
# End time: 18:42:33 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:33 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_16BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_16BIT
# End time: 18:42:33 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:33 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_26BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_26BIT
# End time: 18:42:33 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:33 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/tb_sign_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity se_tb
# -- Compiling architecture test of se_tb
# ** Warning: ./Components/sign_extender/tb_sign_extender.vhd(22): (vcom-1253) No default binding for component instance "dut : sign_extender".
#  (No entity named "sign_extender" was found.)
# End time: 18:42:33 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:33 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/mux2to1branch/mux2to1branch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX2TO1BRANCH
# -- Compiling architecture behavioural of MUX2TO1BRANCH
# End time: 18:42:33 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:33 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/register_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity register_generic
# -- Compiling architecture structural of register_generic
# -- Loading entity DFF
# End time: 18:42:34 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/dff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF
# -- Compiling architecture behavioral of DFF
# ** Warning: ./Components/Registers/dff.vhd(15): Synthesis Warning: Signal 'RESET' appears in the sensitivity list of process 'Process_synch', but it is not used in the clock or reset expressions.
# End time: 18:42:34 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/ProgramCounter/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity PC
# -- Compiling architecture behavioural of PC
# ** Warning: ./Components/ProgramCounter/PC.vhd(38): Synthesis Warning: Asynchronous condition occurs after the clock condition.
# ** Warning: ./Components/ProgramCounter/PC.vhd(40): Synthesis Warning: Asynchronous condition occurs after the clock condition.
# ** Warning: ./Components/ProgramCounter/PC.vhd(22): Synthesis Warning: Reset signal 'PC_in' is not in the sensitivity list of process 'PC_process'.
# ** Warning: ./Components/ProgramCounter/PC.vhd(22): Synthesis Warning: Signal 'JB_enable' appears in the sensitivity list of process 'PC_process', but it is not used in the clock or reset expressions.
# End time: 18:42:34 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Memories/IRAM/tb_IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Compiling entity TB_IRAM
# -- Compiling architecture TEST of TB_IRAM
# -- Loading package std_logic_textio
# -- Loading package myTypes
# -- Loading entity IRAM
# ** Warning: ./Components/Memories/IRAM/tb_IRAM.vhd(26): (vcom-1130) Port "enable" of entity "IRAM" is not in the component being instantiated.
# ** Warning: ./Components/Memories/IRAM/tb_IRAM.vhd(26): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:42:34 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Memories/IRAM/IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity IRAM
# -- Compiling architecture behavioural of IRAM
# ** Warning: ./Components/Memories/IRAM/IRAM.vhd(73): (vcom-1400) Synthesis Warning: Signal "IRAM_mem" is read in the process but is not in the sensitivity list.
# ** Warning: ./Components/Memories/IRAM/IRAM.vhd(73): (vcom-1400) Synthesis Warning: Signal "IRAM_mem" is read in the process but is not in the sensitivity list.
# ** Warning: ./Components/Memories/IRAM/IRAM.vhd(73): (vcom-1400) Synthesis Warning: Signal "IRAM_mem" is read in the process but is not in the sensitivity list.
# ** Warning: ./Components/Memories/IRAM/IRAM.vhd(73): (vcom-1400) Synthesis Warning: Signal "IRAM_mem" is read in the process but is not in the sensitivity list.
# End time: 18:42:34 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Memories/DRAM/DRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity DRAM
# -- Compiling architecture BEHAVIORAL of DRAM
# ** Warning: ./Components/Memories/DRAM/DRAM.vhd(34): (vcom-1400) Synthesis Warning: Signal "DRAM_mem" is read in the process but is not in the sensitivity list.
# End time: 18:42:34 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Memories/DRAM/DRAMWRF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity DRAMWRF
# -- Compiling architecture BEHAVIORAL of DRAMWRF
# End time: 18:42:35 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/ComparatorDecodeUnit/comparatorDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity COMPARATORDU
# -- Compiling architecture BEHAVIOURAL of COMPARATORDU
# ** Warning: ./Components/ComparatorDecodeUnit/comparatorDU.vhd(29): (vcom-1400) Synthesis Warning: Signal "beqz_flag" is read in the process but is not in the sensitivity list.
# ** Warning: ./Components/ComparatorDecodeUnit/comparatorDU.vhd(37): (vcom-1400) Synthesis Warning: Signal "bnez_flag" is read in the process but is not in the sensitivity list.
# ** Warning: ./Components/ComparatorDecodeUnit/comparatorDU.vhd(24): (vcom-1401) Synthesis Warning: Signal "data_in" is in the sensitivity list but is not read in the process.
# End time: 18:42:35 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/ComparatorDecodeUnit/address_comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity ADDRESSCOMPARATOR
# -- Compiling architecture BEHAVIOURAL of ADDRESSCOMPARATOR
# End time: 18:42:35 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/5to1mux/mux5to1_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX51_GENERIC
# -- Compiling architecture behavioural of MUX51_GENERIC
# End time: 18:42:35 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/4to1mux/mux4to1_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX41_GENERIC
# -- Compiling architecture behavioural of MUX41_GENERIC
# End time: 18:42:35 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/2to1mux/inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity IVX
# -- Compiling architecture behavioral of IVX
# End time: 18:42:35 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/2to1mux/mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture structural of MUX21_GENERIC
# -- Loading entity IVX
# -- Loading entity NAND2
# End time: 18:42:35 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/2to1mux/nand2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity NAND2
# -- Compiling architecture behavioral of NAND2
# End time: 18:42:36 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/2to1mux/tb_mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity TB_MUX21_GENERIC
# -- Compiling architecture TEST of TB_MUX21_GENERIC
# -- Loading entity MUX21_GENERIC
# End time: 18:42:36 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./05-write_unit/5-write_back_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity write_back_unit
# -- Compiling architecture structural of write_back_unit
# -- Loading entity MUX21_GENERIC
# End time: 18:42:36 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./05-write_unit/tb_write_back_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity tb_write_back_unit
# -- Compiling architecture TEST of tb_write_back_unit
# -- Loading entity write_back_unit
# ** Warning: ./05-write_unit/tb_write_back_unit.vhd(33): (vcom-1270) Bad default binding for component instance "DUT : write_back_unit".
#  (Component port "JAL_SEL" is not on the entity.)
# ** Warning: ./05-write_unit/tb_write_back_unit.vhd(33): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:42:36 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./04-memory_unit/4-memory_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity memory_unit
# -- Compiling architecture structural of memory_unit
# -- Loading entity MUX21_GENERIC
# -- Loading entity register_generic
# End time: 18:42:36 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./04-memory_unit/tb_memory_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity TB_MEMORY_UNIT
# -- Compiling architecture TEST of TB_MEMORY_UNIT
# -- Loading entity memory_unit
# ** Warning: ./04-memory_unit/tb_memory_unit.vhd(35): (vcom-1270) Bad default binding for component instance "DUT : memory_unit".
#  (Component port "memory_stage_out" is not on the entity.)
# ** Warning: ./04-memory_unit/tb_memory_unit.vhd(35): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:42:36 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.e-mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading package globals
# -- Loading entity IVX
# -- Loading entity NAND2
# End time: 18:42:36 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.h-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# End time: 18:42:37 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.f-buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity BUF
# -- Compiling architecture behavioral of BUF
# End time: 18:42:37 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.g-buffer1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity BUF1
# -- Compiling architecture behavioral of BUF1
# End time: 18:42:37 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.i-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# End time: 18:42:37 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.j-carrySelect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CSblock
# -- Compiling architecture structural of CSblock
# -- Loading package globals
# -- Loading entity rca
# -- Loading entity mux21
# End time: 18:42:37 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.k-sumGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Loading entity CSblock
# End time: 18:42:37 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.n-PGnet.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PGnet
# -- Compiling architecture behavioral of PGnet
# End time: 18:42:38 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:38 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.l-G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity G
# -- Compiling architecture behavioral of G
# End time: 18:42:38 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:38 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.m-PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PG
# -- Compiling architecture behavioral of PG
# End time: 18:42:38 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:38 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.o-carryGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity carry_generator
# -- Compiling architecture structural of carry_generator
# -- Loading entity PGnet
# -- Loading entity G
# -- Loading package NUMERIC_STD
# -- Loading entity PG
# -- Loading entity BUF
# -- Loading entity BUF1
# End time: 18:42:38 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:38 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.p-ClaAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Compiling entity P4_adder
# -- Compiling architecture structural of P4_adder
# -- Loading package MATH_REAL
# -- Loading entity carry_generator
# -- Loading entity sum_generator
# End time: 18:42:38 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:38 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.r-xorGeneric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity generic_xor
# -- Compiling architecture struct of generic_xor
# -- Loading entity xor_gate
# End time: 18:42:38 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:38 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.q-xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behav of xor_gate
# End time: 18:42:38 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:38 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.s-adderSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity adder_sub
# -- Compiling architecture struct of adder_sub
# -- Loading entity generic_xor
# -- Loading entity P4_adder
# End time: 18:42:39 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:39 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.t-rcaBoothMul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity rca_booth
# -- Compiling architecture BEHAVIORAL of rca_booth
# End time: 18:42:39 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:39 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.u-muxEncoderBlockBoothMul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_encoder_block
# -- Compiling architecture behavioral of mux_encoder_block
# End time: 18:42:39 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:39 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.x-firstLevelT2Shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity first_level
# -- Compiling architecture behav of first_level
# End time: 18:42:39 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:39 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.y-secondLevelT2Shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity second_level
# -- Compiling architecture behav of second_level
# End time: 18:42:39 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:39 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.w-boothMul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity booth_mul
# -- Compiling architecture arch of booth_mul
# -- Loading entity mux_encoder_block
# -- Loading entity rca_booth
# End time: 18:42:39 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:39 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.z.a-thirdLevelT2Shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity third_level
# -- Compiling architecture behav of third_level
# End time: 18:42:40 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:40 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.z.b-T2Shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_t2
# -- Compiling architecture struct of shifter_t2
# ** Warning: ./03-execute_unit/alu/a.b.a.z.b-T2Shifter.vhd(58): (vcom-1401) Synthesis Warning: Signal "s3" is in the sensitivity list but is not read in the process.
# ** Warning: ./03-execute_unit/alu/a.b.a.z.b-T2Shifter.vhd(58): (vcom-1401) Synthesis Warning: Signal "A" is in the sensitivity list but is not read in the process.
# -- Loading entity first_level
# -- Loading entity second_level
# -- Loading entity third_level
# End time: 18:42:40 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:40 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.z.c-comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture behav of comparator
# End time: 18:42:40 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:40 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.z.d-logicT2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic_t2
# -- Compiling architecture structural of logic_t2
# -- Loading package globals
# -- Loading entity IVX
# -- Loading entity NAND3
# -- Loading entity NAND4
# End time: 18:42:40 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:40 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.z.e-outputMuxAlu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity mux_alu
# -- Compiling architecture behav of mux_alu
# End time: 18:42:40 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:40 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a-alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity alu
# -- Compiling architecture behaviour of alu
# -- Loading entity adder_sub
# -- Loading entity booth_mul
# -- Loading entity logic_t2
# -- Loading entity shifter_t2
# -- Loading entity comparator
# -- Loading entity mux_alu
# End time: 18:42:40 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:40 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b-tbAlu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity TB_ALU
# -- Compiling architecture TEST of TB_ALU
# -- Loading entity alu
# End time: 18:42:41 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:41 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.a-inv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IVX
# -- Compiling architecture Behavioral of IVX
# End time: 18:42:41 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:41 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.b-nand2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NAND2
# -- Compiling architecture behevioral of NAND2
# End time: 18:42:41 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:41 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.c-nand3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NAND3
# -- Compiling architecture structural of NAND3
# -- Loading entity NAND2
# -- Loading entity IVX
# End time: 18:42:41 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:41 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/alu/a.b.a.d-nand4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NAND4
# -- Compiling architecture structural of NAND4
# -- Loading entity NAND2
# -- Loading entity IVX
# End time: 18:42:41 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:41 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./03-execute_unit/3-execute_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity execution_unit
# -- Compiling architecture structural of execution_unit
# -- Loading entity MUX41_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading entity alu
# -- Loading entity register_generic
# End time: 18:42:41 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:41 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/testbench/testbench_wrf_normal_rf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity testbench
# -- Compiling architecture Behavioral of testbench
# -- Loading entity wrf
# ** Warning: ./02-decode_unit/windowed_register_file/testbench/testbench_wrf_normal_rf.vhd(69): (vcom-1130) Port "wr31_enable" of entity "wrf" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/windowed_register_file/testbench/testbench_wrf_normal_rf.vhd(69): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/windowed_register_file/testbench/testbench_wrf_normal_rf.vhd(69): (vcom-1130) Port "data_31" of entity "wrf" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/windowed_register_file/testbench/testbench_wrf_normal_rf.vhd(69): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:42:41 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:41 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/testbench/testbench_call_ret.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity testbench
# -- Compiling architecture Behavioral of testbench
# -- Loading entity wrf
# -- Loading entity wrf_fsm
# -- Loading entity DRAMWRF
# End time: 18:42:42 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:42 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/2to1mux/nand2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity ND2
# -- Compiling architecture behavioral of ND2
# End time: 18:42:42 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:42 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/2to1mux/inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity IV
# -- Compiling architecture behavioral of IV
# End time: 18:42:42 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:42 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/2to1mux/tb_mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity TB_MUX21_GENERIC
# -- Compiling architecture TEST of TB_MUX21_GENERIC
# -- Loading entity MUX21_GENERIC
# End time: 18:42:42 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:42 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/2to1mux/mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture structural of MUX21_GENERIC
# -- Loading entity IV
# -- Loading entity ND2
# End time: 18:42:42 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:42 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.a-register_generic_wrf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity register_generic_wrf
# -- Compiling architecture structural of register_generic_wrf
# -- Loading entity DFF_wrf
# End time: 18:42:42 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:42 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.b-dff_wrf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF_wrf
# -- Compiling architecture behavioral of DFF_wrf
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.b-dff_wrf.vhd(15): Synthesis Warning: Signal 'RESET' appears in the sensitivity list of process 'Process_synch', but it is not used in the clock or reset expressions.
# End time: 18:42:42 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:42 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity decoder
# -- Compiling architecture dataflow of decoder
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(35): (vcom-1400) Synthesis Warning: Signal "rst" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(37): (vcom-1400) Synthesis Warning: Signal "wr" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(50): (vcom-1400) Synthesis Warning: Signal "enable_reg" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(57): (vcom-1400) Synthesis Warning: Signal "wr" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(58): (vcom-1400) Synthesis Warning: Signal "call" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(59): (vcom-1400) Synthesis Warning: Signal "cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(71): (vcom-1400) Synthesis Warning: Signal "cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(85): (vcom-1400) Synthesis Warning: Signal "push" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(105): (vcom-1400) Synthesis Warning: Signal "cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(120): (vcom-1400) Synthesis Warning: Signal "call" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(121): (vcom-1400) Synthesis Warning: Signal "cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.c-decoder.vhd(124): (vcom-1400) Synthesis Warning: Signal "cwp" is read in the process but is not in the sensitivity list.
# End time: 18:42:43 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 12
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:43 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.f-cwp_swp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity cwp_swp
# -- Compiling architecture beh of cwp_swp
# End time: 18:42:43 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:43 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.e-physical_registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity physical_register_file
# -- Compiling architecture structural of physical_register_file
# -- Loading entity AND2
# -- Loading entity register_generic_wrf
# -- Loading entity MUX21_GENERIC
# -- Loading entity encoder
# End time: 18:42:43 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:43 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.g-register_selection_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity sel_block
# -- Compiling architecture beh of sel_block
# End time: 18:42:43 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:43 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.l-fill_enable_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity fill_enable_generator
# -- Compiling architecture beh of fill_enable_generator
# End time: 18:42:43 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:43 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.h-mux_output.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity mux_out
# -- Compiling architecture beh of mux_out
# End time: 18:42:43 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:43 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity wrf
# -- Compiling architecture structural of wrf
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity decoder
# -- Loading entity physical_register_file
# -- Loading entity sel_block
# -- Loading entity mux_out
# -- Loading entity cwp_swp
# -- Loading entity register_generic_wrf
# -- Loading entity call_ret_block
# -- Loading entity fill_enable_generator
# -- Loading entity address_counter
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(214): (vcom-1400) Synthesis Warning: Signal "curr_cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(214): (vcom-1400) Synthesis Warning: Signal "curr_swp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(218): (vcom-1400) Synthesis Warning: Signal "curr_cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(218): (vcom-1400) Synthesis Warning: Signal "curr_swp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(212): (vcom-1401) Synthesis Warning: Signal "done_fill" is in the sensitivity list but is not read in the process.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(242): (vcom-1400) Synthesis Warning: Signal "curr_swp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(252): (vcom-1400) Synthesis Warning: Signal "curr_cwp" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/windowed_register_file/a.b.b.i-windowed_register_file.vhd(252): (vcom-1400) Synthesis Warning: Signal "curr_swp" is read in the process but is not in the sensitivity list.
# End time: 18:42:44 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 8
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:44 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.n-encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity encoder
# -- Compiling architecture COMPOR of encoder
# End time: 18:42:44 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:44 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.o-wrf_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity wrf_fsm
# -- Compiling architecture Behavioral of wrf_fsm
# End time: 18:42:44 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:44 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.m-spill_address_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity address_counter
# -- Compiling architecture struct of address_counter
# End time: 18:42:44 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:44 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.q-call_ret_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity call_ret_block
# -- Compiling architecture fsm of call_ret_block
# End time: 18:42:44 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:44 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/a.b.b.p-AND2_R.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity AND2
# -- Compiling architecture behavioral of AND2
# End time: 18:42:44 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:44 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/windowed_register_file/tb_wrf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity testbench
# -- Compiling architecture Behavioral of testbench
# -- Loading entity wrf
# ** Warning: ./02-decode_unit/windowed_register_file/tb_wrf.vhd(95): (vcom-1130) Port "wr31_enable" of entity "wrf" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/windowed_register_file/tb_wrf.vhd(95): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/windowed_register_file/tb_wrf.vhd(95): (vcom-1130) Port "data_31" of entity "wrf" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/windowed_register_file/tb_wrf.vhd(95): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:42:44 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:45 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/RDSelect/RDSelect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity RDSELECT
# -- Compiling architecture BEHAVIORAL of RDSELECT
# End time: 18:42:45 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:45 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/R2HazardDetection/hazard_detection2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity HAZARD_DETECTION2
# -- Compiling architecture BEHAVIORAL of HAZARD_DETECTION2
# End time: 18:42:45 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:45 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/R1HazardDetection/hazard_detection_source1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity HAZARD_DETECTION1
# -- Compiling architecture BEHAVIORAL of HAZARD_DETECTION1
# ** Warning: ./02-decode_unit/HazardDetection/R1HazardDetection/hazard_detection_source1.vhd(121): (vcom-1400) Synthesis Warning: Signal "rd_reg_1" is read in the process but is not in the sensitivity list.
# ** Warning: ./02-decode_unit/HazardDetection/R1HazardDetection/hazard_detection_source1.vhd(121): (vcom-1400) Synthesis Warning: Signal "rs1_reg" is read in the process but is not in the sensitivity list.
# End time: 18:42:45 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:45 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/hazard_detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity HAZARD_DETECTION
# -- Compiling architecture structural of HAZARD_DETECTION
# -- Loading entity RDSELECT
# -- Loading entity HAZARD_DETECTION1
# -- Loading entity HAZARD_DETECTION2
# End time: 18:42:45 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:45 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/tb_hazard_detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity TB_HAZARD_DETECTION
# -- Compiling architecture TEST of TB_HAZARD_DETECTION
# -- Loading entity HAZARD_DETECTION
# End time: 18:42:45 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:45 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/HazardDetection/tb_hazard_detection_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity TB_HAZARD_DETECTION
# -- Compiling architecture TEST of TB_HAZARD_DETECTION
# -- Loading entity HAZARD_DETECTION
# End time: 18:42:45 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:45 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/02-decode_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Loading package NUMERIC_STD
# -- Compiling entity decode_unit
# -- Compiling architecture structural of decode_unit
# -- Loading entity LS_FORWARDING
# -- Loading entity MUX41_GENERIC
# -- Loading entity MUX2TO1BRANCH
# -- Loading entity SIGN_EXTENTION_16BIT
# -- Loading entity SIGN_EXTENTION_26BIT
# -- Loading entity MUX21_GENERIC
# -- Loading entity COMPARATORDU
# -- Loading entity ADDRESSCOMPARATOR
# -- Loading entity wrf
# -- Loading entity wrf_fsm
# -- Loading entity register_generic
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity HAZARD_DETECTION
# End time: 18:42:46 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:46 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/02-tb_decode_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity tb_decode_unit
# -- Compiling architecture behavioural of tb_decode_unit
# -- Loading package NUMERIC_STD
# -- Loading entity decode_unit
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "imm_mux_control" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "alu_branch_out" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "rd_out_exe" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "rd_out_mem" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "rd_out_wb" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "alu_out_exe" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "alu_out_mem" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "alu_out_wb" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "ramr" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1130) Port "wr31_enable" of entity "decode_unit" is not in the component being instantiated.
# ** Warning: ./02-decode_unit/02-tb_decode_unit.vhd(98): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:42:46 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:46 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./02-decode_unit/loadstoreforwarding.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity LS_FORWARDING
# -- Compiling architecture BEHAVIOURAL of LS_FORWARDING
# End time: 18:42:46 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:46 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./01-fetch_unit/01-fetch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity fetch_unit
# -- Compiling architecture behavioural of fetch_unit
# -- Loading entity PC
# -- Loading entity MUX51_GENERIC
# -- Loading entity register_generic
# End time: 18:42:46 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:46 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./01-fetch_unit/01-tb_fetch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Compiling entity tb_fetch_unit
# -- Compiling architecture behavioural of tb_fetch_unit
# -- Loading package NUMERIC_STD
# -- Loading entity fetch_unit
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1130) Port "comparator_out_to_mux" of entity "fetch_unit" is not in the component being instantiated.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1130) Port "RF_ONE_OUT_IF" of entity "fetch_unit" is not in the component being instantiated.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1130) Port "NPC_OUT_ID" of entity "fetch_unit" is not in the component being instantiated.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1130) Port "NPC_branch_jump" of entity "fetch_unit" is not in the component being instantiated.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1130) Port "alu_branch_input" of entity "fetch_unit" is not in the component being instantiated.
# ** Warning: ./01-fetch_unit/01-tb_fetch_unit.vhd(47): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:42:46 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:46 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./00-Datapath/00-tb_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity tb_datapath
# -- Compiling architecture behavioural of tb_datapath
# -- Loading entity datapath
# ** Warning: ./00-Datapath/00-tb_datapath.vhd(159): (vcom-1270) Bad default binding for component instance "U1 : datapath".
#  (Component port "jal_mux_control" is not on the entity.)
# ** Warning: ./00-Datapath/00-tb_datapath.vhd(159): (vcom-1250) Using the default binding for this component instantiation will result in an elaboration error.
# End time: 18:42:46 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:47 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./00-Datapath/00-datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# -- Loading package NUMERIC_STD
# -- Loading entity fetch_unit
# -- Loading entity decode_unit
# -- Loading entity execution_unit
# -- Loading entity memory_unit
# -- Loading entity write_back_unit
# End time: 18:42:47 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:47 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./dlx_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity DLX
# -- Compiling architecture structural of DLX
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading entity IRAM
# -- Loading entity DRAM
# -- Loading package NUMERIC_STD
# -- Loading entity DRAMWRF
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity CU_HARDWIRED
# -- Loading entity datapath
# End time: 18:42:47 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:47 on Oct 26,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./tb_dlx_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity tb_dlx_top
# -- Compiling architecture behavioural of tb_dlx_top
# -- Loading entity DLX
# End time: 18:42:47 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_dlx_top
# vsim work.tb_dlx_top 
# Start time: 18:44:28 on Oct 26,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13) Recompile work.logic_t2(structural) because work.ivx has changed.
# ** Warning: (vopt-13) Recompile work.memory_unit(structural) because work.mux21_generic has changed.
# ** Warning: (vopt-13) Recompile work.write_back_unit(structural) because work.mux21_generic has changed.
# ** Warning: (vopt-13) Recompile work.mux21(structural) because work.ivx, work.nand2 have changed.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.globals
# Loading work.mytypes
# Loading work.tb_dlx_top(behavioural)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dlx(structural)#1
# Loading work.datapath(structural)#1
# Loading work.register_generic(structural)#1
# Loading work.decode_unit(structural)#1
# Loading work.mux2to1branch(behavioural)#1
# Loading work.mux21_generic(structural)#1
# Loading work.wrf(structural)#1
# Loading work.physical_register_file(structural)#1
# Loading work.register_generic_wrf(structural)#1
# Loading work.alu(behaviour)#1
# Loading ieee.math_real(body)
# Loading work.p4_adder(structural)#1
# Loading work.g(behavioral)#1
# Loading work.pg(behavioral)#1
# Loading work.buf(behavioral)#1
# Loading work.csblock(structural)#1
# Loading work.booth_mul(arch)#1
# Loading work.rca_booth(behavioral)#1
# Loading work.logic_t2(structural)#1
simulate_dlx bnez.asm
# couldn't execute "../assembly/assembler/conv2memory": permission denied
simulate_dlx bnez.asm
# End time: 18:46:44 on Oct 26,2022, Elapsed time: 0:02:16
# Errors: 1, Warnings: 4
# vsim tb_dlx_top 
# Start time: 18:46:44 on Oct 26,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.globals
# Loading work.mytypes
# Loading work.tb_dlx_top(behavioural)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dlx(structural)#1
# Loading work.datapath(structural)#1
# Loading work.register_generic(structural)#1
# Loading work.decode_unit(structural)#1
# Loading work.mux2to1branch(behavioural)#1
# Loading work.mux21_generic(structural)#1
# Loading work.wrf(structural)#1
# Loading work.physical_register_file(structural)#1
# Loading work.register_generic_wrf(structural)#1
# Loading work.alu(behaviour)#1
# Loading ieee.math_real(body)
# Loading work.p4_adder(structural)#1
# Loading work.g(behavioral)#1
# Loading work.pg(behavioral)#1
# Loading work.buf(behavioral)#1
# Loading work.csblock(structural)#1
# Loading work.booth_mul(arch)#1
# Loading work.rca_booth(behavioral)#1
# Loading work.logic_t2(structural)#1
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(0)/special_case/first_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(0)/special_case/first_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(0)/special_case/first_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/HAZARD/RDSEL
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/sel_spill
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/sel
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/dec
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/dec
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/dec
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/FETCH
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7 ns  Iteration: 9  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7 ns  Iteration: 10  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 17 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 31 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 31 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 31 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 45 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 59 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 59 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 59 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 73 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 73 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 73 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 87 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 87 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 87 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
vsim work.tb_dlx_top
# End time: 19:44:39 on Oct 26,2022, Elapsed time: 0:57:55
# Errors: 1, Warnings: 101
# vsim work.tb_dlx_top 
# Start time: 19:44:39 on Oct 26,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.globals
# Loading work.mytypes
# Loading work.tb_dlx_top(behavioural)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dlx(structural)#1
# Loading work.datapath(structural)#1
# Loading work.register_generic(structural)#1
# Loading work.decode_unit(structural)#1
# Loading work.mux2to1branch(behavioural)#1
# Loading work.mux21_generic(structural)#1
# Loading work.wrf(structural)#1
# Loading work.physical_register_file(structural)#1
# Loading work.register_generic_wrf(structural)#1
# Loading work.alu(behaviour)#1
# Loading ieee.math_real(body)
# Loading work.p4_adder(structural)#1
# Loading work.g(behavioral)#1
# Loading work.pg(behavioral)#1
# Loading work.buf(behavioral)#1
# Loading work.csblock(structural)#1
# Loading work.booth_mul(arch)#1
# Loading work.rca_booth(behavioral)#1
# Loading work.logic_t2(structural)#1
add wave -position insertpoint sim:/tb_dlx_top/*
add wave -position insertpoint sim:/tb_dlx_top/U1/DATAPATH_I/DECODE/*
add wave -position insertpoint sim:/tb_dlx_top/U1/DATAPATH_I/DECODE/LSFORWARDING/*
add wave -position insertpoint sim:/tb_dlx_top/U1/DATAPATH_I/DECODE/HAZARD/*
run 200 ns
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(0)/special_case/first_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(0)/special_case/first_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(0)/special_case/first_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/HAZARD/RDSEL
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/sel_spill
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/sel
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/dec
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/dec
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/dec
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/FETCH
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7 ns  Iteration: 9  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7 ns  Iteration: 10  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 17 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 31 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 31 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 31 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 45 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 59 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 59 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 59 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 73 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 73 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 73 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 87 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 87 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 87 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 101 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 101 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 101 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 129 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 129 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 129 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 143 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 143 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 143 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 157 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 157 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 157 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 171 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 171 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 171 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 185 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 185 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 185 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 199 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 199 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 199 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
vcom -reportprogress 300 -work work /home/ms22.21/Desktop/dlx_fixed/dlx/Control_Unit/CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:58:50 on Oct 26,2022
# vcom -reportprogress 300 -work work /home/ms22.21/Desktop/dlx_fixed/dlx/Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# End time: 19:58:51 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_dlx_top
# End time: 19:58:59 on Oct 26,2022, Elapsed time: 0:14:20
# Errors: 1, Warnings: 125
# vsim work.tb_dlx_top 
# Start time: 19:58:59 on Oct 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.dlx(structural) because work.cu_hardwired has changed.
# ** Warning: (vopt-13) Recompile work.logic_t2(structural) because work.ivx has changed.
# ** Warning: (vopt-13) Recompile work.memory_unit(structural) because work.mux21_generic has changed.
# ** Warning: (vopt-13) Recompile work.write_back_unit(structural) because work.mux21_generic has changed.
# ** Warning: (vopt-13) Recompile work.mux21(structural) because work.ivx, work.nand2 have changed.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.globals
# Loading work.mytypes
# Loading work.tb_dlx_top(behavioural)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dlx(structural)#1
# Loading work.datapath(structural)#1
# Loading work.register_generic(structural)#1
# Loading work.decode_unit(structural)#1
# Loading work.mux2to1branch(behavioural)#1
# Loading work.mux21_generic(structural)#1
# Loading work.wrf(structural)#1
# Loading work.physical_register_file(structural)#1
# Loading work.register_generic_wrf(structural)#1
# Loading work.alu(behaviour)#1
# Loading ieee.math_real(body)
# Loading work.p4_adder(structural)#1
# Loading work.g(behavioral)#1
# Loading work.pg(behavioral)#1
# Loading work.buf(behavioral)#1
# Loading work.csblock(structural)#1
# Loading work.booth_mul(arch)#1
# Loading work.rca_booth(behavioral)#1
# Loading work.logic_t2(structural)#1
add wave -position insertpoint sim:/tb_dlx_top/*
run 200 ns
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(0)/special_case/first_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(0)/special_case/first_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(0)/special_case/first_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/HAZARD/RDSEL
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/sel_spill
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/sel
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/dec
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/dec
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/phy/ENCODER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/DECODE/RF/dec
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx_top/U1/DATAPATH_I/FETCH
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(7)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(6)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(5)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(4)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(3)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(2)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/mul/adding(1)/condition/other_rca
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7 ns  Iteration: 9  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7 ns  Iteration: 10  Instance: /tb_dlx_top/U1/DATAPATH_I/EXECUTE/ALU_comp/comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 17 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 31 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 31 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 31 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 45 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 59 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 59 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 59 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 73 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 73 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 73 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 87 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 87 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 87 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 101 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 101 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 101 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 129 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 129 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 129 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 143 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 143 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 143 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 157 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 157 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 157 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 171 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 171 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 171 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 185 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 185 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 185 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 199 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 199 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 199 ns  Iteration: 5  Instance: /tb_dlx_top/U1/CONTROL_I
# End time: 20:00:20 on Oct 26,2022, Elapsed time: 0:01:21
# Errors: 1, Warnings: 130
