#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001de7c0e5140 .scope module, "mac_topmodule" "mac_topmodule" 2 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "go";
    .port_info 5 /OUTPUT 12 "out";
    .port_info 6 /OUTPUT 1 "done";
o000001de7c0ec3f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001de7c13a6f0_0 .net "A", 3 0, o000001de7c0ec3f8;  0 drivers
o000001de7c0ec428 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001de7c13a1f0_0 .net "B", 3 0, o000001de7c0ec428;  0 drivers
o000001de7c0ebfd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001de7c13aa10_0 .net "clk", 0 0, o000001de7c0ebfd8;  0 drivers
v000001de7c13aab0_0 .net "cmp", 0 0, v000001de7c13a650_0;  1 drivers
v000001de7c13a3d0_0 .net "count_enable", 0 0, v000001de7c0e5510_0;  1 drivers
v000001de7c13a470_0 .net "done", 0 0, v000001de7c139c50_0;  1 drivers
o000001de7c0ec068 .functor BUFZ 1, C4<z>; HiZ drive
v000001de7c13a5b0_0 .net "go", 0 0, o000001de7c0ec068;  0 drivers
v000001de7c13b8e0_0 .net "load_a", 0 0, v000001de7c0d4520_0;  1 drivers
v000001de7c13c380_0 .net "load_acc", 0 0, v000001de7c0d45c0_0;  1 drivers
v000001de7c13ca60_0 .net "load_b", 0 0, v000001de7c0dc120_0;  1 drivers
v000001de7c13b700_0 .net "load_m", 0 0, v000001de7c0dc1c0_0;  1 drivers
v000001de7c13c2e0_0 .net "load_out", 0 0, v000001de7c0dc260_0;  1 drivers
v000001de7c13c600_0 .net "out", 11 0, v000001de7c139f70_0;  1 drivers
o000001de7c0ec1e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001de7c13c060_0 .net "rst", 0 0, o000001de7c0ec1e8;  0 drivers
S_000001de7c0e52d0 .scope module, "controlpath_inst1" "mac_controlpath" 2 47, 3 9 0, S_000001de7c0e5140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "go";
    .port_info 3 /INPUT 1 "cmp";
    .port_info 4 /OUTPUT 1 "load_a";
    .port_info 5 /OUTPUT 1 "load_b";
    .port_info 6 /OUTPUT 1 "load_m";
    .port_info 7 /OUTPUT 1 "load_acc";
    .port_info 8 /OUTPUT 1 "load_out";
    .port_info 9 /OUTPUT 1 "count_enable";
P_000001de7c0dbf50 .param/l "S0" 0 3 23, C4<000>;
P_000001de7c0dbf88 .param/l "S1" 0 3 24, C4<001>;
P_000001de7c0dbfc0 .param/l "S2" 0 3 25, C4<010>;
P_000001de7c0dbff8 .param/l "S3" 0 3 26, C4<011>;
P_000001de7c0dc030 .param/l "S4" 0 3 27, C4<100>;
P_000001de7c0dc068 .param/l "S5" 0 3 28, C4<101>;
P_000001de7c0dc0a0 .param/l "S6" 0 3 29, C4<110>;
P_000001de7c0dc0d8 .param/l "S7" 0 3 30, C4<111>;
v000001de7c0caff0_0 .net "clk", 0 0, o000001de7c0ebfd8;  alias, 0 drivers
v000001de7c086eb0_0 .net "cmp", 0 0, v000001de7c13a650_0;  alias, 1 drivers
v000001de7c0e5510_0 .var "count_enable", 0 0;
v000001de7c086a10_0 .net "go", 0 0, o000001de7c0ec068;  alias, 0 drivers
v000001de7c0d4520_0 .var "load_a", 0 0;
v000001de7c0d45c0_0 .var "load_acc", 0 0;
v000001de7c0dc120_0 .var "load_b", 0 0;
v000001de7c0dc1c0_0 .var "load_m", 0 0;
v000001de7c0dc260_0 .var "load_out", 0 0;
v000001de7c0dc300_0 .var "next_state", 2 0;
v000001de7c139890_0 .var "present_state", 2 0;
v000001de7c139930_0 .net "rst", 0 0, o000001de7c0ec1e8;  alias, 0 drivers
E_000001de7c0c9a20 .event anyedge, v000001de7c139890_0, v000001de7c086a10_0;
E_000001de7c0c9d20 .event posedge, v000001de7c0caff0_0, v000001de7c139930_0;
S_000001de7c1399d0 .scope module, "datapath_inst1" "mac_datapath" 2 31, 4 10 0, S_000001de7c0e5140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "load_a";
    .port_info 5 /INPUT 1 "load_b";
    .port_info 6 /INPUT 1 "load_m";
    .port_info 7 /INPUT 1 "load_acc";
    .port_info 8 /INPUT 1 "load_out";
    .port_info 9 /INPUT 1 "count_enable";
    .port_info 10 /OUTPUT 12 "out";
    .port_info 11 /OUTPUT 1 "cmp";
    .port_info 12 /OUTPUT 1 "done";
v000001de7c139e30_0 .net "A", 3 0, o000001de7c0ec3f8;  alias, 0 drivers
v000001de7c13a510_0 .net "B", 3 0, o000001de7c0ec428;  alias, 0 drivers
v000001de7c13a790_0 .var "Racc", 11 0;
v000001de7c13a8d0_0 .net "clk", 0 0, o000001de7c0ebfd8;  alias, 0 drivers
v000001de7c13a650_0 .var "cmp", 0 0;
v000001de7c13a010_0 .net "count_enable", 0 0, v000001de7c0e5510_0;  alias, 1 drivers
v000001de7c139d90_0 .var "count_out", 3 0;
v000001de7c139c50_0 .var "done", 0 0;
v000001de7c13a330_0 .net "load_a", 0 0, v000001de7c0d4520_0;  alias, 1 drivers
v000001de7c13a290_0 .net "load_acc", 0 0, v000001de7c0d45c0_0;  alias, 1 drivers
v000001de7c13a830_0 .net "load_b", 0 0, v000001de7c0dc120_0;  alias, 1 drivers
v000001de7c13a970_0 .net "load_m", 0 0, v000001de7c0dc1c0_0;  alias, 1 drivers
v000001de7c139ed0_0 .net "load_out", 0 0, v000001de7c0dc260_0;  alias, 1 drivers
v000001de7c139f70_0 .var "out", 11 0;
v000001de7c13a150_0 .var "reset_flag", 0 0;
v000001de7c139cf0_0 .net "rst", 0 0, o000001de7c0ec1e8;  alias, 0 drivers
v000001de7c13a0b0_0 .var "temp_min", 7 0;
v000001de7c139bb0_0 .var "temp_mout", 7 0;
E_000001de7c0c9b60 .event posedge, v000001de7c0caff0_0;
    .scope S_000001de7c1399d0;
T_0 ;
    %wait E_000001de7c0c9d20;
    %load/vec4 v000001de7c139cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de7c13a150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de7c13a150_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001de7c1399d0;
T_1 ;
    %wait E_000001de7c0c9b60;
    %load/vec4 v000001de7c13a150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001de7c13a790_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de7c139c50_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001de7c139f70_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001de7c139d90_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001de7c139ed0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001de7c13a790_0;
    %store/vec4 v000001de7c139f70_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de7c139c50_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001de7c13a330_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001de7c13a830_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001de7c139e30_0;
    %pad/u 8;
    %load/vec4 v000001de7c13a510_0;
    %pad/u 8;
    %mul;
    %store/vec4 v000001de7c13a0b0_0, 0, 8;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001de7c13a970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v000001de7c13a0b0_0;
    %store/vec4 v000001de7c139bb0_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001de7c13a290_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000001de7c13a790_0;
    %load/vec4 v000001de7c139bb0_0;
    %pad/u 12;
    %add;
    %store/vec4 v000001de7c13a790_0, 0, 12;
T_1.8 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001de7c1399d0;
T_2 ;
    %wait E_000001de7c0c9b60;
    %load/vec4 v000001de7c13a010_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001de7c139d90_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001de7c139d90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001de7c139d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de7c13a650_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001de7c139d90_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de7c13a650_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001de7c0e52d0;
T_3 ;
    %wait E_000001de7c0c9d20;
    %load/vec4 v000001de7c139930_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001de7c139890_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001de7c0dc300_0;
    %assign/vec4 v000001de7c139890_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001de7c0e52d0;
T_4 ;
    %wait E_000001de7c0c9a20;
    %load/vec4 v000001de7c086a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001de7c139890_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001de7c0dc300_0, 0, 3;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001de7c139890_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001de7c0dc300_0, 0, 3;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de7c0d4520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de7c0dc120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de7c0dc1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de7c0d45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de7c0dc260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de7c0e5510_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001de7c0dc300_0, 0, 3;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de7c0e5510_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001de7c0dc300_0, 0, 3;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de7c0d4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de7c0dc120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de7c0dc1c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001de7c0dc300_0, 0, 3;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001de7c0dc300_0, 0, 3;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de7c0d45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de7c0dc1c0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001de7c0dc300_0, 0, 3;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v000001de7c086eb0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v000001de7c0dc300_0, 0, 3;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de7c0dc260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001de7c0dc300_0, 0, 3;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "mac_topmodule.v";
    "./mac_controlpath.v";
    "./mac_datapath.v";
