# vsim -c -do "run.do" work.soc_or1k_testbench 
# Start time: 01:31:34 on Feb 17,2021
# Loading sv_std.std
# Loading work.optimsoc_functions
# Loading work.optimsoc_config
# Loading work.opensocdebug
# Loading work.dii_package
# Loading work.soc_or1k_testbench_sv_unit
# Loading work.soc_or1k_testbench
# Loading work.or1k_tile_sv_unit
# Loading work.or1k_tile
# Loading work.wb_bus_b3
# Loading work.wb_mux
# Loading work.arb_rr
# Loading work.wb_decode
# Loading work.networkadapter_ct_sv_unit
# Loading work.networkadapter_ct
# Loading work.networkadapter_conf_sv_unit
# Loading work.networkadapter_conf
# Loading work.mpi_wb
# Loading work.mpi_buffer
# Loading work.noc_mux
# Loading work.noc_buffer
# Loading work.noc_demux
# Loading work.mpi_buffer_endpoint
# Loading work.mpsoc_dma_wb_top
# Loading work.mpsoc_dma_wb_interface
# Loading work.mpsoc_dma_request_table
# Loading work.mpsoc_dma_wb_initiator
# Loading work.mpsoc_dma_wb_initiator_req
# Loading work.mpsoc_dma_initiator_nocreq
# Loading work.mpsoc_dma_wb_initiator_nocres
# Loading work.mpsoc_dma_packet_buffer
# Loading work.mpsoc_dma_wb_target
# Loading work.or1k_module_sv_unit
# Loading work.or1k_module
# Loading work.or1k_core
# Loading work.or1k_cpu
# Loading work.mam_wb_adapter_sv_unit
# Loading work.mam_wb_adapter
# Loading work.wb_sram_sp_sv_unit
# Loading work.wb_sram_sp
# Loading work.wb2sram_sv_unit
# Loading work.wb2sram
# Loading work.sram_sp_sv_unit
# Loading work.sram_sp
# Loading work.or1k_cpu_cappuccino
# Loading work.or1k_fetch_cappuccino
# Loading work.or1k_decode
# Loading work.or1k_decode_execute_cappuccino
# Loading work.or1k_branch_prediction
# Loading work.or1k_execute_alu
# Loading work.or1k_lsu_cappuccino
# Loading work.or1k_wb_mux_cappuccino
# Loading work.or1k_rf_cappuccino
# Loading work.or1k_simple_dpram_sclk
# Loading work.or1k_execute_ctrl_cappuccino
# Loading work.or1k_ctrl_cappuccino
# Loading work.or1k_cfgrs
# Loading work.or1k_bus_if_wb32
# Loading work.sram_sp_impl_plain_sv_unit
# Loading work.sram_sp_impl_plain
# Loading work.or1k_icache
# Loading work.or1k_immu
# Loading work.or1k_branch_predictor_simple
# Loading work.or1k_store_buffer
# Loading work.or1k_dmmu
# Loading work.or1k_pic
# Loading work.or1k_ticktimer
# Loading work.or1k_cache_lru
# Loading work.or1k_true_dpram_sclk
# do run.do
# ** Warning: (vsim-7) Failed to open readmem file "ct.vmem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../../../../rtl/verilog/soc/spram/sram_sp_impl_plain.sv(129)
#    Time: 0 ps  Iteration: 0  Instance: /soc_or1k_testbench/u_compute_tile/gen_sram/u_ram/sp_ram/gen_sram_sp_impl/u_impl
# End time: 01:31:34 on Feb 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
