cell_name:  mac/U6060
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U925
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U7036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U36
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U11
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U27
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U74
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U83
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U60
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U76
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U72
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U28
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U24
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U33
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U19
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U866
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U30
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U17
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U32
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U97
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U31
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1866
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U94
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U9
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U86
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U88
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U67
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4925
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U58
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U55
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U41
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U26
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U38
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U70
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U99
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U16
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U84
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U71
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U23
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U34
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U53
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U91
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U59
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U52
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U80
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U7018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U39
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U54
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U40
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U10
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U93
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U13
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U82
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U63
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U87
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U22
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U29
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U75
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U50
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U85
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U56
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U95
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U7030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U89
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U47
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U35
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1000
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U51
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U49
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U65
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U78
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U5003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U3086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U4756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U2922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U6070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.52 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.18
d[25] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U2
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.54 f            0.68         0.13

1
cell_name:  mac/U3
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[31] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.52 r            0.68         0.16
d[25] (out)                         0.48 f            0.68         0.19

1
cell_name:  mac/U4
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.52 r            0.68         0.16
d[24] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U5
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.50 r            0.68         0.17
d[25] (out)                         0.46 r            0.68         0.21

1
cell_name:  mac/U6
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U7
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.59 f            0.68         0.09
d[23] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.53 f            0.68         0.14
d[22] (out)                         0.49 f            0.68         0.18

1
cell_name:  mac/U8
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.59 f            0.68         0.09
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.49 f            0.68         0.18

1
cell_name:  mac/U12
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.55 f            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[26] (out)                         0.48 r            0.68         0.20
d[25] (out)                         0.44 r            0.68         0.23

1
cell_name:  mac/U14
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[24] (out)                         0.48 f            0.68         0.20

1
cell_name:  mac/U15
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.48 f            0.68         0.20

1
cell_name:  mac/U18
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[20] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[18] (out)                         0.52 f            0.68         0.16
d[17] (out)                         0.47 f            0.68         0.21
d[16] (out)                         0.42 r            0.68         0.25
d[15] (out)                         0.41 f            0.68         0.27

1
cell_name:  mac/U20
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U21
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[22] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.47 r            0.68         0.21

1
cell_name:  mac/U25
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.13
d[24] (out)                         0.48 f            0.68         0.19
d[23] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U37
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.51 r            0.68         0.16
d[25] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U43
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.59 f            0.68         0.09
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14

1
cell_name:  mac/U44
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U45
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[20] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[18] (out)                         0.52 f            0.68         0.16
d[17] (out)                         0.47 f            0.68         0.21
d[16] (out)                         0.42 r            0.68         0.25
d[15] (out)                         0.41 f            0.68         0.27

1
cell_name:  mac/U48
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U57
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U61
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U62
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.51 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.18
d[17] (out)                         0.44 r            0.68         0.24
d[16] (out)                         0.42 r            0.68         0.26
d[15] (out)                         0.40 f            0.68         0.28
d[14] (out)                         0.39 r            0.68         0.28

1
cell_name:  mac/U64
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18
d[19] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U66
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.57 f            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.54 r            0.68         0.13
d[18] (out)                         0.47 r            0.68         0.21

1
cell_name:  mac/U68
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mac/U134/B1 (AOI21_X1)              0.07 f        infinity     infinity

1
cell_name:  mac/U69
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.53 r            0.68         0.15
d[21] (out)                         0.52 r            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.16
d[20] (out)                         0.46 f            0.68         0.22
d[20] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U73
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U77
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U79
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.53 r            0.68         0.15
d[21] (out)                         0.51 r            0.68         0.16
d[20] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U81
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.48 f            0.68         0.20

1
cell_name:  mac/U90
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.54 f            0.68         0.13
d[26] (out)                         0.50 r            0.68         0.17
d[25] (out)                         0.47 r            0.68         0.21

1
cell_name:  mac/U92
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U96
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U98
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10

1
cell_name:  mac/U100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.54 f            0.68         0.13

1
cell_name:  mac/U101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.10
d[19] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.51 f            0.68         0.16
d[28] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.51 f            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[30] (out)                         0.51 f            0.68         0.16
d[22] (out)                         0.50 f            0.68         0.17
d[27] (out)                         0.49 f            0.68         0.18
d[18] (out)                         0.49 r            0.68         0.18
d[23] (out)                         0.49 f            0.68         0.19
d[21] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.49 f            0.68         0.19
d[17] (out)                         0.43 f            0.68         0.25
d[16] (out)                         0.38 r            0.68         0.29
d[14] (out)                         0.38 f            0.68         0.30
d[15] (out)                         0.37 r            0.68         0.30
d[13] (out)                         0.34 r            0.68         0.34

1
cell_name:  mac/U102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[22] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.13
d[20] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.46 r            0.68         0.21

1
cell_name:  mac/U104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.12
d[24] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.53 r            0.68         0.15
d[24] (out)                         0.51 f            0.68         0.16
d[22] (out)                         0.47 f            0.68         0.20
d[21] (out)                         0.46 f            0.68         0.22

1
cell_name:  mac/U107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.53 r            0.68         0.15
d[21] (out)                         0.52 r            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.16
d[20] (out)                         0.46 f            0.68         0.22
d[20] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.53 r            0.68         0.15
d[21] (out)                         0.51 r            0.68         0.16
d[20] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[26] (out)                         0.51 f            0.68         0.16
d[25] (out)                         0.48 f            0.68         0.19

1
cell_name:  mac/U122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.51 r            0.68         0.17

1
cell_name:  mac/U124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.59 f            0.68         0.09

1
cell_name:  mac/U126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.10

1
cell_name:  mac/U129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.58 r            0.68         0.10

1
cell_name:  mac/U130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.53 f            0.68         0.14

1
cell_name:  mac/U131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.52 f            0.68         0.15
d[27] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.50 r            0.68         0.17
d[20] (out)                         0.50 f            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.48 r            0.68         0.19
d[18] (out)                         0.41 r            0.68         0.27

1
cell_name:  mac/U135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[20] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[19] (out)                         0.57 r            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[18] (out)                         0.50 r            0.68         0.18
d[17] (out)                         0.45 r            0.68         0.23

1
cell_name:  mac/U138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.59 r            0.68         0.08
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[20] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 f            0.68         0.09
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.53 f            0.68         0.14
d[26] (out)                         0.53 f            0.68         0.14
d[31] (out)                         0.53 r            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.52 f            0.68         0.15
d[23] (out)                         0.48 f            0.68         0.19
d[24] (out)                         0.47 r            0.68         0.21

1
cell_name:  mac/U146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.54 f            0.68         0.13

1
cell_name:  mac/U154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.51 f            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[30] (out)                         0.51 r            0.68         0.17
d[28] (out)                         0.50 f            0.68         0.17
d[28] (out)                         0.44 f            0.68         0.23

1
cell_name:  mac/U155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[19] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[21] (out)                         0.55 f            0.68         0.12
d[18] (out)                         0.51 f            0.68         0.16
d[17] (out)                         0.46 f            0.68         0.22
d[16] (out)                         0.43 f            0.68         0.25

1
cell_name:  mac/U157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[20] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.12
d[19] (out)                         0.56 r            0.68         0.12
d[22] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.54 r            0.68         0.14
d[18] (out)                         0.48 r            0.68         0.19
d[17] (out)                         0.43 r            0.68         0.24

1
cell_name:  mac/U159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.10
d[31] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.53 r            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.52 f            0.68         0.16
d[25] (out)                         0.50 r            0.68         0.18
d[26] (out)                         0.48 r            0.68         0.20
d[25] (out)                         0.44 r            0.68         0.23

1
cell_name:  mac/U164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11

1
cell_name:  mac/U165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.58 r            0.68         0.10

1
cell_name:  mac/U166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.08
d[19] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[21] (out)                         0.50 r            0.68         0.17
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.41 r            0.68         0.26
d[15] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.55 r            0.68         0.13
d[19] (out)                         0.53 f            0.68         0.14
d[31] (out)                         0.50 f            0.68         0.17
d[25] (out)                         0.48 f            0.68         0.19
d[28] (out)                         0.48 r            0.68         0.20
d[26] (out)                         0.48 f            0.68         0.20
d[29] (out)                         0.48 r            0.68         0.20
d[30] (out)                         0.48 f            0.68         0.20
d[22] (out)                         0.48 r            0.68         0.20
d[18] (out)                         0.47 f            0.68         0.20
d[21] (out)                         0.46 r            0.68         0.21
d[27] (out)                         0.46 f            0.68         0.22
d[23] (out)                         0.45 f            0.68         0.22
d[24] (out)                         0.45 f            0.68         0.22
d[17] (out)                         0.40 r            0.68         0.27
d[14] (out)                         0.36 r            0.68         0.32
d[15] (out)                         0.36 f            0.68         0.32
d[16] (out)                         0.35 f            0.68         0.32

1
cell_name:  mac/U168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.60 f            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[17] (out)                         0.45 r            0.68         0.23
d[16] (out)                         0.43 f            0.68         0.24

1
cell_name:  mac/U170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.57 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.52 f            0.68         0.16
d[24] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[31] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.54 r            0.68         0.13
d[22] (out)                         0.54 r            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[21] (out)                         0.52 r            0.68         0.15

1
cell_name:  mac/U173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.16
d[24] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.60 f            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[17] (out)                         0.45 r            0.68         0.23
d[16] (out)                         0.43 f            0.68         0.24

1
cell_name:  mac/U176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[18] (out)                         0.52 f            0.68         0.16
d[17] (out)                         0.47 f            0.68         0.21
d[16] (out)                         0.43 f            0.68         0.24

1
cell_name:  mac/U180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.51 r            0.68         0.17
d[24] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.49 f            0.68         0.19
d[30] (out)                         0.45 f            0.68         0.23

1
cell_name:  mac/U184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.10
d[19] (out)                         0.56 r            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.12
d[19] (out)                         0.54 r            0.68         0.13
d[31] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.51 f            0.68         0.16
d[28] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.51 f            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[30] (out)                         0.51 f            0.68         0.16
d[31] (out)                         0.51 r            0.68         0.17
d[22] (out)                         0.50 f            0.68         0.17
d[25] (out)                         0.49 f            0.68         0.18
d[28] (out)                         0.49 r            0.68         0.18
d[26] (out)                         0.49 f            0.68         0.18
d[27] (out)                         0.49 f            0.68         0.18
d[18] (out)                         0.49 r            0.68         0.18
d[29] (out)                         0.49 r            0.68         0.18
d[30] (out)                         0.49 f            0.68         0.18
d[23] (out)                         0.49 f            0.68         0.19
d[21] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.49 f            0.68         0.19
d[22] (out)                         0.48 f            0.68         0.19
d[27] (out)                         0.47 f            0.68         0.20
d[18] (out)                         0.47 r            0.68         0.20
d[23] (out)                         0.47 f            0.68         0.21
d[21] (out)                         0.47 f            0.68         0.21
d[24] (out)                         0.47 f            0.68         0.21
d[17] (out)                         0.43 f            0.68         0.25
d[17] (out)                         0.41 f            0.68         0.27
d[16] (out)                         0.38 r            0.68         0.29
d[14] (out)                         0.38 f            0.68         0.30
d[15] (out)                         0.37 r            0.68         0.30
d[16] (out)                         0.36 r            0.68         0.31
d[14] (out)                         0.36 f            0.68         0.32
d[15] (out)                         0.35 r            0.68         0.32
d[13] (out)                         0.34 r            0.68         0.34
d[13] (out)                         0.32 r            0.68         0.36

1
cell_name:  mac/U185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 r            0.68         0.09
d[20] (out)                         0.58 f            0.68         0.09
d[19] (out)                         0.57 f            0.68         0.10
d[19] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.55 f            0.68         0.13
d[31] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[22] (out)                         0.51 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.18
d[17] (out)                         0.44 r            0.68         0.23
d[17] (out)                         0.44 r            0.68         0.24

1
cell_name:  mac/U186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 r            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 f            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.13
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.53 f            0.68         0.15
d[21] (out)                         0.51 f            0.68         0.16
d[20] (out)                         0.51 f            0.68         0.16
d[19] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.47 r            0.68         0.20
d[18] (out)                         0.43 f            0.68         0.25

1
cell_name:  mac/U187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[24] (out)                         0.51 r            0.68         0.16
d[31] (out)                         0.50 f            0.68         0.17
d[28] (out)                         0.50 f            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.18
d[26] (out)                         0.50 r            0.68         0.18
d[29] (out)                         0.50 r            0.68         0.18
d[25] (out)                         0.49 f            0.68         0.18
d[27] (out)                         0.48 r            0.68         0.19
d[24] (out)                         0.42 r            0.68         0.26

1
cell_name:  mac/U188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.31 f            0.68         0.37

1
cell_name:  mac/U190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.57 f            0.68         0.10
d[19] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.54 r            0.68         0.14
d[31] (out)                         0.52 r            0.68         0.15
d[25] (out)                         0.51 f            0.68         0.17
d[28] (out)                         0.51 r            0.68         0.17
d[26] (out)                         0.51 f            0.68         0.17
d[29] (out)                         0.51 r            0.68         0.17
d[30] (out)                         0.51 f            0.68         0.17
d[31] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.50 f            0.68         0.18
d[25] (out)                         0.49 f            0.68         0.19
d[28] (out)                         0.49 r            0.68         0.19
d[26] (out)                         0.49 f            0.68         0.19
d[27] (out)                         0.49 f            0.68         0.19
d[18] (out)                         0.49 r            0.68         0.19
d[29] (out)                         0.49 r            0.68         0.19
d[30] (out)                         0.49 f            0.68         0.19
d[23] (out)                         0.48 f            0.68         0.19
d[21] (out)                         0.48 f            0.68         0.19
d[24] (out)                         0.48 f            0.68         0.19
d[22] (out)                         0.48 f            0.68         0.20
d[27] (out)                         0.47 f            0.68         0.21
d[18] (out)                         0.47 r            0.68         0.21
d[23] (out)                         0.46 f            0.68         0.21
d[21] (out)                         0.46 f            0.68         0.21
d[24] (out)                         0.46 f            0.68         0.21
d[17] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.40 f            0.68         0.27
d[16] (out)                         0.38 r            0.68         0.30
d[14] (out)                         0.37 f            0.68         0.30
d[15] (out)                         0.37 r            0.68         0.31
d[16] (out)                         0.36 r            0.68         0.32
d[14] (out)                         0.35 f            0.68         0.32
d[15] (out)                         0.35 r            0.68         0.33
d[13] (out)                         0.34 r            0.68         0.34
d[13] (out)                         0.32 r            0.68         0.36

1
cell_name:  mac/U192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 r            0.68         0.08
d[20] (out)                         0.59 f            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[19] (out)                         0.57 f            0.68         0.10
d[31] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.52 f            0.68         0.16
d[22] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.17
d[17] (out)                         0.45 r            0.68         0.23
d[17] (out)                         0.44 r            0.68         0.23

1
cell_name:  mac/U193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[20] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[19] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 f            0.68         0.12
d[18] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.08
d[20] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.57 f            0.68         0.10
d[19] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.55 f            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.13
d[31] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.53 f            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.16
d[22] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[21] (out)                         0.50 r            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.17
d[17] (out)                         0.44 r            0.68         0.23
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.41 r            0.68         0.26
d[15] (out)                         0.40 f            0.68         0.27
d[15] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09

1
cell_name:  mac/U199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[19] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.55 f            0.68         0.13
d[31] (out)                         0.54 f            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.13
d[26] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.54 f            0.68         0.14
d[19] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.16
d[24] (out)                         0.52 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[21] (out)                         0.50 r            0.68         0.17
d[17] (out)                         0.46 r            0.68         0.21
d[18] (out)                         0.46 f            0.68         0.21
d[17] (out)                         0.42 r            0.68         0.26

1
cell_name:  mac/U201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.58 r            0.68         0.09

1
cell_name:  mac/U202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09

1
cell_name:  mac/U203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.13
d[18] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[20] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.12
d[19] (out)                         0.56 r            0.68         0.12
d[22] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.54 r            0.68         0.14
d[31] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[20] (out)                         0.53 f            0.68         0.15
d[25] (out)                         0.53 f            0.68         0.15
d[26] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.51 r            0.68         0.16
d[19] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.50 r            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.17
d[24] (out)                         0.50 r            0.68         0.17
d[21] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.48 r            0.68         0.19
d[18] (out)                         0.44 r            0.68         0.24
d[17] (out)                         0.43 r            0.68         0.24
d[17] (out)                         0.39 r            0.68         0.29

1
cell_name:  mac/U206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.12
d[24] (out)                         0.51 f            0.68         0.17
d[24] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 r            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.10
d[21] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.54 f            0.68         0.13
d[21] (out)                         0.53 f            0.68         0.14

1
cell_name:  mac/U210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15

1
cell_name:  mac/U211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 r            0.68         0.09
d[20] (out)                         0.58 f            0.68         0.09
d[19] (out)                         0.57 f            0.68         0.10
d[19] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.55 f            0.68         0.13
d[31] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[22] (out)                         0.51 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.18
d[17] (out)                         0.44 r            0.68         0.23
d[17] (out)                         0.44 r            0.68         0.24

1
cell_name:  mac/U213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.09
d[20] (out)                         0.57 f            0.68         0.10
d[19] (out)                         0.57 f            0.68         0.11
d[19] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.53 f            0.68         0.14
d[22] (out)                         0.51 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.50 r            0.68         0.17
d[18] (out)                         0.50 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.18
d[17] (out)                         0.44 r            0.68         0.24
d[17] (out)                         0.43 r            0.68         0.24
d[14] (out)                         0.39 r            0.68         0.28
d[15] (out)                         0.39 f            0.68         0.28
d[14] (out)                         0.39 r            0.68         0.29
d[15] (out)                         0.39 f            0.68         0.29

1
cell_name:  mac/U216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 r            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.53 r            0.68         0.14
d[26] (out)                         0.53 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.52 f            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[24] (out)                         0.51 r            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.18
d[17] (out)                         0.45 r            0.68         0.23
d[16] (out)                         0.41 f            0.68         0.26
d[15] (out)                         0.41 f            0.68         0.27

1
cell_name:  mac/U226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.54 r            0.68         0.14
d[30] (out)                         0.52 r            0.68         0.16

1
cell_name:  mac/U227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[20] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[19] (out)                         0.57 r            0.68         0.11
d[31] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.54 r            0.68         0.13
d[19] (out)                         0.54 r            0.68         0.13
d[22] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[21] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.50 r            0.68         0.18
d[18] (out)                         0.47 r            0.68         0.21
d[17] (out)                         0.45 r            0.68         0.23
d[17] (out)                         0.42 r            0.68         0.26

1
cell_name:  mac/U229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.57 r            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.56 f            0.68         0.12
d[20] (out)                         0.48 r            0.68         0.19
d[19] (out)                         0.47 f            0.68         0.20

1
cell_name:  mac/U232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.08
d[19] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[21] (out)                         0.50 r            0.68         0.17
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.41 r            0.68         0.26
d[15] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[20] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[19] (out)                         0.57 r            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[18] (out)                         0.50 r            0.68         0.18
d[17] (out)                         0.45 r            0.68         0.23

1
cell_name:  mac/U237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[22] (out)                         0.56 r            0.68         0.12
d[24] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[20] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[19] (out)                         0.53 r            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.53 f            0.68         0.15
d[21] (out)                         0.51 f            0.68         0.16
d[20] (out)                         0.51 f            0.68         0.16
d[19] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.46 r            0.68         0.21
d[18] (out)                         0.43 f            0.68         0.25

1
cell_name:  mac/U239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.55 r            0.68         0.13
d[19] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.51 f            0.68         0.17
d[25] (out)                         0.48 f            0.68         0.19
d[28] (out)                         0.48 r            0.68         0.19
d[26] (out)                         0.48 f            0.68         0.19
d[29] (out)                         0.48 r            0.68         0.19
d[30] (out)                         0.48 f            0.68         0.20
d[22] (out)                         0.48 r            0.68         0.20
d[18] (out)                         0.47 f            0.68         0.20
d[21] (out)                         0.47 r            0.68         0.21
d[27] (out)                         0.46 r            0.68         0.21
d[23] (out)                         0.46 f            0.68         0.22
d[24] (out)                         0.46 f            0.68         0.22
d[17] (out)                         0.41 r            0.68         0.27
d[14] (out)                         0.36 r            0.68         0.31
d[15] (out)                         0.36 f            0.68         0.31
d[16] (out)                         0.35 f            0.68         0.32

1
cell_name:  mac/U240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18
d[19] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.51 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.18
d[17] (out)                         0.44 r            0.68         0.24
d[16] (out)                         0.42 r            0.68         0.26
d[15] (out)                         0.40 f            0.68         0.28
d[14] (out)                         0.39 r            0.68         0.28

1
cell_name:  mac/U248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.51 r            0.68         0.17

1
cell_name:  mac/U251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.51 r            0.68         0.17

1
cell_name:  mac/U252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.58 f            0.68         0.09

1
cell_name:  mac/U254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09

1
cell_name:  mac/U256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15

1
cell_name:  mac/U257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12

1
cell_name:  mac/U266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13

1
cell_name:  mac/U269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.56 r            0.68         0.12

1
cell_name:  mac/U270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.57 f            0.68         0.10

1
cell_name:  mac/U271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.52 f            0.68         0.16
d[22] (out)                         0.51 f            0.68         0.17

1
cell_name:  mac/U272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.55 f            0.68         0.13
d[29] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.53 r            0.68         0.15
d[30] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.53 r            0.68         0.15
d[24] (out)                         0.52 f            0.68         0.16

1
cell_name:  mac/U276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.54 f            0.68         0.13

1
cell_name:  mac/U277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.55 r            0.68         0.13
d[31] (out)                         0.52 r            0.68         0.16
d[30] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.53 r            0.68         0.15
d[28] (out)                         0.53 r            0.68         0.15
d[30] (out)                         0.52 f            0.68         0.15
d[27] (out)                         0.50 r            0.68         0.17
d[26] (out)                         0.48 f            0.68         0.20

1
cell_name:  mac/U286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.54 f            0.68         0.14
d[28] (out)                         0.54 f            0.68         0.14
d[25] (out)                         0.53 f            0.68         0.14
d[26] (out)                         0.53 f            0.68         0.14
d[30] (out)                         0.53 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.14
d[27] (out)                         0.52 r            0.68         0.16
d[22] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.17
d[24] (out)                         0.51 r            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.18
d[25] (out)                         0.49 f            0.68         0.18
d[31] (out)                         0.49 r            0.68         0.18
d[28] (out)                         0.49 r            0.68         0.18
d[26] (out)                         0.49 f            0.68         0.18
d[29] (out)                         0.49 r            0.68         0.19
d[30] (out)                         0.49 f            0.68         0.19
d[27] (out)                         0.47 f            0.68         0.20
d[23] (out)                         0.47 f            0.68         0.21
d[24] (out)                         0.46 f            0.68         0.21
d[22] (out)                         0.46 f            0.68         0.21
d[21] (out)                         0.45 f            0.68         0.23

1
cell_name:  mac/U289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.53 r            0.68         0.14
d[30] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.52 r            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.16

1
cell_name:  mac/U290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.34 r            0.68         0.34
d[13] (out)                         0.32 r            0.68         0.36

1
cell_name:  mac/U291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.53 f            0.68         0.14

1
cell_name:  mac/U292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13

1
cell_name:  mac/U294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.53 r            0.68         0.14
d[26] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[20] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[19] (out)                         0.57 r            0.68         0.11
d[31] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.54 r            0.68         0.13
d[19] (out)                         0.54 r            0.68         0.13
d[22] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[21] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.50 r            0.68         0.18
d[18] (out)                         0.47 r            0.68         0.21
d[17] (out)                         0.44 f            0.68         0.23
d[17] (out)                         0.42 f            0.68         0.26

1
cell_name:  mac/U297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[30] (out)                         0.54 f            0.68         0.13
d[31] (out)                         0.54 r            0.68         0.14
d[28] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.14
d[30] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.16
d[27] (out)                         0.51 r            0.68         0.16
d[25] (out)                         0.50 r            0.68         0.18
d[25] (out)                         0.49 r            0.68         0.18
d[26] (out)                         0.49 f            0.68         0.18
d[26] (out)                         0.48 f            0.68         0.19

1
cell_name:  mac/U306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.54 r            0.68         0.14
d[21] (out)                         0.52 r            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.15
d[25] (out)                         0.52 f            0.68         0.15
d[28] (out)                         0.52 r            0.68         0.15
d[26] (out)                         0.52 f            0.68         0.15
d[29] (out)                         0.52 r            0.68         0.15
d[30] (out)                         0.52 f            0.68         0.16
d[27] (out)                         0.50 r            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.18
d[24] (out)                         0.49 f            0.68         0.18
d[22] (out)                         0.49 r            0.68         0.18
d[21] (out)                         0.48 r            0.68         0.19
d[20] (out)                         0.46 r            0.68         0.21
d[19] (out)                         0.44 r            0.68         0.23
d[20] (out)                         0.42 r            0.68         0.26
d[19] (out)                         0.40 r            0.68         0.28

1
cell_name:  mac/U308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[31] (out)                         0.53 f            0.68         0.14

1
cell_name:  mac/U315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 r            0.68         0.13
d[22] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.10

1
cell_name:  mac/U324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.57 r            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.13
d[28] (out)                         0.54 r            0.68         0.13
d[26] (out)                         0.54 f            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[30] (out)                         0.54 f            0.68         0.13
d[27] (out)                         0.52 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.16
d[22] (out)                         0.52 r            0.68         0.16
d[24] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.50 r            0.68         0.17
d[20] (out)                         0.48 r            0.68         0.19
d[19] (out)                         0.47 f            0.68         0.20
d[20] (out)                         0.43 f            0.68         0.24
d[19] (out)                         0.42 r            0.68         0.25

1
cell_name:  mac/U326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.53 f            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[30] (out)                         0.52 r            0.68         0.15
d[28] (out)                         0.52 r            0.68         0.16
d[27] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.13
d[31] (out)                         0.53 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.15
d[30] (out)                         0.53 f            0.68         0.15
d[25] (out)                         0.53 r            0.68         0.15
d[28] (out)                         0.52 r            0.68         0.15
d[26] (out)                         0.52 f            0.68         0.16
d[27] (out)                         0.51 r            0.68         0.17
d[25] (out)                         0.49 r            0.68         0.19
d[26] (out)                         0.48 f            0.68         0.20

1
cell_name:  mac/U335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13

1
cell_name:  mac/U338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.53 r            0.68         0.15
d[21] (out)                         0.52 r            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.16
d[20] (out)                         0.46 f            0.68         0.22
d[20] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.53 r            0.68         0.15

1
cell_name:  mac/U348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.53 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.15
d[28] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.52 f            0.68         0.16

1
cell_name:  mac/U349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.56 r            0.68         0.12
d[28] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.13
d[23] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.17
d[23] (out)                         0.51 f            0.68         0.17
d[24] (out)                         0.50 r            0.68         0.18
d[22] (out)                         0.46 f            0.68         0.21
d[22] (out)                         0.45 f            0.68         0.23

1
cell_name:  mac/U351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.52 f            0.68         0.15
d[27] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.50 r            0.68         0.17
d[20] (out)                         0.50 f            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.48 r            0.68         0.19
d[18] (out)                         0.41 r            0.68         0.27

1
cell_name:  mac/U354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.57 r            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.56 f            0.68         0.12
d[20] (out)                         0.48 r            0.68         0.19
d[19] (out)                         0.47 f            0.68         0.20

1
cell_name:  mac/U357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.53 f            0.68         0.14
d[19] (out)                         0.52 r            0.68         0.16
d[31] (out)                         0.48 r            0.68         0.19
d[25] (out)                         0.47 f            0.68         0.21
d[28] (out)                         0.47 r            0.68         0.21
d[26] (out)                         0.47 f            0.68         0.21
d[29] (out)                         0.47 r            0.68         0.21
d[30] (out)                         0.47 f            0.68         0.21
d[22] (out)                         0.46 f            0.68         0.22
d[27] (out)                         0.45 r            0.68         0.23
d[18] (out)                         0.45 r            0.68         0.23
d[23] (out)                         0.44 f            0.68         0.23
d[21] (out)                         0.44 f            0.68         0.23
d[24] (out)                         0.44 f            0.68         0.23
d[17] (out)                         0.38 f            0.68         0.29
d[16] (out)                         0.34 f            0.68         0.33
d[14] (out)                         0.33 f            0.68         0.34
d[15] (out)                         0.33 f            0.68         0.35
d[12] (out)                         0.31 f            0.68         0.37
d[13] (out)                         0.29 r            0.68         0.38

1
cell_name:  mac/U358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14
d[26] (out)                         0.50 r            0.68         0.18
d[25] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.51 r            0.68         0.17
d[24] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[23] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[22] (out)                         0.50 f            0.68         0.17
d[21] (out)                         0.50 f            0.68         0.18

1
cell_name:  mac/U363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.54 f            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14

1
cell_name:  mac/U371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.54 f            0.68         0.14

1
cell_name:  mac/U376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[24] (out)                         0.51 f            0.68         0.17
d[24] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[24] (out)                         0.51 r            0.68         0.17

1
cell_name:  mac/U384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.53 r            0.68         0.15
d[24] (out)                         0.51 f            0.68         0.16
d[22] (out)                         0.47 f            0.68         0.20

1
cell_name:  mac/U386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13

1
cell_name:  mac/U390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.51 f            0.68         0.17
d[23] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.49 r            0.68         0.18
d[23] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.52 r            0.68         0.15
d[29] (out)                         0.52 r            0.68         0.16
d[28] (out)                         0.52 r            0.68         0.16
d[27] (out)                         0.51 f            0.68         0.17
d[31] (out)                         0.51 f            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.17
d[29] (out)                         0.50 r            0.68         0.18
d[28] (out)                         0.50 r            0.68         0.18
d[27] (out)                         0.49 f            0.68         0.18
d[26] (out)                         0.43 r            0.68         0.24
d[26] (out)                         0.42 r            0.68         0.26

1
cell_name:  mac/U397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.54 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.14
d[30] (out)                         0.54 f            0.68         0.14
d[28] (out)                         0.54 f            0.68         0.14
d[25] (out)                         0.53 f            0.68         0.14
d[26] (out)                         0.53 f            0.68         0.14
d[27] (out)                         0.52 r            0.68         0.16
d[24] (out)                         0.45 f            0.68         0.22

1
cell_name:  mac/U401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.59 f            0.68         0.09

1
cell_name:  mac/U405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.14

1
cell_name:  mac/U409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.51 f            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.17
d[29] (out)                         0.50 r            0.68         0.17
d[28] (out)                         0.50 r            0.68         0.18
d[27] (out)                         0.49 f            0.68         0.19
d[25] (out)                         0.45 r            0.68         0.23
d[26] (out)                         0.44 r            0.68         0.23

1
cell_name:  mac/U417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[26] (out)                         0.51 f            0.68         0.16
d[25] (out)                         0.48 f            0.68         0.19

1
cell_name:  mac/U423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.12
d[24] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[20] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[22] (out)                         0.55 f            0.68         0.12
d[20] (out)                         0.55 f            0.68         0.13
d[21] (out)                         0.54 f            0.68         0.13
d[19] (out)                         0.53 r            0.68         0.15
d[18] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.51 r            0.68         0.17
d[23] (out)                         0.48 f            0.68         0.19
d[24] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[19] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[21] (out)                         0.55 f            0.68         0.12
d[18] (out)                         0.51 f            0.68         0.16
d[17] (out)                         0.46 f            0.68         0.22
d[16] (out)                         0.43 f            0.68         0.25

1
cell_name:  mac/U447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.10

1
cell_name:  mac/U449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[22] (out)                         0.55 r            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[20] (out)                         0.48 r            0.68         0.20
d[19] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[26] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.59 f            0.68         0.09
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.14
d[22] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.54 f            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.59 r            0.68         0.08
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[20] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.53 f            0.68         0.14

1
cell_name:  mac/U461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.53 r            0.68         0.14
d[24] (out)                         0.52 r            0.68         0.15

1
cell_name:  mac/U462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 f            0.68         0.11
d[22] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.52 r            0.68         0.15
d[24] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[20] (out)                         0.58 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[19] (out)                         0.56 r            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.56 f            0.68         0.12
d[24] (out)                         0.55 r            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[18] (out)                         0.49 r            0.68         0.18
d[17] (out)                         0.40 r            0.68         0.27

1
cell_name:  mac/U474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.08
d[19] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[21] (out)                         0.50 r            0.68         0.17
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.41 r            0.68         0.26
d[15] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[20] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[18] (out)                         0.52 f            0.68         0.16
d[17] (out)                         0.47 f            0.68         0.21
d[16] (out)                         0.42 r            0.68         0.25
d[15] (out)                         0.41 f            0.68         0.27

1
cell_name:  mac/U476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.50 f            0.68         0.18
d[24] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[22] (out)                         0.51 f            0.68         0.17

1
cell_name:  mac/U479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.57 f            0.68         0.10
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.48 f            0.68         0.19
d[21] (out)                         0.42 r            0.68         0.25

1
cell_name:  mac/U481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.52 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.18
d[25] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.56 f            0.68         0.11

1
cell_name:  mac/U484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.09
d[31] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.10
d[19] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[22] (out)                         0.56 r            0.68         0.12
d[24] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[18] (out)                         0.50 r            0.68         0.17
d[17] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11

1
cell_name:  mac/U489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.53 f            0.68         0.14
d[19] (out)                         0.52 r            0.68         0.16
d[31] (out)                         0.48 r            0.68         0.19
d[25] (out)                         0.47 f            0.68         0.21
d[28] (out)                         0.47 r            0.68         0.21
d[26] (out)                         0.47 f            0.68         0.21
d[29] (out)                         0.47 r            0.68         0.21
d[30] (out)                         0.47 f            0.68         0.21
d[22] (out)                         0.46 f            0.68         0.22
d[27] (out)                         0.45 r            0.68         0.23
d[18] (out)                         0.45 r            0.68         0.23
d[23] (out)                         0.44 f            0.68         0.23
d[21] (out)                         0.44 f            0.68         0.23
d[24] (out)                         0.44 f            0.68         0.23
d[17] (out)                         0.38 f            0.68         0.29
d[16] (out)                         0.34 f            0.68         0.33
d[14] (out)                         0.33 f            0.68         0.34
d[15] (out)                         0.33 f            0.68         0.35
d[12] (out)                         0.31 f            0.68         0.37
d[13] (out)                         0.29 r            0.68         0.38

1
cell_name:  mac/U490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[31] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.54 f            0.68         0.13
d[27] (out)                         0.53 f            0.68         0.15

1
cell_name:  mac/U491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10

1
cell_name:  mac/U494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13

1
cell_name:  mac/U495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 r            0.68         0.13
d[26] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.52 r            0.68         0.15
d[26] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 r            0.68         0.13
d[29] (out)                         0.55 r            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.13
d[27] (out)                         0.54 r            0.68         0.14
d[22] (out)                         0.53 r            0.68         0.15
d[24] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.16
d[20] (out)                         0.49 r            0.68         0.19
d[20] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 r            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[20] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.55 f            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.53 r            0.68         0.14
d[26] (out)                         0.53 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.52 f            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.16
d[31] (out)                         0.52 f            0.68         0.16
d[18] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[24] (out)                         0.51 r            0.68         0.17
d[28] (out)                         0.50 f            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.17
d[26] (out)                         0.50 r            0.68         0.18
d[29] (out)                         0.50 r            0.68         0.18
d[23] (out)                         0.50 f            0.68         0.18
d[25] (out)                         0.50 f            0.68         0.18
d[22] (out)                         0.49 r            0.68         0.19
d[27] (out)                         0.49 r            0.68         0.19
d[18] (out)                         0.49 f            0.68         0.19
d[21] (out)                         0.48 r            0.68         0.20
d[24] (out)                         0.48 r            0.68         0.20
d[23] (out)                         0.47 f            0.68         0.20
d[17] (out)                         0.45 r            0.68         0.23
d[17] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.41 f            0.68         0.26
d[15] (out)                         0.41 f            0.68         0.27
d[16] (out)                         0.38 f            0.68         0.30
d[15] (out)                         0.38 f            0.68         0.30

1
cell_name:  mac/U499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.59 f            0.68         0.09

1
cell_name:  mac/U501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.57 r            0.68         0.10

1
cell_name:  mac/U507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[31] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.52 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.18
d[25] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.52 r            0.68         0.15
d[24] (out)                         0.51 f            0.68         0.16
d[22] (out)                         0.47 f            0.68         0.20
d[21] (out)                         0.45 f            0.68         0.22

1
cell_name:  mac/U512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09

1
cell_name:  mac/U513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09

1
cell_name:  mac/U515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.55 f            0.68         0.13
d[26] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.53 r            0.68         0.14
d[24] (out)                         0.51 r            0.68         0.16
d[24] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.55 f            0.68         0.13
d[26] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.53 r            0.68         0.14
d[24] (out)                         0.50 f            0.68         0.17
d[24] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.59 r            0.68         0.08
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[20] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 f            0.68         0.13
d[22] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 f            0.68         0.13
d[23] (out)                         0.53 f            0.68         0.14
d[24] (out)                         0.53 f            0.68         0.14
d[22] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.55 r            0.68         0.13
d[24] (out)                         0.54 f            0.68         0.14
d[23] (out)                         0.52 r            0.68         0.16
d[24] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.60 f            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[17] (out)                         0.45 r            0.68         0.23
d[16] (out)                         0.43 f            0.68         0.24

1
cell_name:  mac/U546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.60 f            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[17] (out)                         0.45 r            0.68         0.23
d[16] (out)                         0.43 f            0.68         0.24

1
cell_name:  mac/U547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[22] (out)                         0.56 r            0.68         0.12
d[24] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.13
d[20] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.56 r            0.68         0.12
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.53 f            0.68         0.15
d[29] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.10

1
cell_name:  mac/U561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18
d[19] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18
d[19] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10

1
cell_name:  mac/U569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08

1
cell_name:  mac/U570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08

1
cell_name:  mac/U573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.13
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.50 f            0.68         0.18

1
cell_name:  mac/U584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.53 r            0.68         0.14
d[30] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.52 r            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.16

1
cell_name:  mac/U591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.55 f            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.13
d[29] (out)                         0.55 r            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[26] (out)                         0.52 r            0.68         0.16
d[26] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.56 f            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.54 r            0.68         0.13
d[20] (out)                         0.54 f            0.68         0.13
d[22] (out)                         0.54 r            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[19] (out)                         0.53 r            0.68         0.15
d[21] (out)                         0.52 r            0.68         0.15
d[20] (out)                         0.52 f            0.68         0.16
d[19] (out)                         0.50 r            0.68         0.18
d[18] (out)                         0.46 f            0.68         0.22
d[18] (out)                         0.43 f            0.68         0.25

1
cell_name:  mac/U594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.48 f            0.68         0.19

1
cell_name:  mac/U596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.54 r            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.13
d[31] (out)                         0.54 f            0.68         0.14
d[28] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.57 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.45 f            0.68         0.22

1
cell_name:  mac/U606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11

1
cell_name:  mac/U608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.51 r            0.68         0.17
d[24] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09

1
cell_name:  mac/U615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.54 r            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.13
d[31] (out)                         0.54 f            0.68         0.14
d[28] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.53 r            0.68         0.15

1
cell_name:  mac/U617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[24] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.56 f            0.68         0.11

1
cell_name:  mac/U621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.56 f            0.68         0.11

1
cell_name:  mac/U622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.59 r            0.68         0.09
d[31] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.56 f            0.68         0.11

1
cell_name:  mac/U637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.09
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 f            0.68         0.12
d[22] (out)                         0.56 r            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[20] (out)                         0.48 r            0.68         0.19
d[19] (out)                         0.45 f            0.68         0.22

1
cell_name:  mac/U640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.60 r            0.68         0.08
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08

1
cell_name:  mac/U642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 r            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 f            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.13
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.53 f            0.68         0.15
d[21] (out)                         0.51 f            0.68         0.16
d[20] (out)                         0.51 f            0.68         0.16
d[19] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.47 r            0.68         0.20
d[18] (out)                         0.43 f            0.68         0.25

1
cell_name:  mac/U644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.54 r            0.68         0.13

1
cell_name:  mac/U649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[28] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[29] (out)                         0.53 r            0.68         0.15

1
cell_name:  mac/U650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.52 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.18
d[25] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.52 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.18
d[25] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.54 f            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[30] (out)                         0.53 f            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15

1
cell_name:  mac/U661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.49 f            0.68         0.19
d[30] (out)                         0.45 f            0.68         0.23

1
cell_name:  mac/U663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.54 f            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.51 r            0.68         0.17
d[31] (out)                         0.51 f            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.17
d[29] (out)                         0.50 r            0.68         0.18
d[28] (out)                         0.50 r            0.68         0.18
d[27] (out)                         0.49 f            0.68         0.18
d[26] (out)                         0.42 r            0.68         0.26

1
cell_name:  mac/U666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.54 f            0.68         0.13

1
cell_name:  mac/U672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.53 f            0.68         0.14
d[19] (out)                         0.52 r            0.68         0.16
d[31] (out)                         0.48 r            0.68         0.19
d[25] (out)                         0.47 f            0.68         0.21
d[28] (out)                         0.47 r            0.68         0.21
d[26] (out)                         0.47 f            0.68         0.21
d[29] (out)                         0.47 r            0.68         0.21
d[30] (out)                         0.47 f            0.68         0.21
d[22] (out)                         0.46 f            0.68         0.22
d[27] (out)                         0.45 r            0.68         0.23
d[18] (out)                         0.45 r            0.68         0.23
d[23] (out)                         0.44 f            0.68         0.23
d[21] (out)                         0.44 f            0.68         0.23
d[24] (out)                         0.44 f            0.68         0.23
d[17] (out)                         0.38 f            0.68         0.29
d[16] (out)                         0.34 f            0.68         0.33
d[14] (out)                         0.33 f            0.68         0.34
d[15] (out)                         0.33 f            0.68         0.35
d[12] (out)                         0.31 f            0.68         0.37
d[13] (out)                         0.29 r            0.68         0.38

1
cell_name:  mac/U677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 r            0.68         0.13
d[29] (out)                         0.55 r            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.13
d[27] (out)                         0.54 r            0.68         0.14
d[22] (out)                         0.53 r            0.68         0.15
d[24] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.16
d[20] (out)                         0.49 r            0.68         0.19
d[20] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.57 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.50 f            0.68         0.17
d[31] (out)                         0.50 f            0.68         0.17
d[28] (out)                         0.50 r            0.68         0.17
d[26] (out)                         0.50 f            0.68         0.17
d[29] (out)                         0.50 r            0.68         0.17
d[30] (out)                         0.50 f            0.68         0.17
d[20] (out)                         0.49 r            0.68         0.19
d[27] (out)                         0.48 r            0.68         0.19
d[23] (out)                         0.48 f            0.68         0.20
d[24] (out)                         0.48 f            0.68         0.20
d[22] (out)                         0.47 r            0.68         0.20
d[21] (out)                         0.46 r            0.68         0.21
d[20] (out)                         0.40 r            0.68         0.28

1
cell_name:  mac/U703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.31 f            0.68         0.37

1
cell_name:  mac/U708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[26] (out)                         0.50 r            0.68         0.17
d[25] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[26] (out)                         0.50 r            0.68         0.17
d[25] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.53 r            0.68         0.14

1
cell_name:  mac/U717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.60 f            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[17] (out)                         0.45 r            0.68         0.23
d[16] (out)                         0.43 f            0.68         0.24

1
cell_name:  mac/U718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.51 f            0.68         0.16
d[19] (out)                         0.50 r            0.68         0.18
d[31] (out)                         0.46 r            0.68         0.21
d[28] (out)                         0.45 f            0.68         0.23
d[25] (out)                         0.45 f            0.68         0.23
d[26] (out)                         0.45 f            0.68         0.23
d[29] (out)                         0.45 r            0.68         0.23
d[30] (out)                         0.44 r            0.68         0.23
d[22] (out)                         0.44 f            0.68         0.24
d[27] (out)                         0.43 r            0.68         0.24
d[18] (out)                         0.43 f            0.68         0.25
d[23] (out)                         0.42 f            0.68         0.25
d[21] (out)                         0.42 f            0.68         0.25
d[24] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.36 f            0.68         0.31
d[16] (out)                         0.32 f            0.68         0.35
d[14] (out)                         0.31 f            0.68         0.36
d[15] (out)                         0.31 f            0.68         0.36
d[13] (out)                         0.27 r            0.68         0.40
d[12] (out)                         0.23 r            0.68         0.45

1
cell_name:  mac/U719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[31] (out)                         0.51 f            0.68         0.17
d[28] (out)                         0.51 f            0.68         0.17
d[25] (out)                         0.50 f            0.68         0.17
d[26] (out)                         0.50 r            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.17
d[29] (out)                         0.50 r            0.68         0.17
d[27] (out)                         0.50 r            0.68         0.18
d[22] (out)                         0.48 f            0.68         0.20
d[24] (out)                         0.46 r            0.68         0.22
d[23] (out)                         0.46 f            0.68         0.22
d[22] (out)                         0.42 f            0.68         0.25

1
cell_name:  mac/U720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mac/U1779/B1 (AOI21_X1)             0.04 r        infinity     infinity

1
cell_name:  mac/U722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mac/U1779/B1 (AOI21_X1)             0.04 r        infinity     infinity

1
cell_name:  mac/U723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.52 r            0.68         0.15
d[24] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[23] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.13
d[20] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[23] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.13
d[20] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 f            0.68         0.09
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.14
d[22] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 f            0.68         0.09
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.14
d[22] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[31] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.50 f            0.68         0.18

1
cell_name:  mac/U733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[31] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.50 f            0.68         0.18

1
cell_name:  mac/U735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.48 f            0.68         0.20

1
cell_name:  mac/U736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.54 r            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.48 f            0.68         0.19
d[21] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mac/U1181/A2 (OAI22_X1)             0.04 r        infinity     infinity
mac/U1182/A1 (AOI22_X1)             0.04 r        infinity     infinity

1
cell_name:  mac/U741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.54 r            0.68         0.13
d[22] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[21] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.48 f            0.68         0.19
d[17] (out)                         0.43 f            0.68         0.25
d[16] (out)                         0.40 f            0.68         0.28

1
cell_name:  mac/U742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[20] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.58 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[18] (out)                         0.52 f            0.68         0.16
d[17] (out)                         0.47 f            0.68         0.21
d[16] (out)                         0.43 f            0.68         0.24

1
cell_name:  mac/U747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.53 f            0.68         0.15
d[20] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 f            0.68         0.16
d[19] (out)                         0.50 r            0.68         0.17
d[18] (out)                         0.43 r            0.68         0.25

1
cell_name:  mac/U749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.53 f            0.68         0.14
d[20] (out)                         0.53 f            0.68         0.15
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.53 f            0.68         0.15
d[21] (out)                         0.51 f            0.68         0.16
d[19] (out)                         0.51 r            0.68         0.16
d[18] (out)                         0.44 r            0.68         0.24
d[17] (out)                         0.39 r            0.68         0.29

1
cell_name:  mac/U751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.08
d[19] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[21] (out)                         0.50 r            0.68         0.17
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.41 r            0.68         0.26
d[15] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.53 f            0.68         0.15
d[28] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.52 f            0.68         0.16
d[25] (out)                         0.49 f            0.68         0.19
d[26] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.45 r            0.68         0.22
d[24] (out)                         0.41 f            0.68         0.27

1
cell_name:  mac/U755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.52 f            0.68         0.16
d[25] (out)                         0.49 f            0.68         0.19
d[26] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.41 f            0.68         0.27

1
cell_name:  mac/U759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[24] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[24] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.49 f            0.68         0.19
d[30] (out)                         0.45 f            0.68         0.23

1
cell_name:  mac/U767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.13
d[28] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.13
d[28] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.54 r            0.68         0.13

1
cell_name:  mac/U774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.51 f            0.68         0.16
d[19] (out)                         0.50 r            0.68         0.18
d[31] (out)                         0.46 r            0.68         0.21
d[28] (out)                         0.45 f            0.68         0.23
d[25] (out)                         0.45 f            0.68         0.23
d[26] (out)                         0.45 f            0.68         0.23
d[29] (out)                         0.45 r            0.68         0.23
d[30] (out)                         0.44 r            0.68         0.23
d[22] (out)                         0.44 f            0.68         0.24
d[27] (out)                         0.43 r            0.68         0.24
d[18] (out)                         0.43 f            0.68         0.25
d[23] (out)                         0.42 f            0.68         0.25
d[21] (out)                         0.42 f            0.68         0.25
d[24] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.36 f            0.68         0.31
d[16] (out)                         0.32 f            0.68         0.35
d[14] (out)                         0.31 f            0.68         0.36
d[15] (out)                         0.31 f            0.68         0.36
d[13] (out)                         0.27 r            0.68         0.40
d[12] (out)                         0.23 r            0.68         0.45

1
cell_name:  mac/U775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.51 f            0.68         0.16
d[19] (out)                         0.50 r            0.68         0.18
d[31] (out)                         0.46 r            0.68         0.21
d[28] (out)                         0.45 f            0.68         0.23
d[25] (out)                         0.45 f            0.68         0.23
d[26] (out)                         0.45 f            0.68         0.23
d[29] (out)                         0.45 r            0.68         0.23
d[30] (out)                         0.44 r            0.68         0.23
d[22] (out)                         0.44 f            0.68         0.24
d[27] (out)                         0.43 r            0.68         0.24
d[18] (out)                         0.43 f            0.68         0.25
d[23] (out)                         0.42 f            0.68         0.25
d[21] (out)                         0.42 f            0.68         0.25
d[24] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.36 f            0.68         0.31
d[16] (out)                         0.32 f            0.68         0.35
d[14] (out)                         0.31 f            0.68         0.36
d[15] (out)                         0.31 f            0.68         0.36
d[13] (out)                         0.27 r            0.68         0.40
d[12] (out)                         0.23 r            0.68         0.45

1
cell_name:  mac/U778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.10
d[19] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.51 f            0.68         0.16
d[28] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.51 f            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[30] (out)                         0.51 f            0.68         0.16
d[22] (out)                         0.50 f            0.68         0.17
d[27] (out)                         0.49 f            0.68         0.18
d[18] (out)                         0.49 r            0.68         0.18
d[23] (out)                         0.49 f            0.68         0.19
d[21] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.49 f            0.68         0.19
d[17] (out)                         0.43 f            0.68         0.25
d[16] (out)                         0.38 r            0.68         0.29
d[14] (out)                         0.38 f            0.68         0.30
d[15] (out)                         0.37 r            0.68         0.30
d[13] (out)                         0.34 r            0.68         0.34

1
cell_name:  mac/U779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.56 f            0.68         0.12
d[19] (out)                         0.54 r            0.68         0.13
d[31] (out)                         0.51 r            0.68         0.17
d[25] (out)                         0.49 f            0.68         0.18
d[28] (out)                         0.49 r            0.68         0.18
d[26] (out)                         0.49 f            0.68         0.18
d[29] (out)                         0.49 r            0.68         0.18
d[30] (out)                         0.49 f            0.68         0.18
d[22] (out)                         0.48 f            0.68         0.19
d[27] (out)                         0.47 f            0.68         0.20
d[18] (out)                         0.47 r            0.68         0.20
d[23] (out)                         0.47 f            0.68         0.21
d[21] (out)                         0.47 f            0.68         0.21
d[24] (out)                         0.47 f            0.68         0.21
d[17] (out)                         0.41 f            0.68         0.27
d[16] (out)                         0.36 r            0.68         0.31
d[14] (out)                         0.36 f            0.68         0.32
d[15] (out)                         0.35 r            0.68         0.32
d[13] (out)                         0.32 r            0.68         0.36

1
cell_name:  mac/U780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 r            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18
d[19] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.47 r            0.68         0.20
d[19] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.47 r            0.68         0.20
d[19] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.12
d[24] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.15
d[22] (out)                         0.49 f            0.68         0.18

1
cell_name:  mac/U785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.12
d[25] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.54 f            0.68         0.13
d[23] (out)                         0.49 f            0.68         0.18
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.52 r            0.68         0.16
d[24] (out)                         0.51 f            0.68         0.17

1
cell_name:  mac/U790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[23] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.53 f            0.68         0.14

1
cell_name:  mac/U791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[23] (out)                         0.51 r            0.68         0.16
d[24] (out)                         0.50 f            0.68         0.18

1
cell_name:  mac/U802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.53 f            0.68         0.15

1
cell_name:  mac/U810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08

1
cell_name:  mac/U815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08

1
cell_name:  mac/U817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.53 f            0.68         0.14
d[30] (out)                         0.51 f            0.68         0.17
d[30] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12

1
cell_name:  mac/U827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 r            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.53 r            0.68         0.14
d[26] (out)                         0.53 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.52 f            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[24] (out)                         0.51 r            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.18
d[17] (out)                         0.45 r            0.68         0.23
d[16] (out)                         0.41 f            0.68         0.26
d[15] (out)                         0.41 f            0.68         0.27

1
cell_name:  mac/U830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.54 f            0.68         0.14
d[19] (out)                         0.52 r            0.68         0.16
d[31] (out)                         0.49 r            0.68         0.19
d[25] (out)                         0.47 f            0.68         0.20
d[28] (out)                         0.47 r            0.68         0.20
d[26] (out)                         0.47 f            0.68         0.20
d[29] (out)                         0.47 r            0.68         0.21
d[30] (out)                         0.47 f            0.68         0.21
d[22] (out)                         0.46 f            0.68         0.22
d[27] (out)                         0.45 f            0.68         0.22
d[18] (out)                         0.45 r            0.68         0.22
d[23] (out)                         0.45 f            0.68         0.23
d[21] (out)                         0.45 f            0.68         0.23
d[24] (out)                         0.44 f            0.68         0.23
d[17] (out)                         0.39 f            0.68         0.29
d[16] (out)                         0.34 f            0.68         0.34
d[14] (out)                         0.34 f            0.68         0.34
d[15] (out)                         0.33 r            0.68         0.34
d[13] (out)                         0.30 r            0.68         0.37

1
cell_name:  mac/U831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.51 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.18
d[17] (out)                         0.44 r            0.68         0.24
d[16] (out)                         0.42 r            0.68         0.26
d[15] (out)                         0.40 f            0.68         0.28
d[14] (out)                         0.39 r            0.68         0.28

1
cell_name:  mac/U832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[20] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[18] (out)                         0.51 f            0.68         0.16
d[17] (out)                         0.47 f            0.68         0.21
d[16] (out)                         0.42 r            0.68         0.25

1
cell_name:  mac/U834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[19] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.13
d[18] (out)                         0.51 f            0.68         0.16
d[17] (out)                         0.46 f            0.68         0.22
d[16] (out)                         0.43 f            0.68         0.25

1
cell_name:  mac/U836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.57 f            0.68         0.11
d[20] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.13
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.49 f            0.68         0.19
d[21] (out)                         0.48 r            0.68         0.20
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.49 r            0.68         0.19
d[20] (out)                         0.47 r            0.68         0.20
d[19] (out)                         0.47 f            0.68         0.20
d[19] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.09
d[23] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 f            0.68         0.13
d[22] (out)                         0.51 r            0.68         0.17
d[21] (out)                         0.48 r            0.68         0.20
d[31] (out)                         0.46 r            0.68         0.21
d[25] (out)                         0.46 f            0.68         0.22
d[28] (out)                         0.46 r            0.68         0.22
d[26] (out)                         0.46 f            0.68         0.22
d[29] (out)                         0.46 r            0.68         0.22
d[30] (out)                         0.45 f            0.68         0.22
d[27] (out)                         0.44 f            0.68         0.24
d[23] (out)                         0.42 f            0.68         0.26
d[24] (out)                         0.41 f            0.68         0.26
d[22] (out)                         0.38 r            0.68         0.30
d[21] (out)                         0.35 r            0.68         0.33

1
cell_name:  mac/U849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 f            0.68         0.13
d[22] (out)                         0.51 r            0.68         0.17
d[21] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[24] (out)                         0.51 f            0.68         0.17
d[24] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.51 f            0.68         0.17
d[24] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.09
d[31] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.50 f            0.68         0.17
d[24] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.51 f            0.68         0.17
d[24] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.12
d[24] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.52 f            0.68         0.16
d[30] (out)                         0.51 r            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[28] (out)                         0.50 f            0.68         0.17
d[26] (out)                         0.50 r            0.68         0.18
d[27] (out)                         0.49 f            0.68         0.18
d[25] (out)                         0.49 f            0.68         0.18
d[24] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.42 r            0.68         0.26

1
cell_name:  mac/U881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[22] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[21] (out)                         0.53 r            0.68         0.14
d[31] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.52 f            0.68         0.15
d[27] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.50 r            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.19
d[20] (out)                         0.47 r            0.68         0.21
d[19] (out)                         0.44 r            0.68         0.23
d[20] (out)                         0.43 r            0.68         0.25
d[19] (out)                         0.40 r            0.68         0.28

1
cell_name:  mac/U882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 f            0.68         0.15
d[25] (out)                         0.53 f            0.68         0.15
d[28] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.53 f            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[30] (out)                         0.52 f            0.68         0.15
d[27] (out)                         0.51 r            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.17
d[22] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.50 f            0.68         0.17
d[31] (out)                         0.50 f            0.68         0.18
d[25] (out)                         0.49 f            0.68         0.18
d[28] (out)                         0.49 r            0.68         0.18
d[26] (out)                         0.49 f            0.68         0.18
d[29] (out)                         0.49 r            0.68         0.18
d[30] (out)                         0.49 f            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.19
d[27] (out)                         0.48 r            0.68         0.20
d[23] (out)                         0.47 f            0.68         0.21
d[24] (out)                         0.47 f            0.68         0.21
d[22] (out)                         0.47 r            0.68         0.21
d[21] (out)                         0.45 r            0.68         0.22
d[20] (out)                         0.42 r            0.68         0.25
d[19] (out)                         0.40 r            0.68         0.27
d[20] (out)                         0.39 r            0.68         0.28
d[19] (out)                         0.37 r            0.68         0.30

1
cell_name:  mac/U883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.52 f            0.68         0.15
d[27] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.50 r            0.68         0.17
d[20] (out)                         0.50 f            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.48 r            0.68         0.19
d[18] (out)                         0.41 r            0.68         0.27

1
cell_name:  mac/U885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.52 f            0.68         0.15
d[27] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.50 r            0.68         0.17
d[20] (out)                         0.50 f            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.48 r            0.68         0.19
d[18] (out)                         0.41 r            0.68         0.27

1
cell_name:  mac/U886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[22] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.52 f            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.16
d[28] (out)                         0.52 f            0.68         0.16
d[30] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.51 r            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[25] (out)                         0.51 f            0.68         0.17
d[19] (out)                         0.50 r            0.68         0.17
d[27] (out)                         0.50 r            0.68         0.18
d[22] (out)                         0.49 r            0.68         0.19
d[24] (out)                         0.49 r            0.68         0.19
d[23] (out)                         0.48 f            0.68         0.19
d[21] (out)                         0.48 r            0.68         0.20
d[20] (out)                         0.47 f            0.68         0.21
d[19] (out)                         0.45 r            0.68         0.23
d[18] (out)                         0.43 r            0.68         0.24
d[18] (out)                         0.38 r            0.68         0.30

1
cell_name:  mac/U888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.12
d[22] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.14
d[21] (out)                         0.53 r            0.68         0.15
d[20] (out)                         0.52 f            0.68         0.16
d[19] (out)                         0.50 r            0.68         0.17
d[18] (out)                         0.43 r            0.68         0.25

1
cell_name:  mac/U889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[22] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.52 f            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.16
d[28] (out)                         0.52 f            0.68         0.16
d[30] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.51 r            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[25] (out)                         0.51 f            0.68         0.17
d[19] (out)                         0.50 r            0.68         0.17
d[27] (out)                         0.50 r            0.68         0.18
d[22] (out)                         0.49 r            0.68         0.19
d[24] (out)                         0.49 r            0.68         0.19
d[23] (out)                         0.48 f            0.68         0.19
d[21] (out)                         0.48 r            0.68         0.20
d[20] (out)                         0.47 f            0.68         0.21
d[19] (out)                         0.45 r            0.68         0.23
d[18] (out)                         0.43 r            0.68         0.24
d[18] (out)                         0.38 r            0.68         0.30

1
cell_name:  mac/U894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.52 r            0.68         0.15
d[30] (out)                         0.52 f            0.68         0.15
d[28] (out)                         0.52 r            0.68         0.16
d[26] (out)                         0.51 r            0.68         0.17
d[25] (out)                         0.50 f            0.68         0.17
d[24] (out)                         0.50 f            0.68         0.17
d[27] (out)                         0.50 r            0.68         0.18
d[24] (out)                         0.43 r            0.68         0.25

1
cell_name:  mac/U897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.13
d[31] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.52 r            0.68         0.15
d[30] (out)                         0.52 f            0.68         0.15
d[28] (out)                         0.52 r            0.68         0.16
d[26] (out)                         0.51 r            0.68         0.17
d[25] (out)                         0.50 f            0.68         0.17
d[27] (out)                         0.50 r            0.68         0.18
d[24] (out)                         0.48 f            0.68         0.19
d[24] (out)                         0.43 r            0.68         0.25

1
cell_name:  mac/U898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.52 r            0.68         0.15
d[29] (out)                         0.52 r            0.68         0.16
d[30] (out)                         0.52 f            0.68         0.16
d[28] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.51 r            0.68         0.17
d[25] (out)                         0.50 f            0.68         0.18
d[24] (out)                         0.50 f            0.68         0.18
d[27] (out)                         0.50 r            0.68         0.18
d[24] (out)                         0.42 r            0.68         0.25

1
cell_name:  mac/U900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.53 r            0.68         0.14

1
cell_name:  mac/U901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.53 r            0.68         0.14
d[26] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[31] (out)                         0.52 f            0.68         0.15
d[29] (out)                         0.52 r            0.68         0.15
d[30] (out)                         0.52 r            0.68         0.16

1
cell_name:  mac/U904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08

1
cell_name:  mac/U907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08

1
cell_name:  mac/U908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.23 r            0.68         0.45

1
cell_name:  mac/U916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.30 r            0.68         0.38

1
cell_name:  mac/U919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.54 f            0.68         0.13
d[20] (out)                         0.53 f            0.68         0.15
d[19] (out)                         0.52 r            0.68         0.15
d[19] (out)                         0.51 r            0.68         0.17
d[31] (out)                         0.49 f            0.68         0.18
d[28] (out)                         0.48 f            0.68         0.19
d[30] (out)                         0.48 r            0.68         0.20
d[31] (out)                         0.48 r            0.68         0.20
d[26] (out)                         0.48 r            0.68         0.20
d[25] (out)                         0.48 f            0.68         0.20
d[29] (out)                         0.48 r            0.68         0.20
d[22] (out)                         0.46 r            0.68         0.21
d[25] (out)                         0.46 f            0.68         0.21
d[27] (out)                         0.46 r            0.68         0.21
d[28] (out)                         0.46 r            0.68         0.21
d[26] (out)                         0.46 f            0.68         0.21
d[29] (out)                         0.46 r            0.68         0.21
d[30] (out)                         0.46 f            0.68         0.21
d[18] (out)                         0.46 f            0.68         0.21
d[24] (out)                         0.45 r            0.68         0.22
d[23] (out)                         0.45 f            0.68         0.22
d[21] (out)                         0.45 r            0.68         0.22
d[22] (out)                         0.45 f            0.68         0.23
d[27] (out)                         0.44 r            0.68         0.23
d[18] (out)                         0.44 r            0.68         0.23
d[23] (out)                         0.44 f            0.68         0.24
d[24] (out)                         0.44 f            0.68         0.24
d[21] (out)                         0.44 f            0.68         0.24
d[17] (out)                         0.39 r            0.68         0.28
d[17] (out)                         0.38 f            0.68         0.30
d[16] (out)                         0.36 f            0.68         0.32
d[16] (out)                         0.34 f            0.68         0.34
d[15] (out)                         0.33 r            0.68         0.34
d[15] (out)                         0.31 f            0.68         0.36

1
cell_name:  mac/U920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.57 f            0.68         0.10
d[19] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.55 f            0.68         0.13
d[19] (out)                         0.53 r            0.68         0.15
d[31] (out)                         0.52 r            0.68         0.15
d[25] (out)                         0.51 f            0.68         0.17
d[28] (out)                         0.51 r            0.68         0.17
d[26] (out)                         0.51 f            0.68         0.17
d[29] (out)                         0.51 r            0.68         0.17
d[30] (out)                         0.51 f            0.68         0.17
d[31] (out)                         0.50 r            0.68         0.18
d[22] (out)                         0.49 f            0.68         0.18
d[27] (out)                         0.49 r            0.68         0.19
d[18] (out)                         0.49 f            0.68         0.19
d[23] (out)                         0.48 f            0.68         0.19
d[25] (out)                         0.48 f            0.68         0.19
d[24] (out)                         0.48 f            0.68         0.19
d[28] (out)                         0.48 r            0.68         0.19
d[26] (out)                         0.48 f            0.68         0.19
d[21] (out)                         0.48 f            0.68         0.19
d[29] (out)                         0.48 r            0.68         0.19
d[30] (out)                         0.48 f            0.68         0.20
d[22] (out)                         0.47 f            0.68         0.21
d[27] (out)                         0.46 f            0.68         0.21
d[18] (out)                         0.46 r            0.68         0.22
d[23] (out)                         0.46 f            0.68         0.22
d[24] (out)                         0.46 f            0.68         0.22
d[21] (out)                         0.45 f            0.68         0.22
d[17] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.39 f            0.68         0.28
d[16] (out)                         0.38 f            0.68         0.29
d[15] (out)                         0.36 r            0.68         0.32
d[16] (out)                         0.35 r            0.68         0.32
d[15] (out)                         0.33 f            0.68         0.34

1
cell_name:  mac/U926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.09
d[20] (out)                         0.57 f            0.68         0.10
d[19] (out)                         0.57 f            0.68         0.11
d[19] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.53 f            0.68         0.14
d[22] (out)                         0.51 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.50 r            0.68         0.17
d[18] (out)                         0.50 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.18
d[17] (out)                         0.44 r            0.68         0.24
d[17] (out)                         0.43 r            0.68         0.24
d[14] (out)                         0.39 r            0.68         0.28
d[15] (out)                         0.39 f            0.68         0.28
d[14] (out)                         0.39 r            0.68         0.29
d[15] (out)                         0.39 f            0.68         0.29

1
cell_name:  mac/U929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.55 r            0.68         0.13
d[19] (out)                         0.53 f            0.68         0.14
d[20] (out)                         0.53 f            0.68         0.14
d[19] (out)                         0.51 r            0.68         0.16
d[31] (out)                         0.51 f            0.68         0.17
d[31] (out)                         0.48 f            0.68         0.19
d[22] (out)                         0.48 r            0.68         0.20
d[18] (out)                         0.47 f            0.68         0.20
d[21] (out)                         0.46 r            0.68         0.21
d[22] (out)                         0.46 r            0.68         0.22
d[18] (out)                         0.45 f            0.68         0.22
d[21] (out)                         0.44 r            0.68         0.23
d[17] (out)                         0.40 r            0.68         0.27
d[17] (out)                         0.38 r            0.68         0.29
d[14] (out)                         0.36 r            0.68         0.32
d[15] (out)                         0.36 f            0.68         0.32
d[14] (out)                         0.34 r            0.68         0.34
d[15] (out)                         0.34 f            0.68         0.34

1
cell_name:  mac/U936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.10
d[19] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.51 r            0.68         0.17
d[18] (out)                         0.50 f            0.68         0.17
d[21] (out)                         0.49 r            0.68         0.18
d[17] (out)                         0.43 r            0.68         0.24
d[14] (out)                         0.39 r            0.68         0.28
d[15] (out)                         0.39 f            0.68         0.29

1
cell_name:  mac/U940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.10
d[19] (out)                         0.56 r            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.12
d[19] (out)                         0.54 r            0.68         0.13
d[31] (out)                         0.53 r            0.68         0.14
d[31] (out)                         0.51 r            0.68         0.17
d[22] (out)                         0.50 f            0.68         0.17
d[18] (out)                         0.49 r            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.19
d[22] (out)                         0.48 f            0.68         0.19
d[18] (out)                         0.47 r            0.68         0.20
d[21] (out)                         0.47 f            0.68         0.21
d[17] (out)                         0.43 f            0.68         0.25
d[17] (out)                         0.41 f            0.68         0.27
d[14] (out)                         0.38 f            0.68         0.30
d[15] (out)                         0.37 r            0.68         0.30
d[14] (out)                         0.36 f            0.68         0.32
d[15] (out)                         0.35 r            0.68         0.32

1
cell_name:  mac/U941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.57 f            0.68         0.11
d[19] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.54 f            0.68         0.13
d[19] (out)                         0.52 r            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.16
d[28] (out)                         0.51 f            0.68         0.17
d[25] (out)                         0.51 f            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.17
d[26] (out)                         0.50 f            0.68         0.17
d[29] (out)                         0.50 r            0.68         0.17
d[31] (out)                         0.49 f            0.68         0.18
d[22] (out)                         0.49 f            0.68         0.18
d[27] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.49 f            0.68         0.19
d[28] (out)                         0.48 f            0.68         0.19
d[23] (out)                         0.48 f            0.68         0.19
d[24] (out)                         0.48 r            0.68         0.20
d[25] (out)                         0.48 f            0.68         0.20
d[30] (out)                         0.48 r            0.68         0.20
d[26] (out)                         0.48 f            0.68         0.20
d[21] (out)                         0.48 r            0.68         0.20
d[29] (out)                         0.48 r            0.68         0.20
d[22] (out)                         0.46 r            0.68         0.21
d[27] (out)                         0.46 r            0.68         0.21
d[18] (out)                         0.46 f            0.68         0.21
d[23] (out)                         0.45 f            0.68         0.22
d[24] (out)                         0.45 r            0.68         0.22
d[21] (out)                         0.45 r            0.68         0.22
d[17] (out)                         0.42 r            0.68         0.26
d[17] (out)                         0.39 r            0.68         0.28
d[16] (out)                         0.38 f            0.68         0.29
d[15] (out)                         0.36 r            0.68         0.32
d[16] (out)                         0.36 f            0.68         0.32
d[15] (out)                         0.33 r            0.68         0.34

1
cell_name:  mac/U951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[20] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[19] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.54 r            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.54 f            0.68         0.14
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 f            0.68         0.14
d[21] (out)                         0.52 f            0.68         0.15
d[18] (out)                         0.50 f            0.68         0.18
d[18] (out)                         0.47 r            0.68         0.21

1
cell_name:  mac/U953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[20] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[19] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.56 r            0.68         0.11
d[22] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.55 f            0.68         0.13
d[19] (out)                         0.54 r            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.54 f            0.68         0.14
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 f            0.68         0.14
d[21] (out)                         0.52 f            0.68         0.15
d[18] (out)                         0.50 r            0.68         0.18
d[18] (out)                         0.47 r            0.68         0.21

1
cell_name:  mac/U956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[20] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[19] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12
d[22] (out)                         0.55 f            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[21] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.54 r            0.68         0.14
d[20] (out)                         0.53 f            0.68         0.14
d[25] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 r            0.68         0.14
d[26] (out)                         0.53 f            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.14
d[30] (out)                         0.53 f            0.68         0.15
d[19] (out)                         0.52 r            0.68         0.16
d[27] (out)                         0.51 f            0.68         0.16
d[22] (out)                         0.51 f            0.68         0.17
d[23] (out)                         0.51 f            0.68         0.17
d[24] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.49 f            0.68         0.18
d[18] (out)                         0.49 r            0.68         0.19
d[18] (out)                         0.44 r            0.68         0.23

1
cell_name:  mac/U958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[20] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.12
d[19] (out)                         0.55 f            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[19] (out)                         0.54 r            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[31] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[31] (out)                         0.51 r            0.68         0.17
d[22] (out)                         0.50 r            0.68         0.18
d[18] (out)                         0.49 f            0.68         0.18
d[21] (out)                         0.48 r            0.68         0.19
d[22] (out)                         0.48 f            0.68         0.20
d[18] (out)                         0.47 r            0.68         0.21
d[21] (out)                         0.47 f            0.68         0.21
d[16] (out)                         0.43 f            0.68         0.24
d[17] (out)                         0.43 r            0.68         0.25
d[16] (out)                         0.41 r            0.68         0.26
d[17] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 f            0.68         0.13
d[23] (out)                         0.53 f            0.68         0.14
d[24] (out)                         0.53 f            0.68         0.14
d[22] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[31] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.55 f            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[25] (out)                         0.54 r            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[26] (out)                         0.52 f            0.68         0.16
d[26] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 f            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[30] (out)                         0.52 f            0.68         0.15
d[31] (out)                         0.51 f            0.68         0.17
d[29] (out)                         0.51 r            0.68         0.17
d[30] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.50 f            0.68         0.17
d[21] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.52 f            0.68         0.15
d[27] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.50 r            0.68         0.17
d[20] (out)                         0.50 f            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.48 r            0.68         0.19
d[18] (out)                         0.41 r            0.68         0.27

1
cell_name:  mac/U1003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.47 r            0.68         0.20
d[19] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U1006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[22] (out)                         0.55 r            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[20] (out)                         0.48 r            0.68         0.20
d[19] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U1011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.17

1
cell_name:  mac/U1016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.51 f            0.68         0.17
d[23] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U1021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U1023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U1027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.47 r            0.68         0.21

1
cell_name:  mac/U1029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 f            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.13
d[28] (out)                         0.54 r            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14
d[26] (out)                         0.46 r            0.68         0.21

1
cell_name:  mac/U1044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18
d[19] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.54 f            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.47 r            0.68         0.21
d[19] (out)                         0.45 r            0.68         0.23

1
cell_name:  mac/U1048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 f            0.68         0.11
d[22] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[22] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[20] (out)                         0.55 f            0.68         0.13
d[21] (out)                         0.54 r            0.68         0.13
d[19] (out)                         0.53 r            0.68         0.14
d[18] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U1050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.09
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.45 f            0.68         0.22

1
cell_name:  mac/U1053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.57 r            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.13
d[22] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[21] (out)                         0.53 r            0.68         0.14
d[18] (out)                         0.48 f            0.68         0.20
d[17] (out)                         0.42 r            0.68         0.25

1
cell_name:  mac/U1056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.54 r            0.68         0.13
d[22] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[21] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.49 f            0.68         0.19
d[17] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U1057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.47 r            0.68         0.20
d[19] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U1060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.47 r            0.68         0.20
d[19] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U1061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mac/U1877/B2 (OAI21_X1)             0.02 f        infinity     infinity

1
cell_name:  mac/U1065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U1066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.19
d[19] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U1071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.52 r            0.68         0.16
d[24] (out)                         0.50 f            0.68         0.17
d[22] (out)                         0.46 f            0.68         0.21

1
cell_name:  mac/U1081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.55 r            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.46 r            0.68         0.21

1
cell_name:  mac/U1082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.47 r            0.68         0.21

1
cell_name:  mac/U1086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U1089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.52 r            0.68         0.15
d[24] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.56 f            0.68         0.12
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.55 f            0.68         0.12
d[26] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.47 r            0.68         0.21

1
cell_name:  mac/U1106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.50 f            0.68         0.17
d[21] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U1108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.53 f            0.68         0.14
d[22] (out)                         0.49 r            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.56 f            0.68         0.12
d[28] (out)                         0.54 f            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.13
d[26] (out)                         0.54 f            0.68         0.13
d[27] (out)                         0.53 r            0.68         0.14
d[24] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.46 r            0.68         0.21
d[21] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U1120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.56 f            0.68         0.12
d[28] (out)                         0.54 f            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.13
d[26] (out)                         0.54 f            0.68         0.13
d[27] (out)                         0.53 r            0.68         0.14
d[24] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.46 r            0.68         0.21
d[21] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U1121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.53 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.50 f            0.68         0.18

1
cell_name:  mac/U1124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.54 r            0.68         0.14
d[22] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U1125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.53 f            0.68         0.15

1
cell_name:  mac/U1131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[26] (out)                         0.50 f            0.68         0.17
d[25] (out)                         0.46 f            0.68         0.21

1
cell_name:  mac/U1136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[31] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U1145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U1150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[26] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U1152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U1158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U1160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[28] (out)                         0.54 r            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.15
d[31] (out)                         0.53 f            0.68         0.15
d[30] (out)                         0.52 r            0.68         0.15
d[29] (out)                         0.52 r            0.68         0.15
d[28] (out)                         0.52 r            0.68         0.16
d[27] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mac/U4090/C1 (AOI211_X1)            0.05 f        infinity     infinity

1
cell_name:  mac/U1163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mac/U4090/C1 (AOI211_X1)            0.05 f        infinity     infinity
mac/U766/B1 (AOI21_X1)              0.02 f        infinity     infinity

1
cell_name:  mac/U1165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[31] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[26] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U1166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11

1
cell_name:  mac/U1168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U1170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U1171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.53 f            0.68         0.14
d[27] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U1172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.50 f            0.68         0.18

1
cell_name:  mac/U1173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11

1
cell_name:  mac/U1178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U1179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U1180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U1181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mac/U1181/A2 (OAI22_X1)             0.04 r        infinity     infinity

1
cell_name:  mac/U1182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mac/U1182/A1 (AOI22_X1)             0.04 r        infinity     infinity

1
cell_name:  mac/U1184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[20] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[19] (out)                         0.57 r            0.68         0.11
d[22] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[18] (out)                         0.50 r            0.68         0.18
d[17] (out)                         0.45 r            0.68         0.23

1
cell_name:  mac/U1187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[20] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.55 f            0.68         0.13
d[26] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[27] (out)                         0.53 r            0.68         0.14
d[19] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.52 r            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[18] (out)                         0.46 r            0.68         0.22
d[17] (out)                         0.40 r            0.68         0.27

1
cell_name:  mac/U1189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[20] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.55 f            0.68         0.13
d[26] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[27] (out)                         0.53 r            0.68         0.14
d[19] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.52 r            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[18] (out)                         0.46 r            0.68         0.22
d[17] (out)                         0.40 r            0.68         0.27

1
cell_name:  mac/U1190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.54 r            0.68         0.13
d[22] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[21] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.49 f            0.68         0.19
d[17] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U1191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[23] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.13
d[20] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.59 f            0.68         0.09
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.54 f            0.68         0.13
d[22] (out)                         0.50 f            0.68         0.17
d[21] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U1196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.48 f            0.68         0.19

1
cell_name:  mac/U1198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.48 f            0.68         0.19

1
cell_name:  mac/U1200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.48 f            0.68         0.19

1
cell_name:  mac/U1201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.48 f            0.68         0.20

1
cell_name:  mac/U1202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.48 f            0.68         0.19

1
cell_name:  mac/U1203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.52 r            0.68         0.15
d[25] (out)                         0.47 f            0.68         0.20

1
cell_name:  mac/U1204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[24] (out)                         0.49 r            0.68         0.18
d[23] (out)                         0.49 r            0.68         0.18
d[24] (out)                         0.49 r            0.68         0.19
d[23] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U1207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[24] (out)                         0.49 r            0.68         0.19
d[23] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U1209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mac/U1204/B1 (AOI22_X1)             0.03 r        infinity     infinity

1
cell_name:  mac/U1210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U1211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.52 f            0.68         0.16
d[24] (out)                         0.51 r            0.68         0.17

1
cell_name:  mac/U1212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12
d[28] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14
d[23] (out)                         0.50 f            0.68         0.18
d[24] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U1213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12
d[28] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14
d[23] (out)                         0.50 f            0.68         0.18
d[24] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U1214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.51 r            0.68         0.16
d[25] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U1218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14
d[26] (out)                         0.50 r            0.68         0.18
d[25] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U1219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.55 f            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.55 r            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.13
d[23] (out)                         0.50 f            0.68         0.18
d[24] (out)                         0.49 f            0.68         0.18
d[22] (out)                         0.46 f            0.68         0.22

1
cell_name:  mac/U1223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U1224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U1226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.54 f            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14
d[26] (out)                         0.50 f            0.68         0.18
d[25] (out)                         0.45 f            0.68         0.22

1
cell_name:  mac/U1228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.56 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.13
d[26] (out)                         0.50 f            0.68         0.18
d[25] (out)                         0.46 f            0.68         0.22

1
cell_name:  mac/U1229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.47 f            0.68         0.20
d[30] (out)                         0.47 r            0.68         0.21
d[29] (out)                         0.47 r            0.68         0.21
d[28] (out)                         0.46 r            0.68         0.21
d[27] (out)                         0.46 f            0.68         0.22

1
cell_name:  mac/U1231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U1233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U1235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U1236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U1237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U1238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U1239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.51 r            0.68         0.16

1
cell_name:  mac/U1241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.54 f            0.68         0.13

1
cell_name:  mac/U1245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U1246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 f            0.68         0.13
d[30] (out)                         0.52 f            0.68         0.16

1
cell_name:  mac/U1248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U1250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.53 f            0.68         0.15

1
cell_name:  mac/U1251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U1252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.56 f            0.68         0.11
d[29] (out)                         0.55 r            0.68         0.12

1
cell_name:  mac/U1253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[31] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.54 f            0.68         0.13

1
cell_name:  mac/U1254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.13

1
cell_name:  mac/U1255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.51 r            0.68         0.17

1
cell_name:  mac/U1256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[19] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[22] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[18] (out)                         0.49 r            0.68         0.18
d[17] (out)                         0.44 r            0.68         0.24
d[16] (out)                         0.41 r            0.68         0.27

1
cell_name:  mac/U1257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.57 f            0.68         0.11
d[20] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.13
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.49 f            0.68         0.19
d[21] (out)                         0.48 r            0.68         0.20
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U1261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.56 r            0.68         0.12
d[19] (out)                         0.54 r            0.68         0.14
d[18] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U1263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.56 r            0.68         0.12
d[19] (out)                         0.54 r            0.68         0.14
d[18] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U1265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[22] (out)                         0.55 f            0.68         0.12
d[20] (out)                         0.55 f            0.68         0.13
d[21] (out)                         0.54 f            0.68         0.13
d[19] (out)                         0.53 r            0.68         0.15
d[18] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U1266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[22] (out)                         0.55 f            0.68         0.12
d[20] (out)                         0.55 f            0.68         0.13
d[21] (out)                         0.54 f            0.68         0.13
d[19] (out)                         0.53 r            0.68         0.15
d[18] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U1268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[22] (out)                         0.55 f            0.68         0.12
d[20] (out)                         0.55 f            0.68         0.13
d[21] (out)                         0.54 f            0.68         0.13
d[19] (out)                         0.53 r            0.68         0.15
d[18] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U1269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[20] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.12
d[19] (out)                         0.56 r            0.68         0.12
d[22] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.54 r            0.68         0.14
d[18] (out)                         0.48 r            0.68         0.19
d[17] (out)                         0.43 r            0.68         0.24

1
cell_name:  mac/U1273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[20] (out)                         0.58 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[19] (out)                         0.56 r            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.56 f            0.68         0.12
d[24] (out)                         0.55 r            0.68         0.12
d[21] (out)                         0.54 r            0.68         0.13
d[18] (out)                         0.49 r            0.68         0.18
d[17] (out)                         0.40 r            0.68         0.27

1
cell_name:  mac/U1274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[20] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.55 f            0.68         0.13
d[26] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[27] (out)                         0.53 r            0.68         0.14
d[19] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.52 r            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[18] (out)                         0.46 r            0.68         0.22
d[17] (out)                         0.40 r            0.68         0.27

1
cell_name:  mac/U1275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[20] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[19] (out)                         0.57 r            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[18] (out)                         0.50 r            0.68         0.18
d[17] (out)                         0.45 r            0.68         0.23

1
cell_name:  mac/U1276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[20] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[19] (out)                         0.57 r            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[21] (out)                         0.55 r            0.68         0.12
d[18] (out)                         0.50 r            0.68         0.18
d[17] (out)                         0.45 r            0.68         0.23

1
cell_name:  mac/U1278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.18

1
cell_name:  mac/U1279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.18

1
cell_name:  mac/U1280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.09
d[23] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[22] (out)                         0.52 r            0.68         0.15
d[21] (out)                         0.51 r            0.68         0.17
d[20] (out)                         0.45 r            0.68         0.23

1
cell_name:  mac/U1282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.09
d[23] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.55 r            0.68         0.13
d[22] (out)                         0.52 r            0.68         0.16
d[21] (out)                         0.50 r            0.68         0.17
d[20] (out)                         0.44 r            0.68         0.23

1
cell_name:  mac/U1283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.53 r            0.68         0.15
d[21] (out)                         0.52 r            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.16
d[20] (out)                         0.46 f            0.68         0.22
d[20] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U1284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 f            0.68         0.13
d[22] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U1285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[28] (out)                         0.54 f            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.14
d[26] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.51 f            0.68         0.16
d[22] (out)                         0.46 f            0.68         0.22
d[21] (out)                         0.46 f            0.68         0.22

1
cell_name:  mac/U1286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.50 r            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U1287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.50 r            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.18

1
cell_name:  mac/U1288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.52 r            0.68         0.15
d[24] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.52 r            0.68         0.15
d[24] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.58 f            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.52 r            0.68         0.15
d[24] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[31] (out)                         0.51 f            0.68         0.17
d[28] (out)                         0.51 f            0.68         0.17
d[25] (out)                         0.50 f            0.68         0.17
d[26] (out)                         0.50 r            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.17
d[29] (out)                         0.50 r            0.68         0.17
d[27] (out)                         0.50 r            0.68         0.18
d[22] (out)                         0.48 f            0.68         0.20
d[24] (out)                         0.46 r            0.68         0.22
d[23] (out)                         0.46 f            0.68         0.22
d[22] (out)                         0.42 f            0.68         0.25

1
cell_name:  mac/U1295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.55 f            0.68         0.13
d[30] (out)                         0.55 r            0.68         0.13
d[26] (out)                         0.55 f            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.50 f            0.68         0.17
d[28] (out)                         0.50 f            0.68         0.17
d[26] (out)                         0.50 r            0.68         0.17
d[25] (out)                         0.50 f            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.50 r            0.68         0.17
d[29] (out)                         0.50 r            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.18
d[27] (out)                         0.50 r            0.68         0.18
d[22] (out)                         0.47 f            0.68         0.21
d[24] (out)                         0.46 r            0.68         0.22
d[23] (out)                         0.46 f            0.68         0.22
d[22] (out)                         0.42 f            0.68         0.25

1
cell_name:  mac/U1296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[31] (out)                         0.51 f            0.68         0.17
d[28] (out)                         0.51 f            0.68         0.17
d[25] (out)                         0.50 f            0.68         0.17
d[26] (out)                         0.50 r            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.17
d[29] (out)                         0.50 r            0.68         0.17
d[27] (out)                         0.50 r            0.68         0.18
d[22] (out)                         0.48 f            0.68         0.20
d[24] (out)                         0.46 r            0.68         0.22
d[23] (out)                         0.46 f            0.68         0.22
d[22] (out)                         0.42 f            0.68         0.25

1
cell_name:  mac/U1297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.52 r            0.68         0.16
d[24] (out)                         0.51 f            0.68         0.17

1
cell_name:  mac/U1299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.60 f            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[31] (out)                         0.60 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.59 f            0.68         0.09
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14

1
cell_name:  mac/U1300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[26] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.47 f            0.68         0.20

1
cell_name:  mac/U1301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U1302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U1303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.48 f            0.68         0.20

1
cell_name:  mac/U1304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U1310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U1312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[31] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.54 r            0.68         0.14
d[24] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U1317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[31] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.58 f            0.68         0.10
d[23] (out)                         0.54 r            0.68         0.14
d[24] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U1318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.55 f            0.68         0.13
d[26] (out)                         0.48 r            0.68         0.20
d[26] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.52 f            0.68         0.15
d[30] (out)                         0.52 r            0.68         0.15
d[29] (out)                         0.52 r            0.68         0.15
d[28] (out)                         0.51 f            0.68         0.16
d[27] (out)                         0.51 f            0.68         0.17

1
cell_name:  mac/U1320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U1321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U1322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.47 f            0.68         0.20
d[30] (out)                         0.47 r            0.68         0.21
d[29] (out)                         0.47 r            0.68         0.21
d[28] (out)                         0.46 r            0.68         0.21
d[27] (out)                         0.46 f            0.68         0.22

1
cell_name:  mac/U1323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U1324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.56 f            0.68         0.12

1
cell_name:  mac/U1325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 f            0.68         0.14
d[31] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 f            0.68         0.14
d[31] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.56 r            0.68         0.11

1
cell_name:  mac/U1330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.56 r            0.68         0.11

1
cell_name:  mac/U1331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.12
d[30] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.15
d[28] (out)                         0.52 f            0.68         0.16
d[28] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U1332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.12
d[30] (out)                         0.53 r            0.68         0.15
d[29] (out)                         0.53 r            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.15
d[28] (out)                         0.52 f            0.68         0.16
d[28] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U1333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[30] (out)                         0.54 f            0.68         0.13
d[28] (out)                         0.46 f            0.68         0.21

1
cell_name:  mac/U1334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.51 f            0.68         0.17

1
cell_name:  mac/U1335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U1336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[28] (out)                         0.53 f            0.68         0.15

1
cell_name:  mac/U1337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.54 f            0.68         0.13

1
cell_name:  mac/U1340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.51 f            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[30] (out)                         0.51 r            0.68         0.17
d[28] (out)                         0.50 f            0.68         0.17
d[28] (out)                         0.44 f            0.68         0.23

1
cell_name:  mac/U1342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.54 r            0.68         0.13

1
cell_name:  mac/U1346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[21] (out)                         0.50 r            0.68         0.17
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.42 r            0.68         0.26
d[15] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U1348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.55 r            0.68         0.13
d[19] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.51 f            0.68         0.17
d[25] (out)                         0.48 f            0.68         0.19
d[28] (out)                         0.48 r            0.68         0.19
d[26] (out)                         0.48 f            0.68         0.19
d[29] (out)                         0.48 r            0.68         0.19
d[30] (out)                         0.48 f            0.68         0.20
d[22] (out)                         0.48 r            0.68         0.20
d[18] (out)                         0.47 f            0.68         0.20
d[21] (out)                         0.47 r            0.68         0.21
d[27] (out)                         0.46 r            0.68         0.21
d[23] (out)                         0.46 f            0.68         0.22
d[24] (out)                         0.46 f            0.68         0.22
d[17] (out)                         0.41 r            0.68         0.27
d[14] (out)                         0.36 r            0.68         0.31
d[15] (out)                         0.36 f            0.68         0.31
d[16] (out)                         0.35 f            0.68         0.32

1
cell_name:  mac/U1349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.54 f            0.68         0.14
d[19] (out)                         0.52 r            0.68         0.16
d[31] (out)                         0.49 r            0.68         0.19
d[25] (out)                         0.47 f            0.68         0.20
d[28] (out)                         0.47 r            0.68         0.20
d[26] (out)                         0.47 f            0.68         0.20
d[29] (out)                         0.47 r            0.68         0.21
d[30] (out)                         0.47 f            0.68         0.21
d[22] (out)                         0.46 f            0.68         0.22
d[27] (out)                         0.45 f            0.68         0.22
d[18] (out)                         0.45 r            0.68         0.22
d[23] (out)                         0.45 f            0.68         0.23
d[21] (out)                         0.45 f            0.68         0.23
d[24] (out)                         0.44 f            0.68         0.23
d[17] (out)                         0.39 f            0.68         0.29
d[16] (out)                         0.34 f            0.68         0.34
d[14] (out)                         0.34 f            0.68         0.34
d[15] (out)                         0.33 r            0.68         0.34
d[13] (out)                         0.30 r            0.68         0.37

1
cell_name:  mac/U1359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[20] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[26] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[19] (out)                         0.57 r            0.68         0.11
d[31] (out)                         0.57 f            0.68         0.11
d[22] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.54 r            0.68         0.13
d[19] (out)                         0.54 r            0.68         0.13
d[22] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[21] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.50 r            0.68         0.18
d[18] (out)                         0.47 r            0.68         0.21
d[17] (out)                         0.44 f            0.68         0.23
d[17] (out)                         0.42 f            0.68         0.26

1
cell_name:  mac/U1360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.57 f            0.68         0.11
d[20] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.13
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.49 f            0.68         0.19
d[21] (out)                         0.48 r            0.68         0.20
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U1363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.09
d[20] (out)                         0.56 f            0.68         0.11
d[19] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.55 f            0.68         0.13
d[28] (out)                         0.55 r            0.68         0.13
d[26] (out)                         0.55 f            0.68         0.13
d[29] (out)                         0.55 r            0.68         0.13
d[30] (out)                         0.55 f            0.68         0.13
d[19] (out)                         0.55 r            0.68         0.13
d[31] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.53 f            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.14
d[26] (out)                         0.53 f            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.15
d[30] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.53 f            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.52 f            0.68         0.15
d[31] (out)                         0.51 r            0.68         0.16
d[27] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.17
d[24] (out)                         0.50 f            0.68         0.17
d[22] (out)                         0.50 f            0.68         0.17
d[18] (out)                         0.49 r            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.18
d[22] (out)                         0.49 f            0.68         0.19
d[18] (out)                         0.48 r            0.68         0.20
d[21] (out)                         0.47 f            0.68         0.20
d[17] (out)                         0.43 f            0.68         0.25
d[17] (out)                         0.41 f            0.68         0.26
d[16] (out)                         0.41 r            0.68         0.26
d[16] (out)                         0.39 r            0.68         0.28

1
cell_name:  mac/U1364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.60 f            0.68         0.08
d[19] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.55 r            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.52 f            0.68         0.16
d[18] (out)                         0.51 r            0.68         0.17
d[21] (out)                         0.50 f            0.68         0.17
d[17] (out)                         0.44 f            0.68         0.23
d[16] (out)                         0.42 r            0.68         0.25

1
cell_name:  mac/U1365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[21] (out)                         0.50 f            0.68         0.18
d[22] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U1367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.56 f            0.68         0.12
d[28] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[31] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.54 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.14
d[24] (out)                         0.53 f            0.68         0.15
d[21] (out)                         0.47 f            0.68         0.20
d[22] (out)                         0.46 f            0.68         0.21

1
cell_name:  mac/U1368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.55 f            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[21] (out)                         0.49 f            0.68         0.18
d[22] (out)                         0.48 f            0.68         0.19

1
cell_name:  mac/U1369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.43 f            0.68         0.24

1
cell_name:  mac/U1370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.43 f            0.68         0.24

1
cell_name:  mac/U1371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.52 r            0.68         0.16
d[23] (out)                         0.51 r            0.68         0.17
d[24] (out)                         0.50 f            0.68         0.18
d[22] (out)                         0.48 f            0.68         0.19
d[22] (out)                         0.46 f            0.68         0.22

1
cell_name:  mac/U1372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.09
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.16
d[24] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.49 f            0.68         0.18
d[22] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U1373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.56 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.14
d[22] (out)                         0.50 f            0.68         0.17
d[21] (out)                         0.50 f            0.68         0.18
d[22] (out)                         0.48 f            0.68         0.20
d[21] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.56 r            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.14
d[26] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.54 r            0.68         0.14
d[28] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.53 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.14
d[27] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.51 r            0.68         0.17
d[24] (out)                         0.50 f            0.68         0.18
d[23] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.55 f            0.68         0.13
d[31] (out)                         0.55 r            0.68         0.13
d[26] (out)                         0.55 f            0.68         0.13
d[28] (out)                         0.55 f            0.68         0.13
d[30] (out)                         0.55 r            0.68         0.13
d[29] (out)                         0.55 r            0.68         0.13
d[27] (out)                         0.54 r            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.14
d[26] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.54 r            0.68         0.14
d[28] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.53 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.14
d[27] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.50 f            0.68         0.17
d[23] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.49 r            0.68         0.19
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 r            0.68         0.13
d[28] (out)                         0.55 f            0.68         0.13
d[26] (out)                         0.55 r            0.68         0.13
d[25] (out)                         0.55 f            0.68         0.13
d[30] (out)                         0.55 r            0.68         0.13
d[29] (out)                         0.55 r            0.68         0.13
d[27] (out)                         0.54 r            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.14
d[26] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.54 r            0.68         0.14
d[28] (out)                         0.54 f            0.68         0.14
d[30] (out)                         0.53 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.14
d[27] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.50 f            0.68         0.17
d[23] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.49 r            0.68         0.19
d[24] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 f            0.68         0.12
d[26] (out)                         0.53 r            0.68         0.15
d[25] (out)                         0.52 f            0.68         0.16
d[24] (out)                         0.44 r            0.68         0.23

1
cell_name:  mac/U1384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.11
d[26] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.52 f            0.68         0.16
d[30] (out)                         0.51 r            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[28] (out)                         0.50 f            0.68         0.17
d[26] (out)                         0.50 r            0.68         0.18
d[27] (out)                         0.49 f            0.68         0.18
d[25] (out)                         0.49 f            0.68         0.18
d[24] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.42 r            0.68         0.26

1
cell_name:  mac/U1387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.11
d[31] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.54 f            0.68         0.13
d[26] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U1388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.12
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[28] (out)                         0.53 f            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.15

1
cell_name:  mac/U1389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[31] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.56 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U1391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.47 f            0.68         0.20

1
cell_name:  mac/U1393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.47 f            0.68         0.20

1
cell_name:  mac/U1399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.47 f            0.68         0.20

1
cell_name:  mac/U1400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.53 f            0.68         0.14

1
cell_name:  mac/U1402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09

1
cell_name:  mac/U1403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.58 f            0.68         0.09

1
cell_name:  mac/U1404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.54 r            0.68         0.13

1
cell_name:  mac/U1406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 r            0.68         0.11
d[31] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.54 r            0.68         0.13

1
cell_name:  mac/U1407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08

1
cell_name:  mac/U1408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08

1
cell_name:  mac/U1409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.09
d[29] (out)                         0.56 r            0.68         0.12
d[31] (out)                         0.54 r            0.68         0.14
d[30] (out)                         0.53 f            0.68         0.15
d[29] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U1410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.53 f            0.68         0.14

1
cell_name:  mac/U1411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.52 f            0.68         0.15
d[31] (out)                         0.51 f            0.68         0.17
d[30] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U1412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U1413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.56 f            0.68         0.12
d[30] (out)                         0.52 f            0.68         0.15

1
cell_name:  mac/U1415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.57 f            0.68         0.10

1
cell_name:  mac/U1416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.57 f            0.68         0.10

1
cell_name:  mac/U1419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mac/U1420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.57 r            0.68         0.10
d[19] (out)                         0.56 f            0.68         0.12
d[20] (out)                         0.55 r            0.68         0.13
d[19] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.53 f            0.68         0.14
d[25] (out)                         0.51 f            0.68         0.17
d[31] (out)                         0.51 f            0.68         0.17
d[28] (out)                         0.51 r            0.68         0.17
d[26] (out)                         0.51 f            0.68         0.17
d[29] (out)                         0.51 r            0.68         0.17
d[30] (out)                         0.50 f            0.68         0.17
d[22] (out)                         0.50 r            0.68         0.17
d[18] (out)                         0.50 f            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.18
d[27] (out)                         0.49 r            0.68         0.19
d[25] (out)                         0.48 f            0.68         0.19
d[23] (out)                         0.48 f            0.68         0.19
d[28] (out)                         0.48 r            0.68         0.19
d[26] (out)                         0.48 f            0.68         0.19
d[29] (out)                         0.48 r            0.68         0.19
d[24] (out)                         0.48 f            0.68         0.19
d[30] (out)                         0.48 f            0.68         0.20
d[22] (out)                         0.48 r            0.68         0.20
d[18] (out)                         0.47 f            0.68         0.20
d[21] (out)                         0.47 r            0.68         0.21
d[27] (out)                         0.46 r            0.68         0.21
d[23] (out)                         0.46 f            0.68         0.22
d[24] (out)                         0.46 f            0.68         0.22
d[17] (out)                         0.43 r            0.68         0.24
d[17] (out)                         0.41 r            0.68         0.27
d[14] (out)                         0.39 r            0.68         0.29
d[15] (out)                         0.39 f            0.68         0.29
d[16] (out)                         0.38 f            0.68         0.30
d[14] (out)                         0.36 r            0.68         0.31
d[15] (out)                         0.36 f            0.68         0.31
d[16] (out)                         0.35 f            0.68         0.32

1
cell_name:  mac/U1422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.60 r            0.68         0.08
d[26] (out)                         0.60 f            0.68         0.08
d[29] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.58 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.55 r            0.68         0.13
d[21] (out)                         0.53 r            0.68         0.14
d[20] (out)                         0.49 r            0.68         0.18
d[19] (out)                         0.47 r            0.68         0.20
d[20] (out)                         0.47 r            0.68         0.20
d[19] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U1424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.50 r            0.68         0.18

1
cell_name:  mac/U1427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.53 r            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.16
d[30] (out)                         0.51 r            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[28] (out)                         0.50 f            0.68         0.17
d[27] (out)                         0.49 f            0.68         0.18
d[26] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U1428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.14
d[31] (out)                         0.51 f            0.68         0.16
d[30] (out)                         0.51 r            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[28] (out)                         0.50 f            0.68         0.17
d[27] (out)                         0.49 f            0.68         0.18
d[26] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U1429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.53 r            0.68         0.14
d[31] (out)                         0.51 f            0.68         0.17
d[30] (out)                         0.51 r            0.68         0.17
d[29] (out)                         0.50 r            0.68         0.17
d[28] (out)                         0.50 f            0.68         0.18
d[27] (out)                         0.48 f            0.68         0.19
d[26] (out)                         0.45 r            0.68         0.23

1
cell_name:  mac/U1431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[31] (out)                         0.55 r            0.68         0.12

1
cell_name:  mac/U1434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[31] (out)                         0.55 r            0.68         0.12

1
cell_name:  mac/U1435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.34 r            0.68         0.34
d[13] (out)                         0.32 r            0.68         0.36

1
cell_name:  mac/U1436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.34 r            0.68         0.34
d[13] (out)                         0.32 r            0.68         0.36

1
cell_name:  mac/U1437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.34 f            0.68         0.34
d[13] (out)                         0.32 f            0.68         0.36

1
cell_name:  mac/U1438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.57 f            0.68         0.11
d[20] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.13
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.49 f            0.68         0.19
d[21] (out)                         0.48 r            0.68         0.20
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U1439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 f            0.68         0.09
d[19] (out)                         0.57 f            0.68         0.11
d[20] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.13
d[31] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.54 r            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.54 f            0.68         0.14
d[24] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.52 r            0.68         0.15
d[31] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.51 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.49 f            0.68         0.19
d[21] (out)                         0.48 r            0.68         0.20
d[17] (out)                         0.44 r            0.68         0.23
d[16] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U1440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.09
d[20] (out)                         0.58 f            0.68         0.09
d[19] (out)                         0.57 r            0.68         0.11
d[19] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.55 f            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.54 r            0.68         0.14
d[31] (out)                         0.54 r            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.51 f            0.68         0.17
d[18] (out)                         0.50 r            0.68         0.18
d[18] (out)                         0.50 r            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.18
d[17] (out)                         0.43 f            0.68         0.24
d[17] (out)                         0.43 f            0.68         0.24
d[16] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.41 r            0.68         0.26

1
cell_name:  mac/U1442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.55 f            0.68         0.13
d[19] (out)                         0.53 r            0.68         0.14
d[25] (out)                         0.52 f            0.68         0.16
d[28] (out)                         0.52 r            0.68         0.16
d[26] (out)                         0.52 f            0.68         0.16
d[29] (out)                         0.52 r            0.68         0.16
d[30] (out)                         0.52 f            0.68         0.16
d[31] (out)                         0.50 r            0.68         0.17
d[27] (out)                         0.50 f            0.68         0.18
d[23] (out)                         0.49 f            0.68         0.18
d[24] (out)                         0.49 f            0.68         0.18
d[22] (out)                         0.47 f            0.68         0.20
d[18] (out)                         0.46 r            0.68         0.21
d[21] (out)                         0.46 f            0.68         0.22
d[17] (out)                         0.40 f            0.68         0.28
d[16] (out)                         0.38 r            0.68         0.30

1
cell_name:  mac/U1443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.10
d[20] (out)                         0.58 f            0.68         0.10
d[19] (out)                         0.56 r            0.68         0.11
d[19] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.55 f            0.68         0.13
d[28] (out)                         0.55 r            0.68         0.13
d[26] (out)                         0.55 f            0.68         0.13
d[28] (out)                         0.55 r            0.68         0.13
d[26] (out)                         0.55 f            0.68         0.13
d[29] (out)                         0.55 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[30] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 f            0.68         0.13
d[31] (out)                         0.53 r            0.68         0.15
d[31] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.53 f            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.52 f            0.68         0.16
d[24] (out)                         0.52 f            0.68         0.16
d[22] (out)                         0.50 f            0.68         0.17
d[22] (out)                         0.50 f            0.68         0.18
d[18] (out)                         0.49 r            0.68         0.18
d[18] (out)                         0.49 r            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.19
d[21] (out)                         0.49 f            0.68         0.19
d[17] (out)                         0.43 f            0.68         0.25
d[17] (out)                         0.43 f            0.68         0.25
d[16] (out)                         0.41 r            0.68         0.27
d[16] (out)                         0.41 r            0.68         0.27

1
cell_name:  mac/U1448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.09
d[20] (out)                         0.58 f            0.68         0.09
d[19] (out)                         0.57 r            0.68         0.11
d[19] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.55 f            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.54 r            0.68         0.14
d[31] (out)                         0.54 r            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.51 f            0.68         0.17
d[18] (out)                         0.50 r            0.68         0.18
d[18] (out)                         0.50 r            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.18
d[21] (out)                         0.49 f            0.68         0.18
d[17] (out)                         0.43 f            0.68         0.24
d[17] (out)                         0.43 f            0.68         0.24
d[16] (out)                         0.42 r            0.68         0.26
d[16] (out)                         0.41 r            0.68         0.26

1
cell_name:  mac/U1449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.59 r            0.68         0.08
d[20] (out)                         0.59 f            0.68         0.08
d[19] (out)                         0.58 f            0.68         0.10
d[19] (out)                         0.57 f            0.68         0.10
d[31] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.55 f            0.68         0.13
d[22] (out)                         0.52 r            0.68         0.15
d[18] (out)                         0.52 f            0.68         0.16
d[22] (out)                         0.52 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.17
d[17] (out)                         0.45 r            0.68         0.23
d[17] (out)                         0.44 r            0.68         0.23

1
cell_name:  mac/U1451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.56 f            0.68         0.11
d[20] (out)                         0.56 f            0.68         0.12
d[19] (out)                         0.55 r            0.68         0.13
d[19] (out)                         0.54 r            0.68         0.14
d[31] (out)                         0.51 f            0.68         0.16
d[31] (out)                         0.51 r            0.68         0.17
d[22] (out)                         0.49 r            0.68         0.19
d[18] (out)                         0.48 f            0.68         0.19
d[22] (out)                         0.48 f            0.68         0.20
d[21] (out)                         0.47 r            0.68         0.20
d[18] (out)                         0.47 r            0.68         0.21
d[21] (out)                         0.47 f            0.68         0.21
d[17] (out)                         0.41 r            0.68         0.26
d[17] (out)                         0.40 f            0.68         0.27

1
cell_name:  mac/U1453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[20] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[19] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.55 r            0.68         0.13
d[20] (out)                         0.54 f            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.13
d[26] (out)                         0.54 f            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[30] (out)                         0.54 f            0.68         0.13
d[19] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.52 f            0.68         0.16
d[23] (out)                         0.52 f            0.68         0.16
d[24] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 f            0.68         0.17
d[18] (out)                         0.50 r            0.68         0.17
d[18] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U1454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.10
d[20] (out)                         0.58 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[19] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.56 r            0.68         0.12
d[22] (out)                         0.55 r            0.68         0.13
d[31] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.13
d[30] (out)                         0.54 r            0.68         0.13
d[26] (out)                         0.54 r            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.14
d[20] (out)                         0.54 r            0.68         0.14
d[21] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.53 f            0.68         0.15
d[27] (out)                         0.53 r            0.68         0.15
d[19] (out)                         0.52 f            0.68         0.15
d[22] (out)                         0.52 r            0.68         0.16
d[24] (out)                         0.52 r            0.68         0.16
d[21] (out)                         0.51 r            0.68         0.17
d[23] (out)                         0.50 f            0.68         0.17
d[18] (out)                         0.49 f            0.68         0.18
d[18] (out)                         0.46 f            0.68         0.21
d[17] (out)                         0.45 f            0.68         0.23
d[17] (out)                         0.42 f            0.68         0.26

1
cell_name:  mac/U1455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.56 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.13
d[29] (out)                         0.55 r            0.68         0.13
d[30] (out)                         0.55 r            0.68         0.13
d[19] (out)                         0.54 r            0.68         0.14
d[27] (out)                         0.53 r            0.68         0.14
d[22] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.52 r            0.68         0.15
d[21] (out)                         0.51 r            0.68         0.16
d[18] (out)                         0.47 f            0.68         0.20
d[17] (out)                         0.43 r            0.68         0.25

1
cell_name:  mac/U1456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.55 f            0.68         0.12
d[31] (out)                         0.55 r            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.13
d[28] (out)                         0.54 r            0.68         0.13
d[26] (out)                         0.54 f            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[30] (out)                         0.54 f            0.68         0.13
d[19] (out)                         0.54 r            0.68         0.14
d[27] (out)                         0.52 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.16
d[22] (out)                         0.52 f            0.68         0.16
d[24] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 f            0.68         0.17
d[20] (out)                         0.50 f            0.68         0.18
d[31] (out)                         0.49 r            0.68         0.18
d[25] (out)                         0.49 f            0.68         0.19
d[28] (out)                         0.49 r            0.68         0.19
d[26] (out)                         0.49 f            0.68         0.19
d[29] (out)                         0.49 r            0.68         0.19
d[30] (out)                         0.48 f            0.68         0.19
d[19] (out)                         0.48 r            0.68         0.20
d[27] (out)                         0.47 r            0.68         0.21
d[18] (out)                         0.47 r            0.68         0.21
d[23] (out)                         0.46 f            0.68         0.21
d[22] (out)                         0.46 f            0.68         0.21
d[24] (out)                         0.46 f            0.68         0.21
d[21] (out)                         0.45 f            0.68         0.23
d[17] (out)                         0.42 r            0.68         0.25
d[18] (out)                         0.41 r            0.68         0.26
d[17] (out)                         0.37 r            0.68         0.31

1
cell_name:  mac/U1457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[20] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[19] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.55 r            0.68         0.13
d[20] (out)                         0.54 f            0.68         0.13
d[28] (out)                         0.54 f            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.13
d[26] (out)                         0.54 f            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[30] (out)                         0.54 f            0.68         0.13
d[19] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.52 f            0.68         0.16
d[23] (out)                         0.52 f            0.68         0.16
d[24] (out)                         0.52 f            0.68         0.16
d[21] (out)                         0.51 f            0.68         0.17
d[18] (out)                         0.50 r            0.68         0.17
d[18] (out)                         0.45 r            0.68         0.22

1
cell_name:  mac/U1458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[20] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.11
d[19] (out)                         0.56 r            0.68         0.11
d[22] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.56 f            0.68         0.12
d[24] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.55 f            0.68         0.13
d[31] (out)                         0.54 r            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.14
d[28] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.54 f            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[30] (out)                         0.54 f            0.68         0.14
d[20] (out)                         0.53 f            0.68         0.14
d[27] (out)                         0.52 f            0.68         0.16
d[19] (out)                         0.52 r            0.68         0.16
d[22] (out)                         0.51 f            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.51 f            0.68         0.16
d[21] (out)                         0.50 f            0.68         0.17
d[18] (out)                         0.49 r            0.68         0.19
d[18] (out)                         0.44 r            0.68         0.23

1
cell_name:  mac/U1468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[28] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.55 r            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.51 r            0.68         0.17
d[23] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.50 f            0.68         0.17
d[22] (out)                         0.48 f            0.68         0.20

1
cell_name:  mac/U1469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.55 f            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.53 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.50 f            0.68         0.18
d[22] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.55 f            0.68         0.13
d[30] (out)                         0.55 r            0.68         0.13
d[26] (out)                         0.55 f            0.68         0.13
d[29] (out)                         0.54 r            0.68         0.13
d[31] (out)                         0.54 r            0.68         0.13
d[27] (out)                         0.53 r            0.68         0.14
d[24] (out)                         0.52 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.15
d[25] (out)                         0.51 f            0.68         0.17
d[28] (out)                         0.51 r            0.68         0.17
d[26] (out)                         0.51 f            0.68         0.17
d[29] (out)                         0.51 r            0.68         0.17
d[31] (out)                         0.51 r            0.68         0.17
d[30] (out)                         0.51 f            0.68         0.17
d[27] (out)                         0.49 f            0.68         0.19
d[23] (out)                         0.48 f            0.68         0.19
d[24] (out)                         0.48 f            0.68         0.19
d[21] (out)                         0.47 r            0.68         0.21
d[22] (out)                         0.45 f            0.68         0.22
d[21] (out)                         0.43 f            0.68         0.25
d[22] (out)                         0.42 f            0.68         0.26

1
cell_name:  mac/U1474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 r            0.68         0.10
d[26] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.14
d[28] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.54 f            0.68         0.14
d[29] (out)                         0.54 r            0.68         0.14
d[31] (out)                         0.53 r            0.68         0.14
d[30] (out)                         0.53 f            0.68         0.14
d[27] (out)                         0.52 r            0.68         0.16
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.51 f            0.68         0.17
d[21] (out)                         0.49 f            0.68         0.18
d[22] (out)                         0.48 f            0.68         0.19
d[21] (out)                         0.46 f            0.68         0.22
d[22] (out)                         0.44 f            0.68         0.23

1
cell_name:  mac/U1476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[31] (out)                         0.57 r            0.68         0.10
d[22] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 f            0.68         0.12
d[22] (out)                         0.55 f            0.68         0.13
d[21] (out)                         0.53 f            0.68         0.14

1
cell_name:  mac/U1479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[26] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.57 r            0.68         0.10
d[31] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.12
d[28] (out)                         0.56 r            0.68         0.12
d[26] (out)                         0.56 f            0.68         0.12
d[29] (out)                         0.56 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[23] (out)                         0.54 f            0.68         0.13
d[24] (out)                         0.54 f            0.68         0.13
d[27] (out)                         0.54 f            0.68         0.13
d[23] (out)                         0.52 f            0.68         0.16
d[24] (out)                         0.52 f            0.68         0.16
d[22] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.48 r            0.68         0.20

1
cell_name:  mac/U1480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[31] (out)                         0.57 f            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[23] (out)                         0.53 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.52 f            0.68         0.15
d[24] (out)                         0.52 r            0.68         0.15
d[22] (out)                         0.50 f            0.68         0.18
d[22] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U1481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 f            0.68         0.12
d[30] (out)                         0.55 r            0.68         0.13
d[26] (out)                         0.55 r            0.68         0.13
d[29] (out)                         0.55 r            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.14
d[24] (out)                         0.53 r            0.68         0.14
d[27] (out)                         0.53 r            0.68         0.14
d[24] (out)                         0.50 r            0.68         0.17
d[22] (out)                         0.50 f            0.68         0.18
d[23] (out)                         0.50 f            0.68         0.18
d[22] (out)                         0.47 f            0.68         0.21

1
cell_name:  mac/U1482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U1483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.56 f            0.68         0.12
d[26] (out)                         0.56 f            0.68         0.12
d[31] (out)                         0.56 r            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.13
d[30] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.55 f            0.68         0.13
d[25] (out)                         0.54 f            0.68         0.14
d[26] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.54 r            0.68         0.14
d[28] (out)                         0.53 f            0.68         0.14
d[30] (out)                         0.53 r            0.68         0.14
d[29] (out)                         0.53 r            0.68         0.15
d[27] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.49 f            0.68         0.18
d[23] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.59 r            0.68         0.09
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.11
d[30] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12
d[27] (out)                         0.56 r            0.68         0.12
d[25] (out)                         0.56 f            0.68         0.12
d[23] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.51 f            0.68         0.16
d[24] (out)                         0.50 r            0.68         0.17

1
cell_name:  mac/U1487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 r            0.68         0.10
d[31] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.56 f            0.68         0.11
d[28] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U1488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.31 f            0.68         0.37
d[12] (out)                         0.23 r            0.68         0.45

1
cell_name:  mac/U1489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.58 f            0.68         0.09
d[20] (out)                         0.57 f            0.68         0.10
d[19] (out)                         0.57 f            0.68         0.11
d[19] (out)                         0.56 f            0.68         0.11
d[31] (out)                         0.54 f            0.68         0.14
d[31] (out)                         0.53 f            0.68         0.14
d[22] (out)                         0.51 r            0.68         0.16
d[18] (out)                         0.51 f            0.68         0.17
d[22] (out)                         0.50 r            0.68         0.17
d[18] (out)                         0.50 f            0.68         0.17
d[21] (out)                         0.50 r            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.18
d[17] (out)                         0.44 r            0.68         0.24
d[17] (out)                         0.43 r            0.68         0.24
d[14] (out)                         0.39 r            0.68         0.28
d[15] (out)                         0.39 f            0.68         0.28
d[14] (out)                         0.39 r            0.68         0.29
d[15] (out)                         0.39 f            0.68         0.29

1
cell_name:  mac/U1490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.39 f            0.68         0.28
d[14] (out)                         0.39 f            0.68         0.29
d[15] (out)                         0.39 f            0.68         0.29
d[14] (out)                         0.38 f            0.68         0.30

1
cell_name:  mac/U1491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.12
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.54 f            0.68         0.14
d[27] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[16] (out)                         0.43 f            0.68         0.24
d[16] (out)                         0.41 r            0.68         0.26

1
cell_name:  mac/U1492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.57 f            0.68         0.10
d[19] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.55 f            0.68         0.12
d[19] (out)                         0.54 f            0.68         0.13
d[31] (out)                         0.53 r            0.68         0.15
d[31] (out)                         0.51 f            0.68         0.16
d[25] (out)                         0.51 f            0.68         0.16
d[28] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.51 f            0.68         0.16
d[29] (out)                         0.51 r            0.68         0.16
d[30] (out)                         0.51 f            0.68         0.17
d[28] (out)                         0.50 f            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.18
d[26] (out)                         0.50 r            0.68         0.18
d[29] (out)                         0.50 r            0.68         0.18
d[22] (out)                         0.50 f            0.68         0.18
d[25] (out)                         0.49 f            0.68         0.18
d[27] (out)                         0.49 f            0.68         0.18
d[18] (out)                         0.49 r            0.68         0.19
d[23] (out)                         0.49 f            0.68         0.19
d[24] (out)                         0.49 f            0.68         0.19
d[22] (out)                         0.49 r            0.68         0.19
d[27] (out)                         0.48 r            0.68         0.19
d[21] (out)                         0.48 f            0.68         0.19
d[18] (out)                         0.48 f            0.68         0.19
d[24] (out)                         0.47 r            0.68         0.20
d[21] (out)                         0.47 r            0.68         0.20
d[23] (out)                         0.47 f            0.68         0.21
d[17] (out)                         0.42 f            0.68         0.25
d[17] (out)                         0.41 r            0.68         0.26
d[16] (out)                         0.38 r            0.68         0.30
d[16] (out)                         0.38 f            0.68         0.30

1
cell_name:  mac/U1493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.55 r            0.68         0.12
d[19] (out)                         0.54 f            0.68         0.13
d[20] (out)                         0.53 r            0.68         0.15
d[19] (out)                         0.52 f            0.68         0.16
d[31] (out)                         0.51 f            0.68         0.16
d[28] (out)                         0.50 f            0.68         0.17
d[30] (out)                         0.50 r            0.68         0.18
d[26] (out)                         0.50 r            0.68         0.18
d[29] (out)                         0.50 r            0.68         0.18
d[31] (out)                         0.49 f            0.68         0.19
d[25] (out)                         0.49 f            0.68         0.19
d[22] (out)                         0.49 r            0.68         0.19
d[27] (out)                         0.48 r            0.68         0.19
d[18] (out)                         0.48 f            0.68         0.19
d[28] (out)                         0.48 f            0.68         0.20
d[24] (out)                         0.47 r            0.68         0.20
d[30] (out)                         0.47 r            0.68         0.20
d[21] (out)                         0.47 r            0.68         0.20
d[26] (out)                         0.47 r            0.68         0.20
d[29] (out)                         0.47 r            0.68         0.20
d[23] (out)                         0.46 f            0.68         0.21
d[25] (out)                         0.46 f            0.68         0.21
d[22] (out)                         0.46 r            0.68         0.22
d[27] (out)                         0.46 r            0.68         0.22
d[18] (out)                         0.45 f            0.68         0.22
d[24] (out)                         0.45 r            0.68         0.23
d[21] (out)                         0.45 r            0.68         0.23
d[23] (out)                         0.43 f            0.68         0.24
d[17] (out)                         0.41 r            0.68         0.26
d[17] (out)                         0.39 r            0.68         0.29
d[16] (out)                         0.38 f            0.68         0.30
d[16] (out)                         0.35 f            0.68         0.33

1
cell_name:  mac/U1495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[24] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.11
d[31] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.13
d[24] (out)                         0.54 r            0.68         0.13
d[22] (out)                         0.53 r            0.68         0.15
d[23] (out)                         0.52 f            0.68         0.15
d[21] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.50 r            0.68         0.18
d[20] (out)                         0.50 r            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.19
d[20] (out)                         0.47 r            0.68         0.21

1
cell_name:  mac/U1497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[31] (out)                         0.59 f            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[30] (out)                         0.57 r            0.68         0.11
d[26] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[31] (out)                         0.57 f            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[27] (out)                         0.55 r            0.68         0.12
d[25] (out)                         0.55 r            0.68         0.12
d[24] (out)                         0.54 r            0.68         0.13
d[23] (out)                         0.53 r            0.68         0.15
d[22] (out)                         0.53 r            0.68         0.15
d[21] (out)                         0.51 r            0.68         0.16
d[22] (out)                         0.50 r            0.68         0.17
d[20] (out)                         0.49 r            0.68         0.18
d[21] (out)                         0.49 r            0.68         0.19
d[20] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.59 r            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.10
d[25] (out)                         0.57 f            0.68         0.10
d[24] (out)                         0.54 r            0.68         0.13
d[24] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.52 f            0.68         0.16
d[22] (out)                         0.51 f            0.68         0.17

1
cell_name:  mac/U1499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.59 r            0.68         0.09
d[25] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 r            0.68         0.10
d[26] (out)                         0.57 r            0.68         0.11
d[25] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.51 f            0.68         0.17
d[24] (out)                         0.49 f            0.68         0.19

1
cell_name:  mac/U1500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.58 f            0.68         0.09
d[26] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.57 f            0.68         0.10
d[25] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.56 f            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.12
d[24] (out)                         0.50 r            0.68         0.17
d[24] (out)                         0.48 r            0.68         0.19

1
cell_name:  mac/U1501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.54 r            0.68         0.14
d[24] (out)                         0.52 r            0.68         0.16

1
cell_name:  mac/U1502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.09
d[30] (out)                         0.58 f            0.68         0.09
d[28] (out)                         0.58 r            0.68         0.10
d[27] (out)                         0.56 f            0.68         0.12
d[25] (out)                         0.54 r            0.68         0.14
d[26] (out)                         0.53 f            0.68         0.14
d[31] (out)                         0.51 f            0.68         0.16
d[30] (out)                         0.51 r            0.68         0.17
d[29] (out)                         0.51 r            0.68         0.17
d[28] (out)                         0.50 f            0.68         0.17
d[27] (out)                         0.49 f            0.68         0.19
d[25] (out)                         0.47 f            0.68         0.21
d[26] (out)                         0.46 r            0.68         0.22

1
cell_name:  mac/U1503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.59 r            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.58 r            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.10
d[30] (out)                         0.57 f            0.68         0.10
d[27] (out)                         0.57 f            0.68         0.11
d[28] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.55 r            0.68         0.13
d[25] (out)                         0.55 f            0.68         0.13
d[26] (out)                         0.54 r            0.68         0.14
d[25] (out)                         0.53 r            0.68         0.15
d[26] (out)                         0.52 f            0.68         0.16

1
cell_name:  mac/U1504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 r            0.68         0.08
d[31] (out)                         0.58 f            0.68         0.09
d[25] (out)                         0.55 f            0.68         0.12
d[25] (out)                         0.54 r            0.68         0.14

1
cell_name:  mac/U1505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.57 r            0.68         0.10

1
cell_name:  mac/U1508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.56 r            0.68         0.11
d[27] (out)                         0.54 f            0.68         0.13

1
cell_name:  mac/U1509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.58 f            0.68         0.09
d[27] (out)                         0.58 f            0.68         0.10

1
cell_name:  mac/U1511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.60 r            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.56 r            0.68         0.11
d[29] (out)                         0.56 r            0.68         0.12

1
cell_name:  mac/U1512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.55 f            0.68         0.13

1
cell_name:  mac/U1513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.59 r            0.68         0.09
d[29] (out)                         0.56 f            0.68         0.11

1
cell_name:  mac/U1516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.58 r            0.68         0.10

1
cell_name:  mac/U1517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.60 r            0.68         0.08
d[29] (out)                         0.58 r            0.68         0.10

1
cell_name:  mac/U1520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.51 f            0.68         0.17

1
cell_name:  mac/U1521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.10
d[31] (out)                         0.55 f            0.68         0.12

1
cell_name:  mac/U1523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.53 r            0.68         0.14
d[31] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.57 f            0.68         0.11
d[31] (out)                         0.51 f            0.68         0.16

1
cell_name:  mac/U1532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[22] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.59 f            0.68         0.09
d[28] (out)                         0.58 f            0.68         0.09
d[30] (out)                         0.58 r            0.68         0.09
d[26] (out)                         0.58 r            0.68         0.09
d[29] (out)                         0.58 r            0.68         0.10
d[25] (out)                         0.58 f            0.68         0.10
d[27] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.54 r            0.68         0.14
d[23] (out)                         0.54 f            0.68         0.14
d[22] (out)                         0.50 f            0.68         0.17

1
cell_name:  mac/U1534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 f            0.68         0.09
d[22] (out)                         0.56 r            0.68         0.11
d[24] (out)                         0.56 r            0.68         0.11
d[23] (out)                         0.56 f            0.68         0.12
d[21] (out)                         0.55 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.19

1
cell_name:  mac/U1537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.55 f            0.68         0.12
d[25] (out)                         0.55 f            0.68         0.12
d[28] (out)                         0.55 r            0.68         0.12
d[26] (out)                         0.55 f            0.68         0.12
d[29] (out)                         0.55 r            0.68         0.12
d[30] (out)                         0.55 f            0.68         0.13
d[27] (out)                         0.53 r            0.68         0.14
d[23] (out)                         0.53 f            0.68         0.15
d[24] (out)                         0.53 f            0.68         0.15
d[22] (out)                         0.53 r            0.68         0.15
d[21] (out)                         0.51 r            0.68         0.16
d[20] (out)                         0.45 r            0.68         0.23
d[19] (out)                         0.43 r            0.68         0.24

1
cell_name:  mac/U1539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18
d[19] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[25] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 r            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[30] (out)                         0.59 f            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[23] (out)                         0.57 f            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[24] (out)                         0.57 f            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18
d[19] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.60 f            0.68         0.08
d[28] (out)                         0.59 f            0.68         0.08
d[25] (out)                         0.59 f            0.68         0.08
d[26] (out)                         0.59 f            0.68         0.08
d[30] (out)                         0.59 r            0.68         0.08
d[29] (out)                         0.59 r            0.68         0.08
d[27] (out)                         0.58 r            0.68         0.10
d[22] (out)                         0.57 r            0.68         0.11
d[23] (out)                         0.57 f            0.68         0.11
d[24] (out)                         0.57 r            0.68         0.11
d[21] (out)                         0.56 r            0.68         0.12
d[20] (out)                         0.49 r            0.68         0.18
d[19] (out)                         0.47 f            0.68         0.20

1
cell_name:  mac/U1542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.58 f            0.68         0.09
d[31] (out)                         0.58 f            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[30] (out)                         0.58 r            0.68         0.10
d[28] (out)                         0.57 f            0.68         0.10
d[29] (out)                         0.57 r            0.68         0.11
d[28] (out)                         0.57 f            0.68         0.11
d[27] (out)                         0.57 f            0.68         0.11
d[29] (out)                         0.57 r            0.68         0.11
d[27] (out)                         0.56 f            0.68         0.11
d[26] (out)                         0.51 r            0.68         0.16
d[26] (out)                         0.51 r            0.68         0.17
d[25] (out)                         0.48 r            0.68         0.20
d[25] (out)                         0.47 r            0.68         0.20

1
cell_name:  mac/U1543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Wed Mar 15 17:43:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
