arch                     	circuit  	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                              	vpr_compiler                                	vpr_compiled       	hostname	rundir                                                                                                                                                                                       	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta         	22.12                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-5056-gcae5ba428	release IPO VTR_ASSERT_LEVEL=2 debug_logging	GNU 9.2.1 on Linux-4.15.0-101-generic x86_64	2020-09-15T15:25:58	acomodi 	/data/tmp/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run010/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta         	789884     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.50     	352                  	1.85      	0.00             	6.47733       	-70.9109            	-6.47733            	6.47733                                                      	0.000298346                      	0.000253808          	0.0289477                       	0.023953            	28            	771              	16                                    	0                     	0                    	134307.                          	1526.22                             	0.79                     	0.113615                                 	0.0918896                    	672                        	12                               	316                        	1177                              	95045                      	37040                    	6.92287            	6.92287                                           	-77.3909 	-6.92287 	0       	0       	173484.                     	1971.41                        	0.04                	0.0089676                           	0.00754687
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override	22.50                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-5056-gcae5ba428	release IPO VTR_ASSERT_LEVEL=2 debug_logging	GNU 9.2.1 on Linux-4.15.0-101-generic x86_64	2020-09-15T15:25:58	acomodi 	/data/tmp/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run010/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override	786844     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.45     	351                  	1.94      	0.00             	6.67188       	-70.9928            	-6.67188            	6.67188                                                      	0.000313155                      	0.000273051          	0.029649                        	0.0226426           	18            	882              	22                                    	0                     	0                    	88905.3                          	1010.29                             	0.82                     	0.0911477                                	0.0726892                    	743                        	14                               	386                        	1364                              	109522                     	48751                    	6.9557             	6.9557                                            	-78.8297 	-6.9557  	0       	0       	114811.                     	1304.67                        	0.05                	0.015577                            	0.0135692
