irun(64): 15.20-s076: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s076: Started on Dec 01, 2023 at 11:10:27 EST
irun
	register.v
	register_test.v
file: register.v
	module worklib.register:v
		errors: 0, warnings: 0
file: register_test.v
	module worklib.register_test:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		register_test
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.register:v <0x05297b69>
			streams:   2, words:   552
		worklib.register_test:v <0x034f1ef1>
			streams:   7, words:  8954
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Registers:           6       6
		Scalar wires:        3       -
		Vectored wires:      2       -
		Always blocks:       1       1
		Initial blocks:      2       2
		Pseudo assignments:  4       4
	Writing initial simulation snapshot: worklib.register_test:v
Loading snapshot worklib.register_test:v .................... Done
ncsim> source /escnfs/home/csesoft/cadence/installs/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
TEST PASSED
Simulation complete via $finish(1) at time 50 NS + 0
./register_test.v:43     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s076: Exiting on Dec 01, 2023 at 11:10:29 EST  (total: 00:00:02)
