{"context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/The-Zynq-PS-PL-Part-One-Adam-Taylor-s-MicroZed-Chronicles-Part/ba-p/418935\n\nThe Zynq PS and PL are interconnected via the following interfaces:\n\nTwo 32-bit Master AXI ports (PS master)\nTwo 32-bit Slave AXI ports (PL Master)\nFour 32/64-bit Slave High Performance Ports (PL Master)\nOne 64-bit Slave Accelerator Coherency Port (ACP) (PL Master)\nFour clocks from the PS to the PL\nPS to PL Interrupts\nPL to PS Interrupts\nDMA peripheral request interfaces\n\n\n\u3053\u308c\u3089\u3092\u5168\u3066\u8a66\u3059\u306e\u306f\u3044\u3064\u306b\u306a\u308b\u3084\u3089\u3002\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/The-Zynq-PS-PL-Part-One-Adam-Taylor-s-MicroZed-Chronicles-Part/ba-p/418935\n\n\n> The Zynq PS and PL are interconnected via the following interfaces:\n\n> \n- Two 32-bit Master AXI ports (PS master)\n- Two 32-bit Slave AXI ports (PL Master)\n- Four 32/64-bit Slave High Performance Ports (PL Master)\n- One 64-bit Slave Accelerator Coherency Port (ACP) (PL Master)\n- Four clocks from the PS to the PL\n- PS to PL Interrupts\n- PL to PS Interrupts\n- DMA peripheral request interfaces\n\n\u3053\u308c\u3089\u3092\u5168\u3066\u8a66\u3059\u306e\u306f\u3044\u3064\u306b\u306a\u308b\u3084\u3089\u3002\n\n", "tags": ["adamTaylor", "programmableLogic", "todo"]}