# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../uBlaze_Applications.srcs/sources_1/bd/base_mb/ipshared/85a3" --include "../../../../uBlaze_Applications.srcs/sources_1/bd/base_mb/ipshared/ec67/hdl" \
"../../../../uBlaze_Applications.ip_user_files/bd/base_mb/ip/base_mb_lmb_bram_0/sim/base_mb_lmb_bram_0.v" \
"../../../../uBlaze_Applications.ip_user_files/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_clk_wiz.v" \
"../../../../uBlaze_Applications.ip_user_files/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.v" \
"../../../../uBlaze_Applications.ip_user_files/bd/base_mb/ip/base_mb_xbar_0/sim/base_mb_xbar_0.v" \
"../../../../uBlaze_Applications.srcs/sim_1/imports/base_microblaze/uart_rcvr.v" \
"../../../../uBlaze_Applications.srcs/sim_1/imports/base_microblaze/uart_rcvr_wrapper.v" \
"../../../../uBlaze_Applications.srcs/sim_1/imports/base_mb/system_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
