#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17cbbc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17c9270 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x17c9ef0 .functor NOT 1, L_0x1843340, C4<0>, C4<0>, C4<0>;
L_0x17e3890 .functor XOR 8, L_0x1842ed0, L_0x1843090, C4<00000000>, C4<00000000>;
L_0x181af40 .functor XOR 8, L_0x17e3890, L_0x18431d0, C4<00000000>, C4<00000000>;
v0x1840ab0_0 .net *"_ivl_10", 7 0, L_0x18431d0;  1 drivers
v0x1840bb0_0 .net *"_ivl_12", 7 0, L_0x181af40;  1 drivers
v0x1840c90_0 .net *"_ivl_2", 7 0, L_0x1842e30;  1 drivers
v0x1840d50_0 .net *"_ivl_4", 7 0, L_0x1842ed0;  1 drivers
v0x1840e30_0 .net *"_ivl_6", 7 0, L_0x1843090;  1 drivers
v0x1840f60_0 .net *"_ivl_8", 7 0, L_0x17e3890;  1 drivers
v0x1841040_0 .net "areset", 0 0, L_0x17ca300;  1 drivers
v0x18410e0_0 .var "clk", 0 0;
v0x1841180_0 .net "predict_history_dut", 6 0, v0x183fe40_0;  1 drivers
v0x18412d0_0 .net "predict_history_ref", 6 0, L_0x1842ca0;  1 drivers
v0x1841370_0 .net "predict_pc", 6 0, L_0x1841f30;  1 drivers
v0x1841410_0 .net "predict_taken_dut", 0 0, v0x1840080_0;  1 drivers
v0x18414b0_0 .net "predict_taken_ref", 0 0, L_0x1842ae0;  1 drivers
v0x1841550_0 .net "predict_valid", 0 0, v0x183cb80_0;  1 drivers
v0x18415f0_0 .var/2u "stats1", 223 0;
v0x1841690_0 .var/2u "strobe", 0 0;
v0x1841750_0 .net "tb_match", 0 0, L_0x1843340;  1 drivers
v0x1841900_0 .net "tb_mismatch", 0 0, L_0x17c9ef0;  1 drivers
v0x18419a0_0 .net "train_history", 6 0, L_0x18424e0;  1 drivers
v0x1841a60_0 .net "train_mispredicted", 0 0, L_0x1842380;  1 drivers
v0x1841b00_0 .net "train_pc", 6 0, L_0x1842670;  1 drivers
v0x1841bc0_0 .net "train_taken", 0 0, L_0x1842160;  1 drivers
v0x1841c60_0 .net "train_valid", 0 0, v0x183d500_0;  1 drivers
v0x1841d00_0 .net "wavedrom_enable", 0 0, v0x183d5d0_0;  1 drivers
v0x1841da0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x183d670_0;  1 drivers
v0x1841e40_0 .net "wavedrom_title", 511 0, v0x183d750_0;  1 drivers
L_0x1842e30 .concat [ 7 1 0 0], L_0x1842ca0, L_0x1842ae0;
L_0x1842ed0 .concat [ 7 1 0 0], L_0x1842ca0, L_0x1842ae0;
L_0x1843090 .concat [ 7 1 0 0], v0x183fe40_0, v0x1840080_0;
L_0x18431d0 .concat [ 7 1 0 0], L_0x1842ca0, L_0x1842ae0;
L_0x1843340 .cmp/eeq 8, L_0x1842e30, L_0x181af40;
S_0x17cdc30 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x17c9270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1819be0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1819c20 .param/l "LT" 0 3 22, C4<10>;
P_0x1819c60 .param/l "SNT" 0 3 22, C4<00>;
P_0x1819ca0 .param/l "ST" 0 3 22, C4<11>;
P_0x1819ce0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x17ca7e0 .functor XOR 7, v0x183ad20_0, L_0x1841f30, C4<0000000>, C4<0000000>;
L_0x17f4b20 .functor XOR 7, L_0x18424e0, L_0x1842670, C4<0000000>, C4<0000000>;
v0x18080e0_0 .net *"_ivl_11", 0 0, L_0x18429f0;  1 drivers
L_0x7f120ea5c1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18083b0_0 .net *"_ivl_12", 0 0, L_0x7f120ea5c1c8;  1 drivers
L_0x7f120ea5c210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x17c9f60_0 .net *"_ivl_16", 6 0, L_0x7f120ea5c210;  1 drivers
v0x17ca1a0_0 .net *"_ivl_4", 1 0, L_0x1842800;  1 drivers
v0x17ca370_0 .net *"_ivl_6", 8 0, L_0x1842900;  1 drivers
L_0x7f120ea5c180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x17ca8d0_0 .net *"_ivl_9", 1 0, L_0x7f120ea5c180;  1 drivers
v0x183aa00_0 .net "areset", 0 0, L_0x17ca300;  alias, 1 drivers
v0x183aac0_0 .net "clk", 0 0, v0x18410e0_0;  1 drivers
v0x183ab80 .array "pht", 0 127, 1 0;
v0x183ac40_0 .net "predict_history", 6 0, L_0x1842ca0;  alias, 1 drivers
v0x183ad20_0 .var "predict_history_r", 6 0;
v0x183ae00_0 .net "predict_index", 6 0, L_0x17ca7e0;  1 drivers
v0x183aee0_0 .net "predict_pc", 6 0, L_0x1841f30;  alias, 1 drivers
v0x183afc0_0 .net "predict_taken", 0 0, L_0x1842ae0;  alias, 1 drivers
v0x183b080_0 .net "predict_valid", 0 0, v0x183cb80_0;  alias, 1 drivers
v0x183b140_0 .net "train_history", 6 0, L_0x18424e0;  alias, 1 drivers
v0x183b220_0 .net "train_index", 6 0, L_0x17f4b20;  1 drivers
v0x183b300_0 .net "train_mispredicted", 0 0, L_0x1842380;  alias, 1 drivers
v0x183b3c0_0 .net "train_pc", 6 0, L_0x1842670;  alias, 1 drivers
v0x183b4a0_0 .net "train_taken", 0 0, L_0x1842160;  alias, 1 drivers
v0x183b560_0 .net "train_valid", 0 0, v0x183d500_0;  alias, 1 drivers
E_0x17da510 .event posedge, v0x183aa00_0, v0x183aac0_0;
L_0x1842800 .array/port v0x183ab80, L_0x1842900;
L_0x1842900 .concat [ 7 2 0 0], L_0x17ca7e0, L_0x7f120ea5c180;
L_0x18429f0 .part L_0x1842800, 1, 1;
L_0x1842ae0 .functor MUXZ 1, L_0x7f120ea5c1c8, L_0x18429f0, v0x183cb80_0, C4<>;
L_0x1842ca0 .functor MUXZ 7, L_0x7f120ea5c210, v0x183ad20_0, v0x183cb80_0, C4<>;
S_0x17f3e50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x17cdc30;
 .timescale -12 -12;
v0x1807cc0_0 .var/i "i", 31 0;
S_0x183b780 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x17c9270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x183b930 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x17ca300 .functor BUFZ 1, v0x183cc50_0, C4<0>, C4<0>, C4<0>;
L_0x7f120ea5c0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x183c410_0 .net *"_ivl_10", 0 0, L_0x7f120ea5c0a8;  1 drivers
L_0x7f120ea5c0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x183c4f0_0 .net *"_ivl_14", 6 0, L_0x7f120ea5c0f0;  1 drivers
L_0x7f120ea5c138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x183c5d0_0 .net *"_ivl_18", 6 0, L_0x7f120ea5c138;  1 drivers
L_0x7f120ea5c018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x183c690_0 .net *"_ivl_2", 6 0, L_0x7f120ea5c018;  1 drivers
L_0x7f120ea5c060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x183c770_0 .net *"_ivl_6", 0 0, L_0x7f120ea5c060;  1 drivers
v0x183c8a0_0 .net "areset", 0 0, L_0x17ca300;  alias, 1 drivers
v0x183c940_0 .net "clk", 0 0, v0x18410e0_0;  alias, 1 drivers
v0x183ca10_0 .net "predict_pc", 6 0, L_0x1841f30;  alias, 1 drivers
v0x183cae0_0 .var "predict_pc_r", 6 0;
v0x183cb80_0 .var "predict_valid", 0 0;
v0x183cc50_0 .var "reset", 0 0;
v0x183ccf0_0 .net "tb_match", 0 0, L_0x1843340;  alias, 1 drivers
v0x183cdb0_0 .net "train_history", 6 0, L_0x18424e0;  alias, 1 drivers
v0x183cea0_0 .var "train_history_r", 6 0;
v0x183cf60_0 .net "train_mispredicted", 0 0, L_0x1842380;  alias, 1 drivers
v0x183d030_0 .var "train_mispredicted_r", 0 0;
v0x183d0d0_0 .net "train_pc", 6 0, L_0x1842670;  alias, 1 drivers
v0x183d2d0_0 .var "train_pc_r", 6 0;
v0x183d390_0 .net "train_taken", 0 0, L_0x1842160;  alias, 1 drivers
v0x183d460_0 .var "train_taken_r", 0 0;
v0x183d500_0 .var "train_valid", 0 0;
v0x183d5d0_0 .var "wavedrom_enable", 0 0;
v0x183d670_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x183d750_0 .var "wavedrom_title", 511 0;
E_0x17d99b0/0 .event negedge, v0x183aac0_0;
E_0x17d99b0/1 .event posedge, v0x183aac0_0;
E_0x17d99b0 .event/or E_0x17d99b0/0, E_0x17d99b0/1;
L_0x1841f30 .functor MUXZ 7, L_0x7f120ea5c018, v0x183cae0_0, v0x183cb80_0, C4<>;
L_0x1842160 .functor MUXZ 1, L_0x7f120ea5c060, v0x183d460_0, v0x183d500_0, C4<>;
L_0x1842380 .functor MUXZ 1, L_0x7f120ea5c0a8, v0x183d030_0, v0x183d500_0, C4<>;
L_0x18424e0 .functor MUXZ 7, L_0x7f120ea5c0f0, v0x183cea0_0, v0x183d500_0, C4<>;
L_0x1842670 .functor MUXZ 7, L_0x7f120ea5c138, v0x183d2d0_0, v0x183d500_0, C4<>;
S_0x183b9f0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x183b780;
 .timescale -12 -12;
v0x183bc50_0 .var/2u "arfail", 0 0;
v0x183bd30_0 .var "async", 0 0;
v0x183bdf0_0 .var/2u "datafail", 0 0;
v0x183be90_0 .var/2u "srfail", 0 0;
E_0x17d9760 .event posedge, v0x183aac0_0;
E_0x17bb9f0 .event negedge, v0x183aac0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x17d9760;
    %wait E_0x17d9760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183cc50_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d9760;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x17bb9f0;
    %load/vec4 v0x183ccf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x183bdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183cc50_0, 0;
    %wait E_0x17d9760;
    %load/vec4 v0x183ccf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x183bc50_0, 0, 1;
    %wait E_0x17d9760;
    %load/vec4 v0x183ccf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x183be90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183cc50_0, 0;
    %load/vec4 v0x183be90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x183bc50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x183bd30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x183bdf0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x183bd30_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x183bf50 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x183b780;
 .timescale -12 -12;
v0x183c150_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x183c230 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x183b780;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x183d9d0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x17c9270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x183db90 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x183eac0_0 .net "areset", 0 0, L_0x17ca300;  alias, 1 drivers
v0x183ebd0_0 .net "clk", 0 0, v0x18410e0_0;  alias, 1 drivers
v0x183ece0_0 .var "global_history", 6 0;
v0x183ed80 .array "pht", 0 127, 1 0;
v0x183fe40_0 .var "predict_history", 6 0;
v0x183ff70_0 .net "predict_pc", 6 0, L_0x1841f30;  alias, 1 drivers
v0x1840080_0 .var "predict_taken", 0 0;
v0x1840140_0 .net "predict_valid", 0 0, v0x183cb80_0;  alias, 1 drivers
v0x1840230_0 .net "train_history", 6 0, L_0x18424e0;  alias, 1 drivers
v0x18402f0_0 .net "train_mispredicted", 0 0, L_0x1842380;  alias, 1 drivers
v0x18403e0_0 .net "train_pc", 6 0, L_0x1842670;  alias, 1 drivers
v0x18404f0_0 .net "train_taken", 0 0, L_0x1842160;  alias, 1 drivers
v0x18405e0_0 .net "train_valid", 0 0, v0x183d500_0;  alias, 1 drivers
v0x183ed80_0 .array/port v0x183ed80, 0;
v0x183ed80_1 .array/port v0x183ed80, 1;
E_0x1820160/0 .event anyedge, v0x183b080_0, v0x183e6f0_0, v0x183ed80_0, v0x183ed80_1;
v0x183ed80_2 .array/port v0x183ed80, 2;
v0x183ed80_3 .array/port v0x183ed80, 3;
v0x183ed80_4 .array/port v0x183ed80, 4;
v0x183ed80_5 .array/port v0x183ed80, 5;
E_0x1820160/1 .event anyedge, v0x183ed80_2, v0x183ed80_3, v0x183ed80_4, v0x183ed80_5;
v0x183ed80_6 .array/port v0x183ed80, 6;
v0x183ed80_7 .array/port v0x183ed80, 7;
v0x183ed80_8 .array/port v0x183ed80, 8;
v0x183ed80_9 .array/port v0x183ed80, 9;
E_0x1820160/2 .event anyedge, v0x183ed80_6, v0x183ed80_7, v0x183ed80_8, v0x183ed80_9;
v0x183ed80_10 .array/port v0x183ed80, 10;
v0x183ed80_11 .array/port v0x183ed80, 11;
v0x183ed80_12 .array/port v0x183ed80, 12;
v0x183ed80_13 .array/port v0x183ed80, 13;
E_0x1820160/3 .event anyedge, v0x183ed80_10, v0x183ed80_11, v0x183ed80_12, v0x183ed80_13;
v0x183ed80_14 .array/port v0x183ed80, 14;
v0x183ed80_15 .array/port v0x183ed80, 15;
v0x183ed80_16 .array/port v0x183ed80, 16;
v0x183ed80_17 .array/port v0x183ed80, 17;
E_0x1820160/4 .event anyedge, v0x183ed80_14, v0x183ed80_15, v0x183ed80_16, v0x183ed80_17;
v0x183ed80_18 .array/port v0x183ed80, 18;
v0x183ed80_19 .array/port v0x183ed80, 19;
v0x183ed80_20 .array/port v0x183ed80, 20;
v0x183ed80_21 .array/port v0x183ed80, 21;
E_0x1820160/5 .event anyedge, v0x183ed80_18, v0x183ed80_19, v0x183ed80_20, v0x183ed80_21;
v0x183ed80_22 .array/port v0x183ed80, 22;
v0x183ed80_23 .array/port v0x183ed80, 23;
v0x183ed80_24 .array/port v0x183ed80, 24;
v0x183ed80_25 .array/port v0x183ed80, 25;
E_0x1820160/6 .event anyedge, v0x183ed80_22, v0x183ed80_23, v0x183ed80_24, v0x183ed80_25;
v0x183ed80_26 .array/port v0x183ed80, 26;
v0x183ed80_27 .array/port v0x183ed80, 27;
v0x183ed80_28 .array/port v0x183ed80, 28;
v0x183ed80_29 .array/port v0x183ed80, 29;
E_0x1820160/7 .event anyedge, v0x183ed80_26, v0x183ed80_27, v0x183ed80_28, v0x183ed80_29;
v0x183ed80_30 .array/port v0x183ed80, 30;
v0x183ed80_31 .array/port v0x183ed80, 31;
v0x183ed80_32 .array/port v0x183ed80, 32;
v0x183ed80_33 .array/port v0x183ed80, 33;
E_0x1820160/8 .event anyedge, v0x183ed80_30, v0x183ed80_31, v0x183ed80_32, v0x183ed80_33;
v0x183ed80_34 .array/port v0x183ed80, 34;
v0x183ed80_35 .array/port v0x183ed80, 35;
v0x183ed80_36 .array/port v0x183ed80, 36;
v0x183ed80_37 .array/port v0x183ed80, 37;
E_0x1820160/9 .event anyedge, v0x183ed80_34, v0x183ed80_35, v0x183ed80_36, v0x183ed80_37;
v0x183ed80_38 .array/port v0x183ed80, 38;
v0x183ed80_39 .array/port v0x183ed80, 39;
v0x183ed80_40 .array/port v0x183ed80, 40;
v0x183ed80_41 .array/port v0x183ed80, 41;
E_0x1820160/10 .event anyedge, v0x183ed80_38, v0x183ed80_39, v0x183ed80_40, v0x183ed80_41;
v0x183ed80_42 .array/port v0x183ed80, 42;
v0x183ed80_43 .array/port v0x183ed80, 43;
v0x183ed80_44 .array/port v0x183ed80, 44;
v0x183ed80_45 .array/port v0x183ed80, 45;
E_0x1820160/11 .event anyedge, v0x183ed80_42, v0x183ed80_43, v0x183ed80_44, v0x183ed80_45;
v0x183ed80_46 .array/port v0x183ed80, 46;
v0x183ed80_47 .array/port v0x183ed80, 47;
v0x183ed80_48 .array/port v0x183ed80, 48;
v0x183ed80_49 .array/port v0x183ed80, 49;
E_0x1820160/12 .event anyedge, v0x183ed80_46, v0x183ed80_47, v0x183ed80_48, v0x183ed80_49;
v0x183ed80_50 .array/port v0x183ed80, 50;
v0x183ed80_51 .array/port v0x183ed80, 51;
v0x183ed80_52 .array/port v0x183ed80, 52;
v0x183ed80_53 .array/port v0x183ed80, 53;
E_0x1820160/13 .event anyedge, v0x183ed80_50, v0x183ed80_51, v0x183ed80_52, v0x183ed80_53;
v0x183ed80_54 .array/port v0x183ed80, 54;
v0x183ed80_55 .array/port v0x183ed80, 55;
v0x183ed80_56 .array/port v0x183ed80, 56;
v0x183ed80_57 .array/port v0x183ed80, 57;
E_0x1820160/14 .event anyedge, v0x183ed80_54, v0x183ed80_55, v0x183ed80_56, v0x183ed80_57;
v0x183ed80_58 .array/port v0x183ed80, 58;
v0x183ed80_59 .array/port v0x183ed80, 59;
v0x183ed80_60 .array/port v0x183ed80, 60;
v0x183ed80_61 .array/port v0x183ed80, 61;
E_0x1820160/15 .event anyedge, v0x183ed80_58, v0x183ed80_59, v0x183ed80_60, v0x183ed80_61;
v0x183ed80_62 .array/port v0x183ed80, 62;
v0x183ed80_63 .array/port v0x183ed80, 63;
v0x183ed80_64 .array/port v0x183ed80, 64;
v0x183ed80_65 .array/port v0x183ed80, 65;
E_0x1820160/16 .event anyedge, v0x183ed80_62, v0x183ed80_63, v0x183ed80_64, v0x183ed80_65;
v0x183ed80_66 .array/port v0x183ed80, 66;
v0x183ed80_67 .array/port v0x183ed80, 67;
v0x183ed80_68 .array/port v0x183ed80, 68;
v0x183ed80_69 .array/port v0x183ed80, 69;
E_0x1820160/17 .event anyedge, v0x183ed80_66, v0x183ed80_67, v0x183ed80_68, v0x183ed80_69;
v0x183ed80_70 .array/port v0x183ed80, 70;
v0x183ed80_71 .array/port v0x183ed80, 71;
v0x183ed80_72 .array/port v0x183ed80, 72;
v0x183ed80_73 .array/port v0x183ed80, 73;
E_0x1820160/18 .event anyedge, v0x183ed80_70, v0x183ed80_71, v0x183ed80_72, v0x183ed80_73;
v0x183ed80_74 .array/port v0x183ed80, 74;
v0x183ed80_75 .array/port v0x183ed80, 75;
v0x183ed80_76 .array/port v0x183ed80, 76;
v0x183ed80_77 .array/port v0x183ed80, 77;
E_0x1820160/19 .event anyedge, v0x183ed80_74, v0x183ed80_75, v0x183ed80_76, v0x183ed80_77;
v0x183ed80_78 .array/port v0x183ed80, 78;
v0x183ed80_79 .array/port v0x183ed80, 79;
v0x183ed80_80 .array/port v0x183ed80, 80;
v0x183ed80_81 .array/port v0x183ed80, 81;
E_0x1820160/20 .event anyedge, v0x183ed80_78, v0x183ed80_79, v0x183ed80_80, v0x183ed80_81;
v0x183ed80_82 .array/port v0x183ed80, 82;
v0x183ed80_83 .array/port v0x183ed80, 83;
v0x183ed80_84 .array/port v0x183ed80, 84;
v0x183ed80_85 .array/port v0x183ed80, 85;
E_0x1820160/21 .event anyedge, v0x183ed80_82, v0x183ed80_83, v0x183ed80_84, v0x183ed80_85;
v0x183ed80_86 .array/port v0x183ed80, 86;
v0x183ed80_87 .array/port v0x183ed80, 87;
v0x183ed80_88 .array/port v0x183ed80, 88;
v0x183ed80_89 .array/port v0x183ed80, 89;
E_0x1820160/22 .event anyedge, v0x183ed80_86, v0x183ed80_87, v0x183ed80_88, v0x183ed80_89;
v0x183ed80_90 .array/port v0x183ed80, 90;
v0x183ed80_91 .array/port v0x183ed80, 91;
v0x183ed80_92 .array/port v0x183ed80, 92;
v0x183ed80_93 .array/port v0x183ed80, 93;
E_0x1820160/23 .event anyedge, v0x183ed80_90, v0x183ed80_91, v0x183ed80_92, v0x183ed80_93;
v0x183ed80_94 .array/port v0x183ed80, 94;
v0x183ed80_95 .array/port v0x183ed80, 95;
v0x183ed80_96 .array/port v0x183ed80, 96;
v0x183ed80_97 .array/port v0x183ed80, 97;
E_0x1820160/24 .event anyedge, v0x183ed80_94, v0x183ed80_95, v0x183ed80_96, v0x183ed80_97;
v0x183ed80_98 .array/port v0x183ed80, 98;
v0x183ed80_99 .array/port v0x183ed80, 99;
v0x183ed80_100 .array/port v0x183ed80, 100;
v0x183ed80_101 .array/port v0x183ed80, 101;
E_0x1820160/25 .event anyedge, v0x183ed80_98, v0x183ed80_99, v0x183ed80_100, v0x183ed80_101;
v0x183ed80_102 .array/port v0x183ed80, 102;
v0x183ed80_103 .array/port v0x183ed80, 103;
v0x183ed80_104 .array/port v0x183ed80, 104;
v0x183ed80_105 .array/port v0x183ed80, 105;
E_0x1820160/26 .event anyedge, v0x183ed80_102, v0x183ed80_103, v0x183ed80_104, v0x183ed80_105;
v0x183ed80_106 .array/port v0x183ed80, 106;
v0x183ed80_107 .array/port v0x183ed80, 107;
v0x183ed80_108 .array/port v0x183ed80, 108;
v0x183ed80_109 .array/port v0x183ed80, 109;
E_0x1820160/27 .event anyedge, v0x183ed80_106, v0x183ed80_107, v0x183ed80_108, v0x183ed80_109;
v0x183ed80_110 .array/port v0x183ed80, 110;
v0x183ed80_111 .array/port v0x183ed80, 111;
v0x183ed80_112 .array/port v0x183ed80, 112;
v0x183ed80_113 .array/port v0x183ed80, 113;
E_0x1820160/28 .event anyedge, v0x183ed80_110, v0x183ed80_111, v0x183ed80_112, v0x183ed80_113;
v0x183ed80_114 .array/port v0x183ed80, 114;
v0x183ed80_115 .array/port v0x183ed80, 115;
v0x183ed80_116 .array/port v0x183ed80, 116;
v0x183ed80_117 .array/port v0x183ed80, 117;
E_0x1820160/29 .event anyedge, v0x183ed80_114, v0x183ed80_115, v0x183ed80_116, v0x183ed80_117;
v0x183ed80_118 .array/port v0x183ed80, 118;
v0x183ed80_119 .array/port v0x183ed80, 119;
v0x183ed80_120 .array/port v0x183ed80, 120;
v0x183ed80_121 .array/port v0x183ed80, 121;
E_0x1820160/30 .event anyedge, v0x183ed80_118, v0x183ed80_119, v0x183ed80_120, v0x183ed80_121;
v0x183ed80_122 .array/port v0x183ed80, 122;
v0x183ed80_123 .array/port v0x183ed80, 123;
v0x183ed80_124 .array/port v0x183ed80, 124;
v0x183ed80_125 .array/port v0x183ed80, 125;
E_0x1820160/31 .event anyedge, v0x183ed80_122, v0x183ed80_123, v0x183ed80_124, v0x183ed80_125;
v0x183ed80_126 .array/port v0x183ed80, 126;
v0x183ed80_127 .array/port v0x183ed80, 127;
E_0x1820160/32 .event anyedge, v0x183ed80_126, v0x183ed80_127, v0x183ece0_0;
E_0x1820160 .event/or E_0x1820160/0, E_0x1820160/1, E_0x1820160/2, E_0x1820160/3, E_0x1820160/4, E_0x1820160/5, E_0x1820160/6, E_0x1820160/7, E_0x1820160/8, E_0x1820160/9, E_0x1820160/10, E_0x1820160/11, E_0x1820160/12, E_0x1820160/13, E_0x1820160/14, E_0x1820160/15, E_0x1820160/16, E_0x1820160/17, E_0x1820160/18, E_0x1820160/19, E_0x1820160/20, E_0x1820160/21, E_0x1820160/22, E_0x1820160/23, E_0x1820160/24, E_0x1820160/25, E_0x1820160/26, E_0x1820160/27, E_0x1820160/28, E_0x1820160/29, E_0x1820160/30, E_0x1820160/31, E_0x1820160/32;
S_0x183e1f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 25, 4 25 0, S_0x183d9d0;
 .timescale 0 0;
v0x183e3f0_0 .var/2s "i", 31 0;
S_0x183e4f0 .scope begin, "$unm_blk_4" "$unm_blk_4" 4 31, 4 31 0, S_0x183d9d0;
 .timescale 0 0;
v0x183e6f0_0 .var/2s "pht_index", 31 0;
S_0x183e7d0 .scope begin, "$unm_blk_9" "$unm_blk_9" 4 47, 4 47 0, S_0x183d9d0;
 .timescale 0 0;
v0x183e9e0_0 .var/2s "pht_index", 31 0;
S_0x1840890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x17c9270;
 .timescale -12 -12;
E_0x1820450 .event anyedge, v0x1841690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1841690_0;
    %nor/r;
    %assign/vec4 v0x1841690_0, 0;
    %wait E_0x1820450;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x183b780;
T_4 ;
    %wait E_0x17d9760;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183cc50_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183cc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183cb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d030_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x183cea0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x183d2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183cb80_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x183cae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x183bd30_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x183b9f0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x183c230;
    %join;
    %wait E_0x17d9760;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183cc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183cb80_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x183cae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183cb80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x183cea0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x183d2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d030_0, 0;
    %wait E_0x17bb9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183cc50_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x183cea0_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d9760;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x183cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d9760;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x183c230;
    %join;
    %wait E_0x17d9760;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183cc50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x183cae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183cb80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x183cea0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x183d2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d030_0, 0;
    %wait E_0x17bb9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183cc50_0, 0;
    %wait E_0x17d9760;
    %wait E_0x17d9760;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x183cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d460_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d9760;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x183cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x183cea0_0, 0;
    %wait E_0x17d9760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183d500_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d9760;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x183c230;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d99b0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x183d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x183d460_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x183d2d0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x183cae0_0, 0;
    %assign/vec4 v0x183cb80_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x183cea0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x183d030_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17cdc30;
T_5 ;
    %wait E_0x17da510;
    %load/vec4 v0x183aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x17f3e50;
    %jmp t_0;
    .scope S_0x17f3e50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1807cc0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1807cc0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1807cc0_0;
    %store/vec4a v0x183ab80, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1807cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1807cc0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x17cdc30;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x183ad20_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x183b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x183ad20_0;
    %load/vec4 v0x183afc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x183ad20_0, 0;
T_5.5 ;
    %load/vec4 v0x183b560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x183b220_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x183ab80, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x183b4a0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x183b220_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x183ab80, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x183b220_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x183ab80, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x183b220_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x183ab80, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x183b4a0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x183b220_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x183ab80, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x183b220_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x183ab80, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x183b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x183b140_0;
    %load/vec4 v0x183b4a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x183ad20_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x183d9d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1840080_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x183fe40_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x183ece0_0, 0, 7;
    %fork t_3, S_0x183e1f0;
    %jmp t_2;
    .scope S_0x183e1f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x183e3f0_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x183e3f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x183e3f0_0;
    %store/vec4a v0x183ed80, 4, 0;
T_6.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183e3f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x183e3f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .scope S_0x183d9d0;
t_2 %join;
    %end;
    .thread T_6;
    .scope S_0x183e4f0;
T_7 ;
    %load/vec4 v0x183ff70_0;
    %pad/u 32;
    %load/vec4 v0x183ece0_0;
    %pad/u 32;
    %xor;
    %pushi/vec4 128, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v0x183e6f0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x183d9d0;
T_8 ;
    %wait E_0x1820160;
    %load/vec4 v0x1840140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_5, S_0x183e4f0;
    %jmp t_4;
    .scope S_0x183e4f0;
t_5 ;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 4, v0x183e6f0_0;
    %load/vec4a v0x183ed80, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x1840080_0, 0, 1;
    %load/vec4 v0x183ece0_0;
    %store/vec4 v0x183fe40_0, 0, 7;
    %end;
    .scope S_0x183d9d0;
t_4 %join;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1840080_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x183fe40_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x183e7d0;
T_9 ;
    %load/vec4 v0x18403e0_0;
    %pad/u 32;
    %load/vec4 v0x1840230_0;
    %pad/u 32;
    %xor;
    %pushi/vec4 128, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v0x183e9e0_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0x183d9d0;
T_10 ;
    %wait E_0x17da510;
    %load/vec4 v0x183eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x183ece0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x18405e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %fork t_7, S_0x183e7d0;
    %jmp t_6;
    .scope S_0x183e7d0;
t_7 ;
    %load/vec4 v0x18404f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %ix/getv/s 4, v0x183e9e0_0;
    %load/vec4a v0x183ed80, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.6, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %ix/getv/s 4, v0x183e9e0_0;
    %load/vec4a v0x183ed80, 4;
    %addi 1, 0, 2;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %ix/getv/s 3, v0x183e9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x183ed80, 0, 4;
    %jmp T_10.5;
T_10.4 ;
    %ix/getv/s 4, v0x183e9e0_0;
    %load/vec4a v0x183ed80, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %ix/getv/s 4, v0x183e9e0_0;
    %load/vec4a v0x183ed80, 4;
    %subi 1, 0, 2;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %ix/getv/s 3, v0x183e9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x183ed80, 0, 4;
T_10.5 ;
    %load/vec4 v0x18402f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x1840230_0;
    %assign/vec4 v0x183ece0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x183ece0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x18404f0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x183ece0_0, 0;
T_10.11 ;
    %end;
    .scope S_0x183d9d0;
t_6 %join;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x17c9270;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18410e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841690_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x17c9270;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x18410e0_0;
    %inv;
    %store/vec4 v0x18410e0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x17c9270;
T_13 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x183c940_0, v0x1841900_0, v0x18410e0_0, v0x1841040_0, v0x1841550_0, v0x1841370_0, v0x1841c60_0, v0x1841bc0_0, v0x1841a60_0, v0x18419a0_0, v0x1841b00_0, v0x18414b0_0, v0x1841410_0, v0x18412d0_0, v0x1841180_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x17c9270;
T_14 ;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_14.1 ;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_14.3 ;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x17c9270;
T_15 ;
    %wait E_0x17d99b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18415f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18415f0_0, 4, 32;
    %load/vec4 v0x1841750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18415f0_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18415f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18415f0_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x18414b0_0;
    %load/vec4 v0x18414b0_0;
    %load/vec4 v0x1841410_0;
    %xor;
    %load/vec4 v0x18414b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18415f0_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18415f0_0, 4, 32;
T_15.4 ;
    %load/vec4 v0x18412d0_0;
    %load/vec4 v0x18412d0_0;
    %load/vec4 v0x1841180_0;
    %xor;
    %load/vec4 v0x18412d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18415f0_0, 4, 32;
T_15.10 ;
    %load/vec4 v0x18415f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18415f0_0, 4, 32;
T_15.8 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/gshare/iter0/response3/top_module.sv";
