$date
	Fri Sep 12 11:31:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_tb $end
$var wire 16 ! y [15:0] $end
$var reg 4 " d [3:0] $end
$var reg 1 # e $end
$var integer 32 $ i [31:0] $end
$scope module dut $end
$var wire 4 % d [3:0] $end
$var wire 1 # e $end
$var wire 16 & y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
bx $
0#
b0 "
b0 !
$end
#1
b1011 "
b1011 %
#2
b100000000000 !
b100000000000 &
1#
#3
b0 $
#4
b1 !
b1 &
b1 $
b0 "
b0 %
#5
b10 !
b10 &
b10 $
b1 "
b1 %
#6
b100 !
b100 &
b11 $
b10 "
b10 %
#7
b1000 !
b1000 &
b100 $
b11 "
b11 %
#8
b10000 !
b10000 &
b101 $
b100 "
b100 %
#9
b100000 !
b100000 &
b110 $
b101 "
b101 %
#10
b1000000 !
b1000000 &
b111 $
b110 "
b110 %
#11
b10000000 !
b10000000 &
b1000 $
b111 "
b111 %
#12
b100000000 !
b100000000 &
b1001 $
b1000 "
b1000 %
#13
b1000000000 !
b1000000000 &
b1010 $
b1001 "
b1001 %
#14
b10000000000 !
b10000000000 &
b1011 $
b1010 "
b1010 %
#15
b100000000000 !
b100000000000 &
b1100 $
b1011 "
b1011 %
#16
b1000000000000 !
b1000000000000 &
b1101 $
b1100 "
b1100 %
#17
b10000000000000 !
b10000000000000 &
b1110 $
b1101 "
b1101 %
#18
b100000000000000 !
b100000000000000 &
b1111 $
b1110 "
b1110 %
#19
b1000000000000000 !
b1000000000000000 &
b10000 $
b1111 "
b1111 %
#29
