Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Sep 12 09:17:35 2024
| Host         : MININT-7LTFL4B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffv900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.671        0.000                      0                  257        0.126        0.000                      0                  257        2.100        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.671        0.000                      0                  257        0.126        0.000                      0                  257        2.100        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_p                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.352ns (17.913%)  route 1.613ns (82.087%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.699     4.909    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.223     5.132 r  u1_uart_top/uart_tx_u/baud_div_reg[0]/Q
                         net (fo=10, routed)          0.653     5.785    u1_uart_top/uart_tx_u/baud_div_reg[0]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.043     5.828 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.232     6.059    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.043     6.102 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.325     6.428    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.043     6.471 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.403     6.874    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.561     9.539    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y94          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[2]/C
                         clock pessimism              0.345     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.304     9.544    u1_uart_top/uart_tx_u/baud_div_reg[2]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.352ns (18.022%)  route 1.601ns (81.978%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.699     4.909    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.223     5.132 r  u1_uart_top/uart_tx_u/baud_div_reg[0]/Q
                         net (fo=10, routed)          0.653     5.785    u1_uart_top/uart_tx_u/baud_div_reg[0]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.043     5.828 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.232     6.059    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.043     6.102 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.325     6.428    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.043     6.471 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.391     6.862    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.561     9.539    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y95          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[3]/C
                         clock pessimism              0.345     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.304     9.544    u1_uart_top/uart_tx_u/baud_div_reg[3]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.352ns (18.022%)  route 1.601ns (81.978%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.699     4.909    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.223     5.132 r  u1_uart_top/uart_tx_u/baud_div_reg[0]/Q
                         net (fo=10, routed)          0.653     5.785    u1_uart_top/uart_tx_u/baud_div_reg[0]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.043     5.828 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.232     6.059    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.043     6.102 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.325     6.428    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.043     6.471 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.391     6.862    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.561     9.539    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y95          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[4]/C
                         clock pessimism              0.345     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.304     9.544    u1_uart_top/uart_tx_u/baud_div_reg[4]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.352ns (18.022%)  route 1.601ns (81.978%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.699     4.909    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.223     5.132 r  u1_uart_top/uart_tx_u/baud_div_reg[0]/Q
                         net (fo=10, routed)          0.653     5.785    u1_uart_top/uart_tx_u/baud_div_reg[0]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.043     5.828 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.232     6.059    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.043     6.102 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.325     6.428    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.043     6.471 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.391     6.862    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.561     9.539    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y95          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[5]/C
                         clock pessimism              0.345     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.304     9.544    u1_uart_top/uart_tx_u/baud_div_reg[5]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.352ns (18.022%)  route 1.601ns (81.978%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.699     4.909    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.223     5.132 r  u1_uart_top/uart_tx_u/baud_div_reg[0]/Q
                         net (fo=10, routed)          0.653     5.785    u1_uart_top/uart_tx_u/baud_div_reg[0]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.043     5.828 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.232     6.059    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.043     6.102 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.325     6.428    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.043     6.471 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.391     6.862    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.561     9.539    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y95          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[6]/C
                         clock pessimism              0.345     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.304     9.544    u1_uart_top/uart_tx_u/baud_div_reg[6]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.352ns (18.022%)  route 1.601ns (81.978%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.699     4.909    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.223     5.132 r  u1_uart_top/uart_tx_u/baud_div_reg[0]/Q
                         net (fo=10, routed)          0.653     5.785    u1_uart_top/uart_tx_u/baud_div_reg[0]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.043     5.828 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.232     6.059    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.043     6.102 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.325     6.428    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.043     6.471 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.391     6.862    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.561     9.539    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y95          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[7]/C
                         clock pessimism              0.345     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.304     9.544    u1_uart_top/uart_tx_u/baud_div_reg[7]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.352ns (18.908%)  route 1.510ns (81.092%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.699     4.909    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y94          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.223     5.132 r  u1_uart_top/uart_tx_u/baud_div_reg[2]/Q
                         net (fo=8, routed)           0.639     5.771    u1_uart_top/uart_tx_u/baud_div_reg[2]
    SLICE_X7Y97          LUT6 (Prop_lut6_I2_O)        0.043     5.814 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.232     6.045    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.043     6.088 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.325     6.414    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.043     6.457 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.314     6.770    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.561     9.539    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[0]/C
                         clock pessimism              0.345     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X7Y96          FDRE (Setup_fdre_C_R)       -0.304     9.544    u1_uart_top/uart_tx_u/baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.352ns (18.908%)  route 1.510ns (81.092%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.699     4.909    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y94          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.223     5.132 r  u1_uart_top/uart_tx_u/baud_div_reg[2]/Q
                         net (fo=8, routed)           0.639     5.771    u1_uart_top/uart_tx_u/baud_div_reg[2]
    SLICE_X7Y97          LUT6 (Prop_lut6_I2_O)        0.043     5.814 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.232     6.045    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.043     6.088 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.325     6.414    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.043     6.457 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.314     6.770    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.561     9.539    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[10]/C
                         clock pessimism              0.345     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X7Y96          FDRE (Setup_fdre_C_R)       -0.304     9.544    u1_uart_top/uart_tx_u/baud_div_reg[10]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.352ns (18.908%)  route 1.510ns (81.092%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.699     4.909    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y94          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.223     5.132 r  u1_uart_top/uart_tx_u/baud_div_reg[2]/Q
                         net (fo=8, routed)           0.639     5.771    u1_uart_top/uart_tx_u/baud_div_reg[2]
    SLICE_X7Y97          LUT6 (Prop_lut6_I2_O)        0.043     5.814 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.232     6.045    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.043     6.088 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.325     6.414    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.043     6.457 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.314     6.770    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.561     9.539    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[1]/C
                         clock pessimism              0.345     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X7Y96          FDRE (Setup_fdre_C_R)       -0.304     9.544    u1_uart_top/uart_tx_u/baud_div_reg[1]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.352ns (18.908%)  route 1.510ns (81.092%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.699     4.909    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y94          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.223     5.132 r  u1_uart_top/uart_tx_u/baud_div_reg[2]/Q
                         net (fo=8, routed)           0.639     5.771    u1_uart_top/uart_tx_u/baud_div_reg[2]
    SLICE_X7Y97          LUT6 (Prop_lut6_I2_O)        0.043     5.814 f  u1_uart_top/uart_tx_u/baud_div[10]_i_5/O
                         net (fo=1, routed)           0.232     6.045    u1_uart_top/uart_tx_u/baud_div[10]_i_5_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.043     6.088 f  u1_uart_top/uart_tx_u/baud_div[10]_i_3/O
                         net (fo=1, routed)           0.325     6.414    u1_uart_top/uart_tx_u/baud_div[10]_i_3_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.043     6.457 r  u1_uart_top/uart_tx_u/baud_div[10]_i_1/O
                         net (fo=11, routed)          0.314     6.770    u1_uart_top/uart_tx_u/baud_div[10]_i_1_n_0
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.561     9.539    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y96          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[8]/C
                         clock pessimism              0.345     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X7Y96          FDRE (Setup_fdre_C_R)       -0.304     9.544    u1_uart_top/uart_tx_u/baud_div_reg[8]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  2.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u1_uart_top/delay_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/t1s_dly_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.146ns (32.370%)  route 0.305ns (67.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.675     2.138    u1_uart_top/sys_clk_BUFG
    SLICE_X6Y101         FDRE                                         r  u1_uart_top/delay_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.118     2.256 f  u1_uart_top/delay_cnt_reg[28]/Q
                         net (fo=4, routed)           0.305     2.561    u1_uart_top/p_1_in
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.028     2.589 r  u1_uart_top/t1s_dly_en_i_1/O
                         net (fo=1, routed)           0.000     2.589    u1_uart_top/t1s_dly_en_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  u1_uart_top/t1s_dly_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.968     2.584    u1_uart_top/sys_clk_BUFG
    SLICE_X5Y97          FDRE                                         r  u1_uart_top/t1s_dly_en_reg/C
                         clock pessimism             -0.181     2.403    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.060     2.463    u1_uart_top/t1s_dly_en_reg
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u1_uart_top/delay_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/delay_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.266ns (71.193%)  route 0.108ns (28.807%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.728     2.191    u1_uart_top/sys_clk_BUFG
    SLICE_X6Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.118     2.309 r  u1_uart_top/delay_cnt_reg[22]/Q
                         net (fo=1, routed)           0.107     2.416    u1_uart_top/delay_cnt_reg_n_0_[22]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.523 r  u1_uart_top/delay_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.523    u1_uart_top/delay_cnt_reg[20]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.564 r  u1_uart_top/delay_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.564    u1_uart_top/delay_cnt_reg[24]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  u1_uart_top/delay_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.896     2.512    u1_uart_top/sys_clk_BUFG
    SLICE_X6Y100         FDRE                                         r  u1_uart_top/delay_cnt_reg[24]/C
                         clock pessimism             -0.181     2.331    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.092     2.423    u1_uart_top/delay_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/uart_wdata_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.721%)  route 0.135ns (51.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.727     2.190    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X4Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.100     2.290 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.135     2.425    u1_uart_top/uart_tx_u/uart_wdata_r[7]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.028     2.453 r  u1_uart_top/uart_tx_u/uart_wdata_r[6]_i_1/O
                         net (fo=1, routed)           0.000     2.453    u1_uart_top/uart_tx_u/uart_wdata_r[6]_i_1_n_0
    SLICE_X2Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.968     2.584    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X2Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[6]/C
                         clock pessimism             -0.361     2.223    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.087     2.310    u1_uart_top/uart_tx_u/uart_wdata_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u1_uart_top/uart_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/uart_wdata_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.155ns (62.772%)  route 0.092ns (37.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.728     2.191    u1_uart_top/sys_clk_BUFG
    SLICE_X1Y96          FDRE                                         r  u1_uart_top/uart_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.091     2.282 r  u1_uart_top/uart_wdata_reg[4]/Q
                         net (fo=1, routed)           0.092     2.374    u1_uart_top/uart_tx_u/Q[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.064     2.438 r  u1_uart_top/uart_tx_u/uart_wdata_r[5]_i_1/O
                         net (fo=1, routed)           0.000     2.438    u1_uart_top/uart_tx_u/uart_wdata_r[5]_i_1_n_0
    SLICE_X2Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.968     2.584    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X2Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[5]/C
                         clock pessimism             -0.379     2.205    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.087     2.292    u1_uart_top/uart_tx_u/uart_wdata_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u1_uart_top/delay_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/delay_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.278ns (72.089%)  route 0.108ns (27.911%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.728     2.191    u1_uart_top/sys_clk_BUFG
    SLICE_X6Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.118     2.309 r  u1_uart_top/delay_cnt_reg[22]/Q
                         net (fo=1, routed)           0.107     2.416    u1_uart_top/delay_cnt_reg_n_0_[22]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.523 r  u1_uart_top/delay_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.523    u1_uart_top/delay_cnt_reg[20]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.576 r  u1_uart_top/delay_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.576    u1_uart_top/delay_cnt_reg[24]_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  u1_uart_top/delay_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.896     2.512    u1_uart_top/sys_clk_BUFG
    SLICE_X6Y100         FDRE                                         r  u1_uart_top/delay_cnt_reg[26]/C
                         clock pessimism             -0.181     2.331    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.092     2.423    u1_uart_top/delay_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u1_uart_top/rst_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/rst_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.560%)  route 0.111ns (30.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.728     2.191    u1_uart_top/sys_clk_BUFG
    SLICE_X4Y99          FDRE                                         r  u1_uart_top/rst_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     2.291 r  u1_uart_top/rst_cnt_reg[10]/Q
                         net (fo=1, routed)           0.110     2.401    u1_uart_top/rst_cnt_reg_n_0_[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.514 r  u1_uart_top/rst_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.515    u1_uart_top/rst_cnt_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.556 r  u1_uart_top/rst_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.556    u1_uart_top/rst_cnt_reg[12]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  u1_uart_top/rst_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.896     2.512    u1_uart_top/sys_clk_BUFG
    SLICE_X4Y100         FDRE                                         r  u1_uart_top/rst_cnt_reg[12]/C
                         clock pessimism             -0.181     2.331    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     2.402    u1_uart_top/rst_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u1_uart_top/uart_tx_u/uart_wreq_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/uart_wdata_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.130ns (48.912%)  route 0.136ns (51.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.728     2.191    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X3Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wreq_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.100     2.291 r  u1_uart_top/uart_tx_u/uart_wreq_r_reg/Q
                         net (fo=12, routed)          0.136     2.427    u1_uart_top/uart_tx_u/p_0_in_0[0]
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.030     2.457 r  u1_uart_top/uart_tx_u/uart_wdata_r[8]_i_2/O
                         net (fo=1, routed)           0.000     2.457    u1_uart_top/uart_tx_u/uart_wdata_r[8]_i_2_n_0
    SLICE_X2Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.968     2.584    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X2Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[8]/C
                         clock pessimism             -0.382     2.202    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.096     2.298    u1_uart_top/uart_tx_u/uart_wdata_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u1_uart_top/delay_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/delay_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.285ns (72.587%)  route 0.108ns (27.413%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.728     2.191    u1_uart_top/sys_clk_BUFG
    SLICE_X6Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.118     2.309 r  u1_uart_top/delay_cnt_reg[22]/Q
                         net (fo=1, routed)           0.107     2.416    u1_uart_top/delay_cnt_reg_n_0_[22]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.523 r  u1_uart_top/delay_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.523    u1_uart_top/delay_cnt_reg[20]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.583 r  u1_uart_top/delay_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.583    u1_uart_top/delay_cnt_reg[24]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  u1_uart_top/delay_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.896     2.512    u1_uart_top/sys_clk_BUFG
    SLICE_X6Y100         FDRE                                         r  u1_uart_top/delay_cnt_reg[25]/C
                         clock pessimism             -0.181     2.331    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.092     2.423    u1_uart_top/delay_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u1_uart_top/rst_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/rst_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.265ns (70.450%)  route 0.111ns (29.550%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.728     2.191    u1_uart_top/sys_clk_BUFG
    SLICE_X4Y99          FDRE                                         r  u1_uart_top/rst_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     2.291 r  u1_uart_top/rst_cnt_reg[10]/Q
                         net (fo=1, routed)           0.110     2.401    u1_uart_top/rst_cnt_reg_n_0_[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.514 r  u1_uart_top/rst_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.515    u1_uart_top/rst_cnt_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.567 r  u1_uart_top/rst_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.567    u1_uart_top/rst_cnt_reg[12]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  u1_uart_top/rst_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.896     2.512    u1_uart_top/sys_clk_BUFG
    SLICE_X4Y100         FDRE                                         r  u1_uart_top/rst_cnt_reg[14]/C
                         clock pessimism             -0.181     2.331    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     2.402    u1_uart_top/rst_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u1_uart_top/uart_tx_u/uart_wreq_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/uart_wdata_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.525%)  route 0.136ns (51.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.728     2.191    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X3Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wreq_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.100     2.291 r  u1_uart_top/uart_tx_u/uart_wreq_r_reg/Q
                         net (fo=12, routed)          0.136     2.427    u1_uart_top/uart_tx_u/p_0_in_0[0]
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.028     2.455 r  u1_uart_top/uart_tx_u/uart_wdata_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.455    u1_uart_top/uart_tx_u/uart_wdata_r[2]_i_1_n_0
    SLICE_X2Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.968     2.584    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X2Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[2]/C
                         clock pessimism             -0.382     2.202    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.087     2.289    u1_uart_top/uart_tx_u/uart_wdata_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X5Y97    u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X2Y97    u1_uart_top/tx_index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X2Y97    u1_uart_top/tx_index_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X1Y96    u1_uart_top/uart_wdata_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X1Y96    u1_uart_top/uart_wdata_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X1Y96    u1_uart_top/uart_wdata_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X5Y97    u1_uart_top/uart_wreq_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X7Y96    u1_uart_top/uart_tx_u/baud_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X7Y95    u1_uart_top/uart_tx_u/baud_div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X5Y97    u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X5Y97    u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X2Y97    u1_uart_top/tx_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X2Y97    u1_uart_top/tx_index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X2Y97    u1_uart_top/tx_index_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X2Y97    u1_uart_top/tx_index_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X1Y96    u1_uart_top/uart_wdata_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X1Y96    u1_uart_top/uart_wdata_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X1Y96    u1_uart_top/uart_wdata_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X1Y96    u1_uart_top/uart_wdata_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X1Y6     u0_led_blink/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X1Y6     u0_led_blink/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y6     u0_led_blink/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y6     u0_led_blink/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y6     u0_led_blink/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y6     u0_led_blink/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y6     u0_led_blink/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y6     u0_led_blink/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y7     u0_led_blink/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y7     u0_led_blink/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.604ns  (logic 3.463ns (75.210%)  route 1.141ns (24.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.869     5.079    u0_led_blink/sys_clk_BUFG
    SLICE_X1Y11          FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.223     5.302 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           1.141     6.443    led_OBUF
    AF20                 OBUF (Prop_obuf_I_O)         3.240     9.683 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     9.683    led
    AF20                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.729ns  (logic 3.597ns (76.070%)  route 1.132ns (23.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.701     4.911    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X2Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.236     5.147 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.132     6.279    lopt
    W28                  OBUF (Prop_obuf_I_O)         3.361     9.640 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.640    uart_tx
    W28                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.448ns (81.518%)  route 0.328ns (18.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.778     2.241    u0_led_blink/sys_clk_BUFG
    SLICE_X1Y11          FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     2.341 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           0.328     2.669    led_OBUF
    AF20                 OBUF (Prop_obuf_I_O)         1.348     4.017 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     4.017    led
    AF20                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.531ns (82.775%)  route 0.319ns (17.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.728     2.191    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X2Y96          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.107     2.298 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.319     2.616    lopt
    W28                  OBUF (Prop_obuf_I_O)         1.424     4.041 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.041    uart_tx
    W28                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





