#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2009.vpi";
S_000001f0a061a310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f0a0605340 .scope module, "tb_dbus" "tb_dbus" 3 2;
 .timescale -9 -10;
P_000001f0a05f86b0 .param/l "AW" 0 3 5, +C4<00000000000000000000000000010000>;
P_000001f0a05f86e8 .param/l "DW" 0 3 4, +C4<00000000000000000000000000010000>;
v000001f0a06835e0_0 .var "addr", 15 0;
v000001f0a06843a0_0 .var "clk", 0 0;
v000001f0a0683f40_0 .var "din", 15 0;
v000001f0a0684120_0 .net "dout", 15 0, v000001f0a0679a20_0;  1 drivers
v000001f0a0684080_0 .var "gpio_in", 15 0;
v000001f0a0684440_0 .net "gpio_out", 15 0, L_000001f0a05fee80;  1 drivers
v000001f0a0682c80_0 .var "rst", 0 0;
v000001f0a0682f00_0 .var "we", 0 0;
S_000001f0a06054d0 .scope task, "read_d" "read_d" 3 49, 3 49 0, S_000001f0a0605340;
 .timescale -9 -10;
v000001f0a060fca0_0 .var "r_addr", 15 0;
E_000001f0a0621f40 .event posedge, v000001f0a0617ed0_0;
TD_tb_dbus.read_d ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0a0682f00_0, 0, 1;
    %load/vec4 v000001f0a060fca0_0;
    %store/vec4 v000001f0a06835e0_0, 0, 16;
    %wait E_000001f0a0621f40;
    %delay 1, 0;
    %end;
S_000001f0a0605660 .scope task, "sysrst" "sysrst" 3 22, 3 22 0, S_000001f0a0605340;
 .timescale -9 -10;
v000001f0a0619020_0 .var "rstb", 0 0;
TD_tb_dbus.sysrst ;
    %load/vec4 v000001f0a0619020_0;
    %assign/vec4 v000001f0a0682c80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f0a0683f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f0a06835e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0a0682f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f0a0684080_0, 0;
    %delay 20, 0;
    %load/vec4 v000001f0a0619020_0;
    %inv;
    %assign/vec4 v000001f0a0682c80_0, 0;
    %delay 20, 0;
    %end;
S_000001f0a061c230 .scope module, "test" "dbus" 3 84, 4 13 0, S_000001f0a0605340;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "din";
    .port_info 3 /INPUT 16 "addr";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /INPUT 16 "gpio_in";
    .port_info 7 /OUTPUT 16 "gpio_out";
P_000001f0a061c3c0 .param/l "AW" 0 4 16, +C4<00000000000000000000000000010000>;
P_000001f0a061c3f8 .param/l "DW" 0 4 15, +C4<00000000000000000000000000010000>;
P_000001f0a061c430 .param/l "s0_bk" 1 4 30, +C4<00000000000000000000000000000000>;
P_000001f0a061c468 .param/l "s1_bk" 1 4 36, +C4<00000000000000000000000000000001>;
v000001f0a0679e80_0 .net "addr", 15 0, v000001f0a06835e0_0;  1 drivers
v000001f0a067a100_0 .var "addrz", 12 0;
v000001f0a067a1a0_0 .var "bkr", 2 0;
v000001f0a067a240_0 .net "clk", 0 0, v000001f0a06843a0_0;  1 drivers
v000001f0a0679480_0 .net "din", 15 0, v000001f0a0683f40_0;  1 drivers
v000001f0a067a2e0_0 .var "dinz", 15 0;
v000001f0a0679a20_0 .var "dout", 15 0;
v000001f0a06795c0_0 .net "gpio_in", 15 0, v000001f0a0684080_0;  1 drivers
v000001f0a0679700_0 .net "gpio_out", 15 0, L_000001f0a05fee80;  alias, 1 drivers
v000001f0a0679660_0 .net "rst", 0 0, v000001f0a0682c80_0;  1 drivers
v000001f0a06797a0_0 .var "s0_addr", 12 0;
v000001f0a0679840_0 .var "s0_din", 15 0;
v000001f0a0684300_0 .net "s0_dout", 15 0, L_000001f0a05fe6a0;  1 drivers
v000001f0a0683ea0_0 .var "s0_we", 0 0;
v000001f0a06826e0_0 .var "s1_addr", 12 0;
v000001f0a0683900_0 .var "s1_din", 15 0;
v000001f0a06839a0_0 .net "s1_dout", 15 0, v000001f0a0604e70_0;  1 drivers
v000001f0a0683040_0 .var "s1_we", 0 0;
v000001f0a0683cc0_0 .net "we", 0 0, v000001f0a0682f00_0;  1 drivers
v000001f0a0682640_0 .var "wez", 0 0;
E_000001f0a0621540 .event anyedge, v000001f0a067a1a0_0, v000001f0a0679520_0, v000001f0a0604e70_0;
E_000001f0a0621d00 .event anyedge, v000001f0a0679e80_0, v000001f0a0679480_0, v000001f0a0683cc0_0;
S_000001f0a0679020 .scope module, "u_io" "io" 4 103, 5 1 0, S_000001f0a061c230;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "din";
    .port_info 3 /INPUT 13 "addr";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /INPUT 16 "gpio_in";
    .port_info 7 /OUTPUT 16 "gpio_out";
P_000001f0a061a4a0 .param/l "AW" 0 5 4, +C4<00000000000000000000000000001101>;
P_000001f0a061a4d8 .param/l "DW" 0 5 3, +C4<00000000000000000000000000010000>;
P_000001f0a061a510 .param/l "GPI_A" 1 5 16, C4<0000000000000>;
P_000001f0a061a548 .param/l "GPO_A" 1 5 17, C4<0000000000001>;
L_000001f0a05fee80 .functor BUFZ 16, v000001f0a06792f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f0a0616a10_0 .net "addr", 12 0, v000001f0a06826e0_0;  1 drivers
v000001f0a0617ed0_0 .net "clk", 0 0, v000001f0a06843a0_0;  alias, 1 drivers
v000001f0a05d3310_0 .net "din", 15 0, v000001f0a0683900_0;  1 drivers
v000001f0a0604e70_0 .var "dout", 15 0;
v000001f0a061a170_0 .net "gpio_in", 15 0, v000001f0a0684080_0;  alias, 1 drivers
v000001f0a06791b0_0 .var "gpio_in_reg", 15 0;
v000001f0a0679250_0 .net "gpio_out", 15 0, L_000001f0a05fee80;  alias, 1 drivers
v000001f0a06792f0_0 .var "gpio_out_reg", 15 0;
v000001f0a06798e0_0 .net "rst", 0 0, v000001f0a0682c80_0;  alias, 1 drivers
v000001f0a0679ac0_0 .net "we", 0 0, v000001f0a0683040_0;  1 drivers
S_000001f0a06823b0 .scope module, "u_ram" "ram" 4 90, 6 1 0, S_000001f0a061c230;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "din";
    .port_info 3 /INPUT 13 "addr";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 16 "dout";
P_000001f0a0682540 .param/l "AW" 0 6 4, +C4<00000000000000000000000000001101>;
P_000001f0a0682578 .param/l "DW" 0 6 3, +C4<00000000000000000000000000010000>;
P_000001f0a06825b0 .param/l "RAM_AW" 0 6 13, +C4<00000000000000000000000000000111>;
L_000001f0a05fe6a0/d .functor BUFZ 16, L_000001f0a0682aa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f0a05fe6a0 .delay 16 (1,1,1) L_000001f0a05fe6a0/d;
v000001f0a0679f20_0 .net *"_ivl_0", 15 0, L_000001f0a0682aa0;  1 drivers
v000001f0a0679de0_0 .net *"_ivl_2", 8 0, L_000001f0a0682fa0;  1 drivers
L_000001f0a0a00088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f0a0679fc0_0 .net *"_ivl_5", 1 0, L_000001f0a0a00088;  1 drivers
v000001f0a0679ca0_0 .net "addr", 12 0, v000001f0a06797a0_0;  1 drivers
v000001f0a0679d40_0 .var "addr_r", 6 0;
v000001f0a067a060_0 .net "clk", 0 0, v000001f0a06843a0_0;  alias, 1 drivers
v000001f0a0679b60_0 .net "din", 15 0, v000001f0a0679840_0;  1 drivers
v000001f0a0679520_0 .net "dout", 15 0, L_000001f0a05fe6a0;  alias, 1 drivers
v000001f0a0679980 .array "mem_r", 0 127, 15 0;
v000001f0a06793e0_0 .net "rst", 0 0, v000001f0a0682c80_0;  alias, 1 drivers
v000001f0a0679c00_0 .net "we", 0 0, v000001f0a0683ea0_0;  1 drivers
L_000001f0a0682aa0 .array/port v000001f0a0679980, L_000001f0a0682fa0;
L_000001f0a0682fa0 .concat [ 7 2 0 0], v000001f0a0679d40_0, L_000001f0a0a00088;
S_000001f0a0684710 .scope task, "write_d" "write_d" 3 37, 3 37 0, S_000001f0a0605340;
 .timescale -9 -10;
v000001f0a0683b80_0 .var "w_addr", 15 0;
v000001f0a06841c0_0 .var "w_data", 15 0;
TD_tb_dbus.write_d ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0a0682f00_0, 0, 1;
    %load/vec4 v000001f0a0683b80_0;
    %store/vec4 v000001f0a06835e0_0, 0, 16;
    %load/vec4 v000001f0a06841c0_0;
    %store/vec4 v000001f0a0683f40_0, 0, 16;
    %wait E_000001f0a0621f40;
    %delay 1, 0;
    %end;
    .scope S_000001f0a06823b0;
T_3 ;
    %wait E_000001f0a0621f40;
    %load/vec4 v000001f0a0679c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001f0a0679b60_0;
    %load/vec4 v000001f0a0679ca0_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0a0679980, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f0a06823b0;
T_4 ;
    %wait E_000001f0a0621f40;
    %load/vec4 v000001f0a0679c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001f0a0679ca0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v000001f0a0679d40_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f0a0679020;
T_5 ;
    %wait E_000001f0a0621f40;
    %load/vec4 v000001f0a061a170_0;
    %assign/vec4 v000001f0a06791b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f0a0679020;
T_6 ;
    %wait E_000001f0a0621f40;
    %load/vec4 v000001f0a0679ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001f0a0616a10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 13;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000001f0a05d3310_0;
    %assign/vec4 v000001f0a06792f0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f0a0616a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 13;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.7;
T_6.5 ;
    %delay 1, 0;
    %load/vec4 v000001f0a06791b0_0;
    %assign/vec4 v000001f0a0604e70_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f0a061c230;
T_7 ;
    %wait E_000001f0a0621d00;
    %load/vec4 v000001f0a0679e80_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v000001f0a0679480_0;
    %store/vec4 v000001f0a067a2e0_0, 0, 16;
    %load/vec4 v000001f0a0679e80_0;
    %parti/s 13, 0, 2;
    %store/vec4 v000001f0a067a100_0, 0, 13;
    %load/vec4 v000001f0a0683cc0_0;
    %store/vec4 v000001f0a0682640_0, 0, 1;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v000001f0a0679480_0;
    %store/vec4 v000001f0a0679840_0, 0, 16;
    %load/vec4 v000001f0a0679e80_0;
    %parti/s 13, 0, 2;
    %store/vec4 v000001f0a06797a0_0, 0, 13;
    %load/vec4 v000001f0a0683cc0_0;
    %store/vec4 v000001f0a0683ea0_0, 0, 1;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v000001f0a0679480_0;
    %store/vec4 v000001f0a0683900_0, 0, 16;
    %load/vec4 v000001f0a0679e80_0;
    %parti/s 13, 0, 2;
    %store/vec4 v000001f0a06826e0_0, 0, 13;
    %load/vec4 v000001f0a0683cc0_0;
    %store/vec4 v000001f0a0683040_0, 0, 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f0a061c230;
T_8 ;
    %wait E_000001f0a0621f40;
    %load/vec4 v000001f0a0679660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f0a067a1a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f0a0679e80_0;
    %parti/s 3, 13, 5;
    %assign/vec4 v000001f0a067a1a0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f0a061c230;
T_9 ;
    %wait E_000001f0a0621540;
    %load/vec4 v000001f0a067a1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f0a0679a20_0, 0, 16;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v000001f0a0684300_0;
    %store/vec4 v000001f0a0679a20_0, 0, 16;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v000001f0a06839a0_0;
    %store/vec4 v000001f0a0679a20_0, 0, 16;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f0a0605340;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0a06843a0_0, 0, 1;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v000001f0a06843a0_0;
    %inv;
    %store/vec4 v000001f0a06843a0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001f0a0605340;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0a0619020_0, 0, 1;
    %fork TD_tb_dbus.sysrst, S_000001f0a0605660;
    %join;
    %delay 10, 0;
    %pushi/vec4 26, 0, 16;
    %assign/vec4 v000001f0a0684080_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f0a0683b80_0, 0, 16;
    %pushi/vec4 48, 0, 16;
    %store/vec4 v000001f0a06841c0_0, 0, 16;
    %fork TD_tb_dbus.write_d, S_000001f0a0684710;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f0a060fca0_0, 0, 16;
    %fork TD_tb_dbus.read_d, S_000001f0a06054d0;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001f0a0683b80_0, 0, 16;
    %pushi/vec4 49, 0, 16;
    %store/vec4 v000001f0a06841c0_0, 0, 16;
    %fork TD_tb_dbus.write_d, S_000001f0a0684710;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001f0a060fca0_0, 0, 16;
    %fork TD_tb_dbus.read_d, S_000001f0a06054d0;
    %join;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001f0a0683b80_0, 0, 16;
    %pushi/vec4 50, 0, 16;
    %store/vec4 v000001f0a06841c0_0, 0, 16;
    %fork TD_tb_dbus.write_d, S_000001f0a0684710;
    %join;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001f0a060fca0_0, 0, 16;
    %fork TD_tb_dbus.read_d, S_000001f0a06054d0;
    %join;
    %delay 40, 0;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v000001f0a060fca0_0, 0, 16;
    %fork TD_tb_dbus.read_d, S_000001f0a06054d0;
    %join;
    %pushi/vec4 8193, 0, 16;
    %store/vec4 v000001f0a0683b80_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v000001f0a06841c0_0, 0, 16;
    %fork TD_tb_dbus.write_d, S_000001f0a0684710;
    %join;
    %vpi_call/w 3 74 "$display", "|--------Yduck dbus pass---------|" {0 0 0};
    %delay 100, 0;
    %vpi_call/w 3 77 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001f0a0605340;
T_12 ;
    %vpi_call/w 3 97 "$dumpfile", "tb.lxt" {0 0 0};
    %vpi_call/w 3 98 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f0a061c230 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb_dbus.sv";
    "../dbus.v";
    "../io.v";
    "../ram.v";
