Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov  1 21:07:47 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.759      -10.412                      3                  662        0.054        0.000                      0                  662        4.500        0.000                       0                   340  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.759      -10.412                      3                  662        0.054        0.000                      0                  662        4.500        0.000                       0                   340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -3.759ns,  Total Violation      -10.412ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.759ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.659ns  (logic 3.879ns (28.399%)  route 9.780ns (71.601%))
  Logic Levels:           18  (CARRY4=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.532     5.053    CLK_IBUF_BUFG
    SLICE_X34Y74         FDSE                                         r  ball_y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDSE (Prop_fdse_C_Q)         0.518     5.571 f  ball_y_pos_reg[6]/Q
                         net (fo=11, routed)          0.641     6.212    ball_y_pos_reg[6]
    SLICE_X33Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.336 r  brick_state[129]_i_36/O
                         net (fo=1, routed)           0.000     6.336    brick_state[129]_i_36_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.976 r  brick_state_reg[129]_i_21/O[3]
                         net (fo=10, routed)          0.697     7.674    brick_state_reg[129]_i_21_n_4
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.332     8.006 r  brick_state[129]_i_20/O
                         net (fo=2, routed)           1.037     9.043    brick_state[129]_i_20_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.369 f  brick_state[129]_i_11/O
                         net (fo=22, routed)          0.514     9.883    brick_state[129]_i_11_n_0
    SLICE_X35Y76         LUT2 (Prop_lut2_I0_O)        0.124    10.007 r  brick_state[9]_i_7/O
                         net (fo=35, routed)          0.951    10.959    brick_state[9]_i_7_n_0
    SLICE_X36Y79         LUT3 (Prop_lut3_I2_O)        0.119    11.078 f  brick_state[19]_i_5/O
                         net (fo=4, routed)           1.209    12.286    brick_state[19]_i_5_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.332    12.618 f  FSM_sequential_current_state[2]_i_731/O
                         net (fo=1, routed)           0.799    13.417    FSM_sequential_current_state[2]_i_731_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  FSM_sequential_current_state[2]_i_691/O
                         net (fo=1, routed)           0.433    13.974    FSM_sequential_current_state[2]_i_691_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124    14.098 r  FSM_sequential_current_state[2]_i_651/O
                         net (fo=1, routed)           0.665    14.763    FSM_sequential_current_state[2]_i_651_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.887 f  FSM_sequential_current_state[2]_i_606/O
                         net (fo=2, routed)           0.305    15.192    FSM_sequential_current_state[2]_i_606_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.316 r  FSM_sequential_current_state[2]_i_551/O
                         net (fo=1, routed)           0.354    15.670    FSM_sequential_current_state[2]_i_551_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.794 r  FSM_sequential_current_state[2]_i_469/O
                         net (fo=1, routed)           0.286    16.081    FSM_sequential_current_state[2]_i_469_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124    16.205 r  FSM_sequential_current_state[2]_i_324/O
                         net (fo=1, routed)           0.313    16.518    FSM_sequential_current_state[2]_i_324_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.642 r  FSM_sequential_current_state[2]_i_169/O
                         net (fo=1, routed)           0.296    16.938    FSM_sequential_current_state[2]_i_169_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.062 f  FSM_sequential_current_state[2]_i_61/O
                         net (fo=1, routed)           0.306    17.368    FSM_sequential_current_state[2]_i_61_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.492 f  FSM_sequential_current_state[2]_i_15/O
                         net (fo=1, routed)           0.493    17.985    FSM_sequential_current_state[2]_i_15_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.124    18.109 r  FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.479    18.588    FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124    18.712 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    18.712    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X39Y85         FDRE (Setup_fdre_C_D)        0.031    14.953    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -18.712    
  -------------------------------------------------------------------
                         slack                                 -3.759    

Slack (VIOLATED) :        -3.588ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.609ns  (logic 4.031ns (29.621%)  route 9.578ns (70.379%))
  Logic Levels:           19  (CARRY4=2 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.536     5.057    CLK_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  ball_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  ball_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.653     6.166    ball_x_pos_reg[2]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.290 r  brick_state[105]_i_15/O
                         net (fo=1, routed)           0.000     6.290    brick_state[105]_i_15_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  brick_state_reg[105]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.840    brick_state_reg[105]_i_8_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.079 f  brick_state_reg[52]_i_10/O[2]
                         net (fo=1, routed)           0.955     8.034    current_state7[7]
    SLICE_X34Y79         LUT6 (Prop_lut6_I5_O)        0.302     8.336 f  brick_state[23]_i_12/O
                         net (fo=6, routed)           0.845     9.181    brick_state[23]_i_12_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.150     9.331 r  brick_state[23]_i_8/O
                         net (fo=21, routed)          0.696    10.027    brick_state[23]_i_8_n_0
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.348    10.375 f  brick_state[29]_i_7/O
                         net (fo=34, routed)          0.875    11.250    brick_state[29]_i_7_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.150    11.400 r  brick_state[27]_i_4/O
                         net (fo=5, routed)           0.346    11.747    brick_state[27]_i_4_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.348    12.095 f  FSM_sequential_current_state[2]_i_747/O
                         net (fo=1, routed)           0.909    13.004    FSM_sequential_current_state[2]_i_747_n_0
    SLICE_X42Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.128 f  FSM_sequential_current_state[2]_i_703/O
                         net (fo=2, routed)           0.993    14.121    FSM_sequential_current_state[2]_i_703_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I5_O)        0.124    14.245 r  FSM_sequential_current_state[1]_i_317/O
                         net (fo=1, routed)           0.282    14.527    FSM_sequential_current_state[1]_i_317_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I1_O)        0.124    14.651 r  FSM_sequential_current_state[1]_i_282/O
                         net (fo=1, routed)           0.451    15.102    FSM_sequential_current_state[1]_i_282_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.124    15.226 f  FSM_sequential_current_state[1]_i_230/O
                         net (fo=1, routed)           0.286    15.512    FSM_sequential_current_state[1]_i_230_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.124    15.636 f  FSM_sequential_current_state[1]_i_172/O
                         net (fo=1, routed)           0.497    16.133    FSM_sequential_current_state[1]_i_172_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.257 f  FSM_sequential_current_state[1]_i_115/O
                         net (fo=1, routed)           0.294    16.551    FSM_sequential_current_state[1]_i_115_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.675 f  FSM_sequential_current_state[1]_i_57/O
                         net (fo=1, routed)           0.165    16.840    FSM_sequential_current_state[1]_i_57_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.964 f  FSM_sequential_current_state[1]_i_24/O
                         net (fo=1, routed)           0.286    17.251    FSM_sequential_current_state[1]_i_24_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    17.375 r  FSM_sequential_current_state[1]_i_6/O
                         net (fo=1, routed)           0.881    18.255    FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.124    18.379 r  FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.162    18.541    FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.124    18.665 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    18.665    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.433    14.774    CLK_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.081    15.078    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -18.665    
  -------------------------------------------------------------------
                         slack                                 -3.588    

Slack (VIOLATED) :        -3.066ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.961ns  (logic 3.193ns (24.635%)  route 9.768ns (75.365%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.535     5.056    CLK_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ball_y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ball_y_pos_reg[1]/Q
                         net (fo=11, routed)          0.449     5.961    ball_y_pos_reg[1]
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.617 r  brick_state_reg[128]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.617    brick_state_reg[128]_i_11_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.839 r  brick_state_reg[129]_i_23/O[0]
                         net (fo=18, routed)          1.055     7.894    brick_state_reg[129]_i_23_n_7
    SLICE_X31Y72         LUT6 (Prop_lut6_I5_O)        0.299     8.193 f  brick_state[127]_i_9/O
                         net (fo=2, routed)           0.849     9.042    brick_state[127]_i_9_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.166 r  brick_state[127]_i_7/O
                         net (fo=32, routed)          0.884    10.049    brick_state[127]_i_7_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.173 f  brick_state[7]_i_5/O
                         net (fo=44, routed)          1.297    11.471    brick_state[7]_i_5_n_0
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.116    11.587 r  brick_state[77]_i_5/O
                         net (fo=4, routed)           0.495    12.082    brick_state[77]_i_5_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.328    12.410 r  FSM_sequential_current_state[2]_i_264/O
                         net (fo=2, routed)           0.820    13.229    FSM_sequential_current_state[2]_i_264_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.353 r  FSM_sequential_current_state[2]_i_416/O
                         net (fo=1, routed)           0.960    14.313    FSM_sequential_current_state[2]_i_416_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.437 r  FSM_sequential_current_state[2]_i_238/O
                         net (fo=1, routed)           0.641    15.078    FSM_sequential_current_state[2]_i_238_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.202 r  FSM_sequential_current_state[2]_i_94/O
                         net (fo=1, routed)           0.573    15.775    FSM_sequential_current_state[2]_i_94_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.899 f  FSM_sequential_current_state[2]_i_24/O
                         net (fo=1, routed)           0.343    16.242    FSM_sequential_current_state[2]_i_24_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.366 r  FSM_sequential_current_state[2]_i_6/O
                         net (fo=1, routed)           0.796    17.162    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.286 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.607    17.893    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I1_O)        0.124    18.017 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    18.017    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X37Y86         FDRE (Setup_fdre_C_D)        0.029    14.951    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -18.017    
  -------------------------------------------------------------------
                         slack                                 -3.066    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.912ns  (logic 3.269ns (32.981%)  route 6.643ns (67.019%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.707     6.235    board_x_curr_reg_n_0_[2]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.891 r  pixel_data_reg[11]_i_351/CO[3]
                         net (fo=1, routed)           0.000     6.891    pixel_data_reg[11]_i_351_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  pixel_data_reg[11]_i_246/CO[3]
                         net (fo=1, routed)           0.000     7.005    pixel_data_reg[11]_i_246_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  pixel_data_reg[11]_i_113/O[0]
                         net (fo=3, routed)           0.719     7.946    pixel_data_reg[11]_i_113_n_7
    SLICE_X35Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.245 r  FSM_sequential_current_state[0]_i_56/O
                         net (fo=1, routed)           0.000     8.245    FSM_sequential_current_state[0]_i_56_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.795 r  FSM_sequential_current_state_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.795    FSM_sequential_current_state_reg[0]_i_44_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.909 r  FSM_sequential_current_state_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.909    FSM_sequential_current_state_reg[0]_i_37_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.023 r  FSM_sequential_current_state_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.794     9.817    paddle_collision21042_in
    SLICE_X35Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.941 f  FSM_sequential_current_state[0]_i_17/O
                         net (fo=1, routed)           0.403    10.344    FSM_sequential_current_state[0]_i_17_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  FSM_sequential_current_state[0]_i_6/O
                         net (fo=9, routed)           1.134    11.603    FSM_sequential_current_state[0]_i_6_n_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I0_O)        0.124    11.727 f  brick_state[129]_i_16/O
                         net (fo=1, routed)           0.162    11.889    brick_state[129]_i_16_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  brick_state[129]_i_9/O
                         net (fo=130, routed)         1.926    13.939    brick_state[129]_i_9_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.063 r  brick_state[58]_i_2/O
                         net (fo=1, routed)           0.797    14.860    brick_state[58]_i_2_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.984 r  brick_state[58]_i_1/O
                         net (fo=1, routed)           0.000    14.984    brick_state[58]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  brick_state_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.433    14.774    CLK_IBUF_BUFG
    SLICE_X49Y82         FDRE                                         r  brick_state_reg[58]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)        0.029    15.026    brick_state_reg[58]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 3.269ns (33.152%)  route 6.592ns (66.848%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.707     6.235    board_x_curr_reg_n_0_[2]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.891 r  pixel_data_reg[11]_i_351/CO[3]
                         net (fo=1, routed)           0.000     6.891    pixel_data_reg[11]_i_351_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  pixel_data_reg[11]_i_246/CO[3]
                         net (fo=1, routed)           0.000     7.005    pixel_data_reg[11]_i_246_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  pixel_data_reg[11]_i_113/O[0]
                         net (fo=3, routed)           0.719     7.946    pixel_data_reg[11]_i_113_n_7
    SLICE_X35Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.245 r  FSM_sequential_current_state[0]_i_56/O
                         net (fo=1, routed)           0.000     8.245    FSM_sequential_current_state[0]_i_56_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.795 r  FSM_sequential_current_state_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.795    FSM_sequential_current_state_reg[0]_i_44_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.909 r  FSM_sequential_current_state_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.909    FSM_sequential_current_state_reg[0]_i_37_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.023 r  FSM_sequential_current_state_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.794     9.817    paddle_collision21042_in
    SLICE_X35Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.941 f  FSM_sequential_current_state[0]_i_17/O
                         net (fo=1, routed)           0.403    10.344    FSM_sequential_current_state[0]_i_17_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  FSM_sequential_current_state[0]_i_6/O
                         net (fo=9, routed)           1.132    11.600    FSM_sequential_current_state[0]_i_6_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.124    11.724 r  brick_state[129]_i_12/O
                         net (fo=2, routed)           0.361    12.086    brick_state[129]_i_12_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.210 r  brick_state[9]_i_4/O
                         net (fo=130, routed)         2.030    14.240    brick_state[9]_i_4_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  brick_state[20]_i_2/O
                         net (fo=1, routed)           0.444    14.809    brick_state[20]_i_2_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.933 r  brick_state[20]_i_1/O
                         net (fo=1, routed)           0.000    14.933    brick_state[20]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  brick_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.420    14.761    CLK_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  brick_state_reg[20]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.031    15.015    brick_state_reg[20]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.933    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 3.269ns (33.209%)  route 6.575ns (66.791%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.707     6.235    board_x_curr_reg_n_0_[2]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.891 r  pixel_data_reg[11]_i_351/CO[3]
                         net (fo=1, routed)           0.000     6.891    pixel_data_reg[11]_i_351_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  pixel_data_reg[11]_i_246/CO[3]
                         net (fo=1, routed)           0.000     7.005    pixel_data_reg[11]_i_246_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  pixel_data_reg[11]_i_113/O[0]
                         net (fo=3, routed)           0.719     7.946    pixel_data_reg[11]_i_113_n_7
    SLICE_X35Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.245 r  FSM_sequential_current_state[0]_i_56/O
                         net (fo=1, routed)           0.000     8.245    FSM_sequential_current_state[0]_i_56_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.795 r  FSM_sequential_current_state_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.795    FSM_sequential_current_state_reg[0]_i_44_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.909 r  FSM_sequential_current_state_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.909    FSM_sequential_current_state_reg[0]_i_37_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.023 r  FSM_sequential_current_state_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.794     9.817    paddle_collision21042_in
    SLICE_X35Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.941 f  FSM_sequential_current_state[0]_i_17/O
                         net (fo=1, routed)           0.403    10.344    FSM_sequential_current_state[0]_i_17_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  FSM_sequential_current_state[0]_i_6/O
                         net (fo=9, routed)           1.132    11.600    FSM_sequential_current_state[0]_i_6_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.124    11.724 r  brick_state[129]_i_12/O
                         net (fo=2, routed)           0.361    12.086    brick_state[129]_i_12_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.210 r  brick_state[9]_i_4/O
                         net (fo=130, routed)         2.119    14.329    brick_state[9]_i_4_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  brick_state[47]_i_2/O
                         net (fo=1, routed)           0.338    14.792    brick_state[47]_i_2_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.916 r  brick_state[47]_i_1/O
                         net (fo=1, routed)           0.000    14.916    brick_state[47]_i_1_n_0
    SLICE_X45Y75         FDRE                                         r  brick_state_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.421    14.762    CLK_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  brick_state_reg[47]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X45Y75         FDRE (Setup_fdre_C_D)        0.031    15.016    brick_state_reg[47]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.837ns  (logic 3.269ns (33.233%)  route 6.568ns (66.767%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.707     6.235    board_x_curr_reg_n_0_[2]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.891 r  pixel_data_reg[11]_i_351/CO[3]
                         net (fo=1, routed)           0.000     6.891    pixel_data_reg[11]_i_351_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  pixel_data_reg[11]_i_246/CO[3]
                         net (fo=1, routed)           0.000     7.005    pixel_data_reg[11]_i_246_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  pixel_data_reg[11]_i_113/O[0]
                         net (fo=3, routed)           0.719     7.946    pixel_data_reg[11]_i_113_n_7
    SLICE_X35Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.245 r  FSM_sequential_current_state[0]_i_56/O
                         net (fo=1, routed)           0.000     8.245    FSM_sequential_current_state[0]_i_56_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.795 r  FSM_sequential_current_state_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.795    FSM_sequential_current_state_reg[0]_i_44_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.909 r  FSM_sequential_current_state_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.909    FSM_sequential_current_state_reg[0]_i_37_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.023 r  FSM_sequential_current_state_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.794     9.817    paddle_collision21042_in
    SLICE_X35Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.941 f  FSM_sequential_current_state[0]_i_17/O
                         net (fo=1, routed)           0.403    10.344    FSM_sequential_current_state[0]_i_17_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  FSM_sequential_current_state[0]_i_6/O
                         net (fo=9, routed)           1.134    11.603    FSM_sequential_current_state[0]_i_6_n_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I0_O)        0.124    11.727 f  brick_state[129]_i_16/O
                         net (fo=1, routed)           0.162    11.889    brick_state[129]_i_16_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I3_O)        0.124    12.013 r  brick_state[129]_i_9/O
                         net (fo=130, routed)         2.309    14.322    brick_state[129]_i_9_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.124    14.446 r  brick_state[35]_i_2/O
                         net (fo=1, routed)           0.339    14.784    brick_state[35]_i_2_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  brick_state[35]_i_1/O
                         net (fo=1, routed)           0.000    14.908    brick_state[35]_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  brick_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.420    14.761    CLK_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  brick_state_reg[35]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X41Y74         FDRE (Setup_fdre_C_D)        0.031    15.015    brick_state_reg[35]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.831ns  (logic 3.269ns (33.253%)  route 6.562ns (66.747%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.707     6.235    board_x_curr_reg_n_0_[2]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.891 r  pixel_data_reg[11]_i_351/CO[3]
                         net (fo=1, routed)           0.000     6.891    pixel_data_reg[11]_i_351_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  pixel_data_reg[11]_i_246/CO[3]
                         net (fo=1, routed)           0.000     7.005    pixel_data_reg[11]_i_246_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  pixel_data_reg[11]_i_113/O[0]
                         net (fo=3, routed)           0.719     7.946    pixel_data_reg[11]_i_113_n_7
    SLICE_X35Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.245 r  FSM_sequential_current_state[0]_i_56/O
                         net (fo=1, routed)           0.000     8.245    FSM_sequential_current_state[0]_i_56_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.795 r  FSM_sequential_current_state_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.795    FSM_sequential_current_state_reg[0]_i_44_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.909 r  FSM_sequential_current_state_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.909    FSM_sequential_current_state_reg[0]_i_37_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.023 r  FSM_sequential_current_state_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.794     9.817    paddle_collision21042_in
    SLICE_X35Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.941 f  FSM_sequential_current_state[0]_i_17/O
                         net (fo=1, routed)           0.403    10.344    FSM_sequential_current_state[0]_i_17_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  FSM_sequential_current_state[0]_i_6/O
                         net (fo=9, routed)           1.132    11.600    FSM_sequential_current_state[0]_i_6_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.124    11.724 r  brick_state[129]_i_12/O
                         net (fo=2, routed)           0.361    12.086    brick_state[129]_i_12_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.210 r  brick_state[9]_i_4/O
                         net (fo=130, routed)         2.058    14.268    brick_state[9]_i_4_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.392 r  brick_state[46]_i_2/O
                         net (fo=1, routed)           0.387    14.779    brick_state[46]_i_2_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.903 r  brick_state[46]_i_1/O
                         net (fo=1, routed)           0.000    14.903    brick_state[46]_i_1_n_0
    SLICE_X47Y76         FDRE                                         r  brick_state_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.423    14.764    CLK_IBUF_BUFG
    SLICE_X47Y76         FDRE                                         r  brick_state_reg[46]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X47Y76         FDRE (Setup_fdre_C_D)        0.029    15.016    brick_state_reg[46]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.830ns  (logic 3.269ns (33.254%)  route 6.561ns (66.746%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.707     6.235    board_x_curr_reg_n_0_[2]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.891 r  pixel_data_reg[11]_i_351/CO[3]
                         net (fo=1, routed)           0.000     6.891    pixel_data_reg[11]_i_351_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  pixel_data_reg[11]_i_246/CO[3]
                         net (fo=1, routed)           0.000     7.005    pixel_data_reg[11]_i_246_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  pixel_data_reg[11]_i_113/O[0]
                         net (fo=3, routed)           0.719     7.946    pixel_data_reg[11]_i_113_n_7
    SLICE_X35Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.245 r  FSM_sequential_current_state[0]_i_56/O
                         net (fo=1, routed)           0.000     8.245    FSM_sequential_current_state[0]_i_56_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.795 r  FSM_sequential_current_state_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.795    FSM_sequential_current_state_reg[0]_i_44_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.909 r  FSM_sequential_current_state_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.909    FSM_sequential_current_state_reg[0]_i_37_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.023 r  FSM_sequential_current_state_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.794     9.817    paddle_collision21042_in
    SLICE_X35Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.941 f  FSM_sequential_current_state[0]_i_17/O
                         net (fo=1, routed)           0.403    10.344    FSM_sequential_current_state[0]_i_17_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  FSM_sequential_current_state[0]_i_6/O
                         net (fo=9, routed)           1.132    11.600    FSM_sequential_current_state[0]_i_6_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.124    11.724 r  brick_state[129]_i_12/O
                         net (fo=2, routed)           0.361    12.086    brick_state[129]_i_12_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.210 r  brick_state[9]_i_4/O
                         net (fo=130, routed)         2.101    14.311    brick_state[9]_i_4_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.435 r  brick_state[52]_i_2/O
                         net (fo=1, routed)           0.343    14.778    brick_state[52]_i_2_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.902 r  brick_state[52]_i_1/O
                         net (fo=1, routed)           0.000    14.902    brick_state[52]_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  brick_state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.434    14.775    CLK_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  brick_state_reg[52]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)        0.029    15.027    brick_state_reg[52]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.902    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.799ns  (logic 3.269ns (33.361%)  route 6.530ns (66.639%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.707     6.235    board_x_curr_reg_n_0_[2]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.891 r  pixel_data_reg[11]_i_351/CO[3]
                         net (fo=1, routed)           0.000     6.891    pixel_data_reg[11]_i_351_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  pixel_data_reg[11]_i_246/CO[3]
                         net (fo=1, routed)           0.000     7.005    pixel_data_reg[11]_i_246_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.227 r  pixel_data_reg[11]_i_113/O[0]
                         net (fo=3, routed)           0.719     7.946    pixel_data_reg[11]_i_113_n_7
    SLICE_X35Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.245 r  FSM_sequential_current_state[0]_i_56/O
                         net (fo=1, routed)           0.000     8.245    FSM_sequential_current_state[0]_i_56_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.795 r  FSM_sequential_current_state_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.795    FSM_sequential_current_state_reg[0]_i_44_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.909 r  FSM_sequential_current_state_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.909    FSM_sequential_current_state_reg[0]_i_37_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.023 r  FSM_sequential_current_state_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.794     9.817    paddle_collision21042_in
    SLICE_X35Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.941 f  FSM_sequential_current_state[0]_i_17/O
                         net (fo=1, routed)           0.403    10.344    FSM_sequential_current_state[0]_i_17_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  FSM_sequential_current_state[0]_i_6/O
                         net (fo=9, routed)           1.132    11.600    FSM_sequential_current_state[0]_i_6_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.124    11.724 r  brick_state[129]_i_12/O
                         net (fo=2, routed)           0.361    12.086    brick_state[129]_i_12_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.210 r  brick_state[9]_i_4/O
                         net (fo=130, routed)         2.010    14.220    brick_state[9]_i_4_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.344 r  brick_state[36]_i_2/O
                         net (fo=1, routed)           0.403    14.747    brick_state[36]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.871 r  brick_state[36]_i_1/O
                         net (fo=1, routed)           0.000    14.871    brick_state[36]_i_1_n_0
    SLICE_X43Y74         FDRE                                         r  brick_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.420    14.761    CLK_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  brick_state_reg[36]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.029    15.013    brick_state_reg[36]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                  0.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 reset_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  reset_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  reset_counter_reg[21]/Q
                         net (fo=2, routed)           0.117     1.704    reset_counter_reg_n_0_[21]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  reset_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    reset_counter_reg[24]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  reset_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    data0[25]
    SLICE_X29Y100        FDRE                                         r  reset_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.918     2.046    CLK_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  reset_counter_reg[25]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    reset_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 reset_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  reset_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  reset_counter_reg[21]/Q
                         net (fo=2, routed)           0.117     1.704    reset_counter_reg_n_0_[21]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  reset_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    reset_counter_reg[24]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  reset_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.966    data0[27]
    SLICE_X29Y100        FDRE                                         r  reset_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.918     2.046    CLK_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  reset_counter_reg[27]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ball_move_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_move_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  ball_move_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ball_move_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.719    ball_move_counter_reg_n_0_[23]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.879 r  ball_move_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.879    ball_move_counter_reg[24]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.918 r  ball_move_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    ball_move_counter_reg[28]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  ball_move_counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.973    ball_move_counter_reg[31]_i_3_n_7
    SLICE_X32Y100        FDRE                                         r  ball_move_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.917     2.045    CLK_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  ball_move_counter_reg[29]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    ball_move_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ball_move_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_move_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  ball_move_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ball_move_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.719    ball_move_counter_reg_n_0_[23]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.879 r  ball_move_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.879    ball_move_counter_reg[24]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.918 r  ball_move_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    ball_move_counter_reg[28]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  ball_move_counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.984    ball_move_counter_reg[31]_i_3_n_5
    SLICE_X32Y100        FDRE                                         r  ball_move_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.917     2.045    CLK_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  ball_move_counter_reg[31]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    ball_move_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 reset_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  reset_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  reset_counter_reg[21]/Q
                         net (fo=2, routed)           0.117     1.704    reset_counter_reg_n_0_[21]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  reset_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    reset_counter_reg[24]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.991 r  reset_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    data0[26]
    SLICE_X29Y100        FDRE                                         r  reset_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.918     2.046    CLK_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  reset_counter_reg[26]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    reset_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 reset_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  reset_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  reset_counter_reg[21]/Q
                         net (fo=2, routed)           0.117     1.704    reset_counter_reg_n_0_[21]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  reset_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    reset_counter_reg[24]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.991 r  reset_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.991    data0[28]
    SLICE_X29Y100        FDRE                                         r  reset_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.918     2.046    CLK_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  reset_counter_reg[28]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    reset_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 reset_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.497%)  route 0.118ns (21.503%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  reset_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  reset_counter_reg[21]/Q
                         net (fo=2, routed)           0.117     1.704    reset_counter_reg_n_0_[21]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  reset_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    reset_counter_reg[24]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  reset_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    reset_counter_reg[28]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.994 r  reset_counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.994    data0[29]
    SLICE_X29Y101        FDRE                                         r  reset_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.918     2.046    CLK_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  reset_counter_reg[29]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.105     1.902    reset_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reset_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.920%)  route 0.118ns (21.080%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  reset_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  reset_counter_reg[21]/Q
                         net (fo=2, routed)           0.117     1.704    reset_counter_reg_n_0_[21]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  reset_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    reset_counter_reg[24]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  reset_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    reset_counter_reg[28]_i_1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.005 r  reset_counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.005    data0[31]
    SLICE_X29Y101        FDRE                                         r  reset_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.918     2.046    CLK_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  reset_counter_reg[31]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.105     1.902    reset_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ball_start_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.213ns (43.787%)  route 0.273ns (56.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  ball_start_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ball_start_counter_reg[30]/Q
                         net (fo=8, routed)           0.273     1.886    ball_start_counter_reg_n_0_[30]
    SLICE_X53Y49         LUT5 (Prop_lut5_I2_O)        0.049     1.935 r  seg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.935    seg[4]_i_1_n_0
    SLICE_X53Y49         FDRE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.838     1.965    CLK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seg_reg[4]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.107     1.828    seg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ball_move_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_move_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.291%)  route 0.134ns (23.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  ball_move_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ball_move_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.719    ball_move_counter_reg_n_0_[23]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.879 r  ball_move_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.879    ball_move_counter_reg[24]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.918 r  ball_move_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    ball_move_counter_reg[28]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  ball_move_counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     2.009    ball_move_counter_reg[31]_i_3_n_6
    SLICE_X32Y100        FDRE                                         r  ball_move_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.917     2.045    CLK_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  ball_move_counter_reg[30]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    ball_move_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y60   board_x_curr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y60   board_x_curr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y64   board_x_curr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y64   board_x_curr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y79   brick_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y79   brick_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y80   brick_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y80   brick_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y81   brick_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79   brick_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y79   brick_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80   brick_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y80   brick_state_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y81   brick_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   brick_state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y81   brick_state_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y81   brick_state_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y79   brick_state_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   pixel_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y74   brick_state_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y80   brick_state_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y77   brick_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y77   brick_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y74   brick_state_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y74   brick_state_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y74   brick_state_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   pixel_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   pixel_data_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   pixel_data_reg[11]/C



