{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544435795340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544435795343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 01:56:35 2018 " "Processing started: Mon Dec 10 01:56:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544435795343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435795343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435795343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544435795737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544435795737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_test_f2i.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_test_f2i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_test_f2i " "Found entity 1: top_test_f2i" {  } { { "top_test_f2i.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/top_test_f2i.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int2flt_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file int2flt_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int2flt_tb " "Found entity 1: int2flt_tb" {  } { { "int2flt_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/int2flt_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK int2flt.sv(5) " "Verilog HDL Declaration information at int2flt.sv(5): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "int2flt.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/int2flt.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544435807823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int2flt.sv 1 1 " "Found 1 design units, including 1 entities, in source file int2flt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int2flt " "Found entity 1: int2flt" {  } { { "int2flt.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/int2flt.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flt2int_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flt2int_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flt2int_tb " "Found entity 1: flt2int_tb" {  } { { "flt2int_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/flt2int_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lfsr_ptrn LFSR_ptrn decrypt_tb.sv(14) " "Verilog HDL Declaration information at decrypt_tb.sv(14): object \"lfsr_ptrn\" differs only in case from object \"LFSR_ptrn\" in the same scope" {  } { { "decrypt_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/decrypt_tb.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544435807829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypt_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decrypt_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_tb " "Found entity 1: Lab4_tb" {  } { { "decrypt_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/decrypt_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807830 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(31) " "Verilog HDL warning at data_mem.sv(31): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544435807832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lfsr_ptrn LFSR_ptrn encrypt_tb.sv(11) " "Verilog HDL Declaration information at encrypt_tb.sv(11): object \"lfsr_ptrn\" differs only in case from object \"LFSR_ptrn\" in the same scope" {  } { { "encrypt_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/encrypt_tb.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544435807836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypt_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file encrypt_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt_tb " "Found entity 1: encrypt_tb" {  } { { "encrypt_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/encrypt_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/rf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/pc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/imem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_dec " "Found entity 1: ctrl_dec" {  } { { "ctrl_dec.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_dec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_dec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_dec_tb " "Found entity 1: ctrl_dec_tb" {  } { { "ctrl_dec_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544435807875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435807875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sh_d top.sv(33) " "Verilog HDL Implicit Net warning at top.sv(33): created implicit net for \"sh_d\"" {  } { { "top.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544435807876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544435807998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dm_in top.sv(14) " "Verilog HDL or VHDL warning at top.sv(14): object \"dm_in\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544435808029 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(48) " "Verilog HDL assignment warning at top.sv(48): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544435808036 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "top.sv" "pc1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544435808262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pc.sv(21) " "Verilog HDL assignment warning at pc.sv(21): truncated value with size 32 to match size of target (9)" {  } { { "pc.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/pc.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544435808262 "|top|pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:im1 " "Elaborating entity \"imem\" for hierarchy \"imem:im1\"" {  } { { "top.sv" "im1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544435808287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_dec ctrl_dec:dc1 " "Elaborating entity \"ctrl_dec\" for hierarchy \"ctrl_dec:dc1\"" {  } { { "top.sv" "dc1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544435808299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:rf1 " "Elaborating entity \"rf\" for hierarchy \"rf:rf1\"" {  } { { "top.sv" "rf1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544435808312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:au1 " "Elaborating entity \"alu\" for hierarchy \"alu:au1\"" {  } { { "top.sv" "au1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544435808315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic alu.sv(14) " "Verilog HDL or VHDL warning at alu.sv(14): object \"op_mnemonic\" assigned a value but never read" {  } { { "alu.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/alu.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544435808316 "|top|alu:au1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_mem1 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_mem1\"" {  } { { "top.sv" "data_mem1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544435808317 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[0\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[0\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544435809097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[1\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[1\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544435809097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[2\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[2\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544435809097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[3\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[3\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544435809097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[4\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[4\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544435809097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[5\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[5\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544435809097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[6\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[6\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544435809097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|DataOut\[7\] " "Converted tri-state buffer \"data_mem:data_mem1\|DataOut\[7\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544435809097 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1544435809097 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:data_mem1\|my_memory " "RAM logic \"data_mem:data_mem1\|my_memory\" is uninferred due to asynchronous read logic" {  } { { "data_mem.sv" "my_memory" { Text "C:/Users/Omar/Documents/CSE 141L project/data_mem.sv" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1544435809555 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1544435809555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544435811752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Omar/Documents/CSE 141L project/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/Omar/Documents/CSE 141L project/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435814217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544435814619 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544435814619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3368 " "Implemented 3368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544435815455 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544435815455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3365 " "Implemented 3365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544435815455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544435815455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544435815476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 01:56:55 2018 " "Processing ended: Mon Dec 10 01:56:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544435815476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544435815476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544435815476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544435815476 ""}
