Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 28 22:43:06 2025
| Host         : DESKTOP-NV7NN3N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 1304 register/latch pins with no clock driven by root clock pin: ClkDiv/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce/ck_div/clk_out_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sevenSegmentDisplay/divclk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4995 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.307        0.000                      0                   89        0.220        0.000                      0                   89        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
fpga_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk            5.541        0.000                      0                   45        0.220        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fpga_clk           fpga_clk                 1.307        0.000                      0                   44        5.695        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.952ns (21.562%)  route 3.463ns (78.438%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.558     5.104    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.417     6.978    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.102 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.437     7.538    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.662 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.440     8.103    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.169     9.395    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.519 r  sevenSegmentDisplay/divclk_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.519    sevenSegmentDisplay/divclk_cnt[10]
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y29         FDCE (Setup_fdce_C_D)        0.029    15.061    sevenSegmentDisplay/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.952ns (21.397%)  route 3.497ns (78.603%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.558     5.104    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.417     6.978    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.102 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.437     7.538    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.662 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.440     8.103    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.203     9.429    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.553 r  sevenSegmentDisplay/divclk_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.553    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
                         clock pessimism              0.295    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y29         FDCE (Setup_fdce_C_D)        0.029    15.098    sevenSegmentDisplay/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.980ns (22.056%)  route 3.463ns (77.944%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.558     5.104    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.417     6.978    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.102 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.437     7.538    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.662 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.440     8.103    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.169     9.395    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.152     9.547 r  sevenSegmentDisplay/divclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.547    sevenSegmentDisplay/divclk_cnt[1]
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y29         FDCE (Setup_fdce_C_D)        0.075    15.107    sevenSegmentDisplay/divclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.980ns (21.889%)  route 3.497ns (78.111%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.558     5.104    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.417     6.978    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.102 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.437     7.538    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.662 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.440     8.103    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.203     9.429    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.152     9.581 r  sevenSegmentDisplay/divclk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.581    sevenSegmentDisplay/divclk_cnt[9]
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[9]/C
                         clock pessimism              0.295    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y29         FDCE (Setup_fdce_C_D)        0.075    15.144    sevenSegmentDisplay/divclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.952ns (22.078%)  route 3.360ns (77.922%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.558     5.104    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.417     6.978    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.102 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.437     7.538    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.662 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.440     8.103    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.065     9.292    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.416 r  sevenSegmentDisplay/divclk_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.416    sevenSegmentDisplay/divclk_cnt[17]
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y30         FDCE (Setup_fdce_C_D)        0.031    15.077    sevenSegmentDisplay/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.952ns (22.135%)  route 3.349ns (77.865%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.558     5.104    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.417     6.978    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.102 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.437     7.538    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.662 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.440     8.103    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.054     9.281    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.405 r  sevenSegmentDisplay/divclk_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.405    sevenSegmentDisplay/divclk_cnt[14]
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y30         FDCE (Setup_fdce_C_D)        0.031    15.077    sevenSegmentDisplay/divclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.982ns (22.617%)  route 3.360ns (77.383%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.558     5.104    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.417     6.978    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.102 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.437     7.538    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.662 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.440     8.103    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.065     9.292    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.154     9.446 r  sevenSegmentDisplay/divclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.446    sevenSegmentDisplay/divclk_cnt[6]
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y30         FDCE (Setup_fdce_C_D)        0.075    15.121    sevenSegmentDisplay/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.980ns (22.639%)  route 3.349ns (77.361%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.558     5.104    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.417     6.978    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.102 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.437     7.538    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.662 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.440     8.103    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.054     9.281    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  sevenSegmentDisplay/divclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.433    sevenSegmentDisplay/divclk_cnt[5]
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y30         FDCE (Setup_fdce_C_D)        0.075    15.121    sevenSegmentDisplay/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.952ns (22.409%)  route 3.296ns (77.591%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.558     5.104    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.417     6.978    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.102 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.437     7.538    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.662 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.440     8.103    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.002     9.229    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.353 r  sevenSegmentDisplay/divclk_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.353    sevenSegmentDisplay/divclk_cnt[18]
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[18]/C
                         clock pessimism              0.295    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y29         FDCE (Setup_fdce_C_D)        0.031    15.100    sevenSegmentDisplay/divclk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.982ns (22.953%)  route 3.296ns (77.047%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.558     5.104    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.417     6.978    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.102 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.437     7.538    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.662 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.440     8.103    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.002     9.229    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.154     9.383 r  sevenSegmentDisplay/divclk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.383    sevenSegmentDisplay/divclk_cnt[8]
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[8]/C
                         clock pessimism              0.295    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y29         FDCE (Setup_fdce_C_D)        0.075    15.144    sevenSegmentDisplay/divclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.463    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.128     1.754    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.048     1.802 r  sevenSegmentDisplay/divclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    sevenSegmentDisplay/divclk_cnt[1]
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X55Y29         FDCE (Hold_fdce_C_D)         0.107     1.583    sevenSegmentDisplay/divclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.463    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.129     1.755    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.049     1.804 r  sevenSegmentDisplay/divclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.804    sevenSegmentDisplay/divclk_cnt[3]
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[3]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X55Y29         FDCE (Hold_fdce_C_D)         0.107     1.583    sevenSegmentDisplay/divclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.463    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.128     1.754    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.799 r  sevenSegmentDisplay/divclk_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.799    sevenSegmentDisplay/divclk_cnt[10]
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X55Y29         FDCE (Hold_fdce_C_D)         0.091     1.567    sevenSegmentDisplay/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.463    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.129     1.755    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.800 r  sevenSegmentDisplay/divclk_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     1.800    sevenSegmentDisplay/divclk_cnt[13]
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X55Y29         FDCE (Hold_fdce_C_D)         0.092     1.568    sevenSegmentDisplay/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debounce/ck_div/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     1.462    debounce/ck_div/CLK
    SLICE_X44Y30         FDCE                                         r  debounce/ck_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  debounce/ck_div/clk_out_reg/Q
                         net (fo=3, routed)           0.185     1.788    debounce/ck_div/q_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  debounce/ck_div/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    debounce/ck_div/clk_out_i_1__0_n_0
    SLICE_X44Y30         FDCE                                         r  debounce/ck_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.824     1.975    debounce/ck_div/CLK
    SLICE_X44Y30         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism             -0.513     1.462    
    SLICE_X44Y30         FDCE (Hold_fdce_C_D)         0.091     1.553    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.463    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.209     1.835    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X54Y29         LUT3 (Prop_lut3_I1_O)        0.043     1.878 r  sevenSegmentDisplay/divclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    sevenSegmentDisplay/divclk_cnt[2]
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X54Y29         FDCE (Hold_fdce_C_D)         0.131     1.594    sevenSegmentDisplay/divclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.463    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.209     1.835    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X54Y29         LUT3 (Prop_lut3_I1_O)        0.043     1.878 r  sevenSegmentDisplay/divclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.878    sevenSegmentDisplay/divclk_cnt[4]
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X54Y29         FDCE (Hold_fdce_C_D)         0.131     1.594    sevenSegmentDisplay/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ClkDiv/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.469    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  ClkDiv/clk_out_reg/Q
                         net (fo=4, routed)           0.197     1.807    ClkDiv/clk
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  ClkDiv/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.852    ClkDiv/clk_out_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/C
                         clock pessimism             -0.514     1.469    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.091     1.560    ClkDiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ClkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.469    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  ClkDiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.172     1.769    ClkDiv/counter[3]
    SLICE_X36Y45         LUT4 (Prop_lut4_I3_O)        0.102     1.871 r  ClkDiv/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    ClkDiv/counter[3]_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[3]/C
                         clock pessimism             -0.514     1.469    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.107     1.576    ClkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.463    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.209     1.835    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X54Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.880 r  sevenSegmentDisplay/divclk_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.880    sevenSegmentDisplay/divclk_cnt[15]
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[15]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X54Y29         FDCE (Hold_fdce_C_D)         0.121     1.584    sevenSegmentDisplay/divclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  fpga_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   debounce/ck_div/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y28   debounce/ck_div/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y30   debounce/ck_div/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y30   debounce/ck_div/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y30   debounce/ck_div/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   debounce/ck_div/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   debounce/ck_div/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   debounce/ck_div/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y30   debounce/ck_div/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   debounce/ck_div/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   debounce/ck_div/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   debounce/ck_div/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y30   debounce/ck_div/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y30   debounce/ck_div/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y30   debounce/ck_div/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   debounce/ck_div/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   debounce/ck_div/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   debounce/ck_div/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   debounce/ck_div/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/clk_out_reg/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.216ns  (logic 0.583ns (18.129%)  route 2.633ns (81.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 10.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.554    10.100    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459    10.559 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.362    11.921    decoder/dut1/upg_rst
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.045 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         1.271    13.316    debounce/ck_div/upg_rst_reg
    SLICE_X44Y30         FDCE                                         f  debounce/ck_div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.437    14.804    debounce/ck_div/CLK
    SLICE_X44Y30         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.623    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[13]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.216ns  (logic 0.583ns (18.129%)  route 2.633ns (81.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 10.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.554    10.100    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459    10.559 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.362    11.921    decoder/dut1/upg_rst
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.045 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         1.271    13.316    debounce/ck_div/upg_rst_reg
    SLICE_X44Y30         FDCE                                         f  debounce/ck_div/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.437    14.804    debounce/ck_div/CLK
    SLICE_X44Y30         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.623    debounce/ck_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[17]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.216ns  (logic 0.583ns (18.129%)  route 2.633ns (81.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 10.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.554    10.100    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459    10.559 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.362    11.921    decoder/dut1/upg_rst
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.045 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         1.271    13.316    debounce/ck_div/upg_rst_reg
    SLICE_X44Y30         FDCE                                         f  debounce/ck_div/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.437    14.804    debounce/ck_div/CLK
    SLICE_X44Y30         FDCE                                         r  debounce/ck_div/counter_reg[17]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.623    debounce/ck_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[1]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.216ns  (logic 0.583ns (18.129%)  route 2.633ns (81.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 10.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.554    10.100    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459    10.559 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.362    11.921    decoder/dut1/upg_rst
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.045 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         1.271    13.316    debounce/ck_div/upg_rst_reg
    SLICE_X44Y30         FDCE                                         f  debounce/ck_div/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.437    14.804    debounce/ck_div/CLK
    SLICE_X44Y30         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.623    debounce/ck_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[14]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.244ns  (logic 0.583ns (17.971%)  route 2.661ns (82.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 10.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.554    10.100    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459    10.559 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.362    11.921    decoder/dut1/upg_rst
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.045 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         1.299    13.344    debounce/ck_div/upg_rst_reg
    SLICE_X42Y30         FDCE                                         f  debounce/ck_div/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    14.803    debounce/ck_div/CLK
    SLICE_X42Y30         FDCE                                         r  debounce/ck_div/counter_reg[14]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y30         FDCE (Recov_fdce_C_CLR)     -0.361    14.666    debounce/ck_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[15]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.244ns  (logic 0.583ns (17.971%)  route 2.661ns (82.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 10.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.554    10.100    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459    10.559 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.362    11.921    decoder/dut1/upg_rst
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.045 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         1.299    13.344    debounce/ck_div/upg_rst_reg
    SLICE_X42Y30         FDCE                                         f  debounce/ck_div/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    14.803    debounce/ck_div/CLK
    SLICE_X42Y30         FDCE                                         r  debounce/ck_div/counter_reg[15]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y30         FDCE (Recov_fdce_C_CLR)     -0.361    14.666    debounce/ck_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[16]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.244ns  (logic 0.583ns (17.971%)  route 2.661ns (82.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 10.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.554    10.100    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459    10.559 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.362    11.921    decoder/dut1/upg_rst
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.045 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         1.299    13.344    debounce/ck_div/upg_rst_reg
    SLICE_X42Y30         FDCE                                         f  debounce/ck_div/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    14.803    debounce/ck_div/CLK
    SLICE_X42Y30         FDCE                                         r  debounce/ck_div/counter_reg[16]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y30         FDCE (Recov_fdce_C_CLR)     -0.361    14.666    debounce/ck_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[8]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.218ns  (logic 0.583ns (18.116%)  route 2.635ns (81.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 10.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.554    10.100    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459    10.559 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.362    11.921    decoder/dut1/upg_rst
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.045 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         1.274    13.318    debounce/ck_div/upg_rst_reg
    SLICE_X42Y29         FDCE                                         f  debounce/ck_div/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    14.803    debounce/ck_div/CLK
    SLICE_X42Y29         FDCE                                         r  debounce/ck_div/counter_reg[8]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.361    14.666    debounce/ck_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[9]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.218ns  (logic 0.583ns (18.116%)  route 2.635ns (81.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 10.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.554    10.100    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459    10.559 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.362    11.921    decoder/dut1/upg_rst
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.045 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         1.274    13.318    debounce/ck_div/upg_rst_reg
    SLICE_X42Y29         FDCE                                         f  debounce/ck_div/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    14.803    debounce/ck_div/CLK
    SLICE_X42Y29         FDCE                                         r  debounce/ck_div/counter_reg[9]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y29         FDCE (Recov_fdce_C_CLR)     -0.361    14.666    debounce/ck_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[10]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.244ns  (logic 0.583ns (17.971%)  route 2.661ns (82.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 10.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.554    10.100    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.459    10.559 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.362    11.921    decoder/dut1/upg_rst
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.045 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         1.299    13.344    debounce/ck_div/upg_rst_reg
    SLICE_X42Y30         FDCE                                         f  debounce/ck_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    14.803    debounce/ck_div/CLK
    SLICE_X42Y30         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y30         FDCE (Recov_fdce_C_CLR)     -0.319    14.708    debounce/ck_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.695ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.306%)  route 0.508ns (72.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.293     6.901    decoder/dut1/upg_rst
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.045     6.946 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         0.216     7.161    sevenSegmentDisplay/upg_rst_reg
    SLICE_X54Y29         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
                         clock pessimism             -0.479     1.498    
                         clock uncertainty            0.035     1.533    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.466    sevenSegmentDisplay/divclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.306%)  route 0.508ns (72.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.293     6.901    decoder/dut1/upg_rst
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.045     6.946 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         0.216     7.161    sevenSegmentDisplay/upg_rst_reg
    SLICE_X54Y29         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[15]/C
                         clock pessimism             -0.479     1.498    
                         clock uncertainty            0.035     1.533    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.466    sevenSegmentDisplay/divclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.306%)  route 0.508ns (72.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.293     6.901    decoder/dut1/upg_rst
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.045     6.946 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         0.216     7.161    sevenSegmentDisplay/upg_rst_reg
    SLICE_X54Y29         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/C
                         clock pessimism             -0.479     1.498    
                         clock uncertainty            0.035     1.533    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.466    sevenSegmentDisplay/divclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.306%)  route 0.508ns (72.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.293     6.901    decoder/dut1/upg_rst
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.045     6.946 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         0.216     7.161    sevenSegmentDisplay/upg_rst_reg
    SLICE_X54Y29         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X54Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
                         clock pessimism             -0.479     1.498    
                         clock uncertainty            0.035     1.533    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.466    sevenSegmentDisplay/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.720ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.306%)  route 0.508ns (72.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.293     6.901    decoder/dut1/upg_rst
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.045     6.946 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         0.216     7.161    sevenSegmentDisplay/upg_rst_reg
    SLICE_X55Y29         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/C
                         clock pessimism             -0.479     1.498    
                         clock uncertainty            0.035     1.533    
    SLICE_X55Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    sevenSegmentDisplay/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.306%)  route 0.508ns (72.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.293     6.901    decoder/dut1/upg_rst
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.045     6.946 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         0.216     7.161    sevenSegmentDisplay/upg_rst_reg
    SLICE_X55Y29         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/C
                         clock pessimism             -0.479     1.498    
                         clock uncertainty            0.035     1.533    
    SLICE_X55Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    sevenSegmentDisplay/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.306%)  route 0.508ns (72.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.293     6.901    decoder/dut1/upg_rst
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.045     6.946 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         0.216     7.161    sevenSegmentDisplay/upg_rst_reg
    SLICE_X55Y29         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
                         clock pessimism             -0.479     1.498    
                         clock uncertainty            0.035     1.533    
    SLICE_X55Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    sevenSegmentDisplay/divclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.306%)  route 0.508ns (72.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.293     6.901    decoder/dut1/upg_rst
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.045     6.946 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         0.216     7.161    sevenSegmentDisplay/upg_rst_reg
    SLICE_X55Y29         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[3]/C
                         clock pessimism             -0.479     1.498    
                         clock uncertainty            0.035     1.533    
    SLICE_X55Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    sevenSegmentDisplay/divclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.937ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.916ns  (logic 0.191ns (20.846%)  route 0.725ns (79.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.293     6.901    decoder/dut1/upg_rst
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.045     6.946 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         0.433     7.378    sevenSegmentDisplay/upg_rst_reg
    SLICE_X57Y29         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
                         clock pessimism             -0.479     1.498    
                         clock uncertainty            0.035     1.533    
    SLICE_X57Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    sevenSegmentDisplay/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           7.378    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.937ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.916ns  (logic 0.191ns (20.846%)  route 0.725ns (79.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.293     6.901    decoder/dut1/upg_rst
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.045     6.946 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         0.433     7.378    sevenSegmentDisplay/upg_rst_reg
    SLICE_X57Y29         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X57Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism             -0.479     1.498    
                         clock uncertainty            0.035     1.533    
    SLICE_X57Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           7.378    
  -------------------------------------------------------------------
                         slack                                  5.937    





