// Seed: 2226711266
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_14(
      .product(1),
      .id_0(id_9),
      .id_1(id_10 == id_2),
      .id_2(1 == id_6),
      .id_3(~id_12),
      .id_4(id_8++),
      .id_5(1),
      .id_6(1),
      .id_7(id_7),
      .id_8(id_6)
  );
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output wire id_2,
    input wand id_3,
    input supply1 id_4
    , id_16,
    input supply1 id_5,
    output uwire id_6,
    input wor id_7,
    input tri1 id_8,
    input uwire id_9,
    output uwire id_10,
    input tri id_11,
    output wand id_12,
    input wire id_13,
    input uwire id_14
);
  assign id_10 = id_16 >= "";
  assign id_2  = id_1 == 1'b0;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
