5 13 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (bassign3.vcd) 2 -o (bassign3.cdd) 2 -v (bassign3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 bassign3.v 1 20 1
2 1 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 107000a 1 0 1 0 2 17 0 3 0 1 0 0
1 b 2 3 107000d 1 0 1 0 2 17 0 3 0 2 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 bassign3.v 0 9 1
2 2 6 50008 1 0 21004 0 0 2 16 0 0
2 3 6 10001 0 1 1410 0 0 2 1 a
2 4 6 10008 1 37 16 2 3
2 5 7 c000f 1 0 21004 0 0 2 16 0 0
2 6 7 80008 0 1 1410 0 0 2 1 b
2 7 7 8000f 1 37 16 5 6
2 8 8 9000f 1 0 21008 0 0 4 16 6 0
2 9 8 40004 0 1 1410 0 0 2 1 b
2 10 8 20002 0 1 1410 0 0 2 1 a
2 11 8 20004 0 31 1430 9 10 4 18 0 f 0 0 0 0
2 12 8 10005 0 26 1420 11 0 4 18 0 f 0 0 0 0
2 13 8 1000f 1 37 a 8 12
4 13 0 0 0
4 7 0 13 13
4 4 11 7 7
3 1 main.$u1 "main.$u1" 0 bassign3.v 0 18 1
