<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: NVIC_Type Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">NVIC_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="NVIC_Type" -->
<p>Structure type to access the Nested Vectored Interrupt Controller (NVIC).  
 <a href="struct_n_v_i_c___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>&gt;</code></p>

<p><a href="struct_n_v_i_c___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#aaff305f50a7117272e5523ec17cff9ec">ISER</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbb4fba725419a6bb67635b05d6f1131"></a><!-- doxytag: member="NVIC_Type::RESERVED0" ref="adbb4fba725419a6bb67635b05d6f1131" args="[31]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [31]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a856fba9cb1acc608fc03d8f2451bb16a">ICER</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af524cfb2fdc825d4812449d2e4544a33"></a><!-- doxytag: member="NVIC_Type::RSERVED1" ref="af524cfb2fdc825d4812449d2e4544a33" args="[31]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RSERVED1</b> [31]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#aa98673f8401e00b2dc73003a4d747e0b">ISPR</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac347bab19adf93f1ed4aa2e719f20c66"></a><!-- doxytag: member="NVIC_Type::RESERVED2" ref="ac347bab19adf93f1ed4aa2e719f20c66" args="[31]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [31]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a7483899bfdf859f059384dd9aacd0072">ICPR</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f3f8095a2d0128337d7c3762a6fbd33"></a><!-- doxytag: member="NVIC_Type::RESERVED3" ref="a0f3f8095a2d0128337d7c3762a6fbd33" args="[31]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [31]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a712f552dc4649746daadfe9b86d88665"></a><!-- doxytag: member="NVIC_Type::RESERVED4" ref="a712f552dc4649746daadfe9b86d88665" args="[64]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [64]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#aa7d4c60e9bbf4b3d07a6b3ba39a7d7d9">IP</a> [8]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#ac86c5bac0af593beb8004ab0ff9097bc">IABR</a> [8]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a6524789fedb94623822c3e0a47f3d06c">IP</a> [240]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0598b9cd851203ff328a9c7c347f1b6"></a><!-- doxytag: member="NVIC_Type::RESERVED5" ref="ad0598b9cd851203ff328a9c7c347f1b6" args="[644]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [644]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a0b0d7f3131da89c659a2580249432749">STIR</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </p>
</div><hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ac86c5bac0af593beb8004ab0ff9097bc"></a><!-- doxytag: member="NVIC_Type::IABR" ref="ac86c5bac0af593beb8004ab0ff9097bc" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#ac86c5bac0af593beb8004ab0ff9097bc">NVIC_Type::IABR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x200 (R/W) Interrupt Active bit Register </p>

</div>
</div>
<a class="anchor" id="a856fba9cb1acc608fc03d8f2451bb16a"></a><!-- doxytag: member="NVIC_Type::ICER" ref="a856fba9cb1acc608fc03d8f2451bb16a" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#a856fba9cb1acc608fc03d8f2451bb16a">NVIC_Type::ICER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x080 (R/W) Interrupt Clear Enable Register </p>

</div>
</div>
<a class="anchor" id="a7483899bfdf859f059384dd9aacd0072"></a><!-- doxytag: member="NVIC_Type::ICPR" ref="a7483899bfdf859f059384dd9aacd0072" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#a7483899bfdf859f059384dd9aacd0072">NVIC_Type::ICPR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x180 (R/W) Interrupt Clear Pending Register </p>

</div>
</div>
<a class="anchor" id="aa7d4c60e9bbf4b3d07a6b3ba39a7d7d9"></a><!-- doxytag: member="NVIC_Type::IP" ref="aa7d4c60e9bbf4b3d07a6b3ba39a7d7d9" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="el" href="struct_n_v_i_c___type.html#aa7d4c60e9bbf4b3d07a6b3ba39a7d7d9">NVIC_Type::IP</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register</p>
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a class="anchor" id="a6524789fedb94623822c3e0a47f3d06c"></a><!-- doxytag: member="NVIC_Type::IP" ref="a6524789fedb94623822c3e0a47f3d06c" args="[240]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="el" href="struct_n_v_i_c___type.html#aa7d4c60e9bbf4b3d07a6b3ba39a7d7d9">NVIC_Type::IP</a>[240]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a class="anchor" id="aaff305f50a7117272e5523ec17cff9ec"></a><!-- doxytag: member="NVIC_Type::ISER" ref="aaff305f50a7117272e5523ec17cff9ec" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#aaff305f50a7117272e5523ec17cff9ec">NVIC_Type::ISER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 (R/W) Interrupt Set Enable Register </p>

</div>
</div>
<a class="anchor" id="aa98673f8401e00b2dc73003a4d747e0b"></a><!-- doxytag: member="NVIC_Type::ISPR" ref="aa98673f8401e00b2dc73003a4d747e0b" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#aa98673f8401e00b2dc73003a4d747e0b">NVIC_Type::ISPR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x100 (R/W) Interrupt Set Pending Register </p>

</div>
</div>
<a class="anchor" id="a0b0d7f3131da89c659a2580249432749"></a><!-- doxytag: member="NVIC_Type::STIR" ref="a0b0d7f3131da89c659a2580249432749" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#a0b0d7f3131da89c659a2580249432749">NVIC_Type::STIR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xE00 ( /W) Software Trigger Interrupt Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm0_8h_source.html">core_cm0.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm0plus_8h_source.html">core_cm0plus.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm7_8h_source.html">core_cm7.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__sc000_8h_source.html">core_sc000.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__sc300_8h_source.html">core_sc300.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:17 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
