<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='79' type='const llvm::RegisterBank * llvm::AMDGPUInstructionSelector::getArtifactRegBank(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1942' ll='1953' type='const llvm::RegisterBank * llvm::AMDGPUInstructionSelector::getArtifactRegBank(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1972' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1941'>// Like RegisterBankInfo::getRegBank, but don&apos;t assume vcc for s1.</doc>
