// Seed: 1612404108
module module_0 #(
    parameter id_5 = 32'd53
) (
    input tri1 id_0,
    output tri1 id_1[1 : id_5],
    input wor id_2,
    output tri id_3,
    input wor id_4,
    input wire _id_5,
    input wor id_6,
    input wand id_7,
    output uwire id_8,
    output tri1 id_9,
    input wor id_10,
    output tri0 id_11,
    input supply1 id_12
);
  assign id_9 = 1 == -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd60,
    parameter id_10 = 32'd8
) (
    output tri1 _id_0,
    input wire id_1,
    output tri id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply0 id_6
);
  assign id_0 = id_6;
  wire id_8;
  always $signed(id_0);
  ;
  logic id_9;
  assign id_9 = id_5;
  localparam id_10 = 1;
  assign id_9 = id_5;
  wire [-1 : -1] id_11[1 'h0 ^  id_0 : id_10];
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_2,
      id_6,
      id_10,
      id_5,
      id_5,
      id_2,
      id_4,
      id_1,
      id_4,
      id_5
  );
  assign id_2  = -1;
  assign id_11 = id_5;
  initial $unsigned(id_0);
  ;
  logic id_12;
  assign id_11 = id_5;
  wire id_13;
endmodule
