#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Sep 25 11:21:38 2025
# Process ID: 8107
# Current directory: /home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1/vivado.jou
# Running On        :zenbook
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) Ultra 5 125H
# CPU Frequency     :2454.854 MHz
# CPU Physical cores:14
# CPU Logical cores :18
# Host memory       :16096 MB
# Swap memory       :4294 MB
# Total Virtual     :20391 MB
# Available Virtual :17541 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/siddharth/Project-Demo/matmul-ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/siddharth/Project-Demo/matmul-ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_matmul_hls_0_0/design_1_matmul_hls_0_0.dcp' for cell 'design_1_i/matmul_hls_0'
INFO: [Project 1-454] Reading design checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_76M_0/design_1_rst_ps7_0_76M_0.dcp' for cell 'design_1_i/rst_ps7_0_76M'
INFO: [Project 1-454] Reading design checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1831.828 ; gain = 0.000 ; free physical = 8180 ; free virtual = 15933
INFO: [Netlist 29-17] Analyzing 1030 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.389970 which will be rounded to 0.390 to ensure it is an integer multiple of 1 picosecond [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_76M_0/design_1_rst_ps7_0_76M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_76M/U0'
Finished Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_76M_0/design_1_rst_ps7_0_76M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_76M/U0'
Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_76M_0/design_1_rst_ps7_0_76M_0.xdc] for cell 'design_1_i/rst_ps7_0_76M/U0'
Finished Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_76M_0/design_1_rst_ps7_0_76M_0.xdc] for cell 'design_1_i/rst_ps7_0_76M/U0'
Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 30 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.074 ; gain = 0.000 ; free physical = 7519 ; free virtual = 15293
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

23 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2782.074 ; gain = 1356.879 ; free physical = 7519 ; free virtual = 15293
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2782.074 ; gain = 0.000 ; free physical = 7507 ; free virtual = 15282

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: af3b87e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2782.074 ; gain = 0.000 ; free physical = 7506 ; free virtual = 15275

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: af3b87e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7223 ; free virtual = 14992

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: af3b87e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7223 ; free virtual = 14992
Phase 1 Initialization | Checksum: af3b87e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7223 ; free virtual = 14992

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: af3b87e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7223 ; free virtual = 14992

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: af3b87e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7223 ; free virtual = 14992
Phase 2 Timer Update And Timing Data Collection | Checksum: af3b87e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7223 ; free virtual = 14992

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 43 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1966e0e9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7223 ; free virtual = 14992
Retarget | Checksum: 1966e0e9f
INFO: [Opt 31-389] Phase Retarget created 39 cells and removed 118 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 4 Constant propagation | Checksum: 14cf07ed2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7227 ; free virtual = 14996
Constant propagation | Checksum: 14cf07ed2
INFO: [Opt 31-389] Phase Constant propagation created 227 cells and removed 607 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1563b9e9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7226 ; free virtual = 14996
Sweep | Checksum: 1563b9e9d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 147 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1563b9e9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7227 ; free virtual = 14996
BUFG optimization | Checksum: 1563b9e9d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1563b9e9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7227 ; free virtual = 14996
Shift Register Optimization | Checksum: 1563b9e9d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1aee97fb2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7227 ; free virtual = 14996
Post Processing Netlist | Checksum: 1aee97fb2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14bdfff21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7229 ; free virtual = 14998

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7229 ; free virtual = 14998
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14bdfff21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7229 ; free virtual = 14998
Phase 9 Finalization | Checksum: 14bdfff21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7229 ; free virtual = 14998
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              39  |             118  |                                             27  |
|  Constant propagation         |             227  |             607  |                                             27  |
|  Sweep                        |               0  |             147  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14bdfff21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.910 ; gain = 0.000 ; free physical = 7229 ; free virtual = 14998

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 108
Ending PowerOpt Patch Enables Task | Checksum: 17c9bfd96

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6958 ; free virtual = 14732
Ending Power Optimization Task | Checksum: 17c9bfd96

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3324.785 ; gain = 391.875 ; free physical = 6958 ; free virtual = 14732

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17c9bfd96

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6958 ; free virtual = 14732

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6958 ; free virtual = 14732
Ending Netlist Obfuscation Task | Checksum: 14d9662a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6958 ; free virtual = 14732
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3324.785 ; gain = 542.711 ; free physical = 6958 ; free virtual = 14732
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6948 ; free virtual = 14724
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6948 ; free virtual = 14724
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6948 ; free virtual = 14726
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6947 ; free virtual = 14726
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6947 ; free virtual = 14726
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6945 ; free virtual = 14726
Write Physdb Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6945 ; free virtual = 14726
INFO: [Common 17-1381] The checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6939 ; free virtual = 14719
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1315fcb54

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6939 ; free virtual = 14720
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6939 ; free virtual = 14720

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: daccebad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6956 ; free virtual = 14737

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb6d1c02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14737

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb6d1c02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14737
Phase 1 Placer Initialization | Checksum: 1bb6d1c02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14738

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10436586e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7015 ; free virtual = 14799

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18d5f1a4d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7015 ; free virtual = 14797

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18d5f1a4d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7015 ; free virtual = 14797

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1769c5607

Time (s): cpu = 00:01:08 ; elapsed = 00:00:17 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7027 ; free virtual = 14810

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1048 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 362 nets or LUTs. Breaked 0 LUT, combined 362 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1408] Pass 1. Identified 1 candidate net for high-fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/matmul_hls_0/inst/grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316/ap_CS_fsm_pp0_stage1. Replicated 13 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7028 ; free virtual = 14812
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7028 ; free virtual = 14812

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            362  |                   362  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           13  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |            362  |                   363  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 153b0bf97

Time (s): cpu = 00:01:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7028 ; free virtual = 14812
Phase 2.4 Global Placement Core | Checksum: 106260fa2

Time (s): cpu = 00:01:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7027 ; free virtual = 14812
Phase 2 Global Placement | Checksum: 106260fa2

Time (s): cpu = 00:01:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7027 ; free virtual = 14812

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18ce1424f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7026 ; free virtual = 14811

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18212d6af

Time (s): cpu = 00:01:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7030 ; free virtual = 14814

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c1ee14ae

Time (s): cpu = 00:01:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7030 ; free virtual = 14814

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 226468b1a

Time (s): cpu = 00:01:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7030 ; free virtual = 14814

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f2ea2315

Time (s): cpu = 00:01:31 ; elapsed = 00:00:28 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7029 ; free virtual = 14814

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d07f121f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:29 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7030 ; free virtual = 14816

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bb14549d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:29 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7030 ; free virtual = 14815
Phase 3 Detail Placement | Checksum: 1bb14549d

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7030 ; free virtual = 14815

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25383b7be

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.180 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 223fba662

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7013 ; free virtual = 14800
INFO: [Place 46-33] Processed net design_1_i/matmul_hls_0/inst/grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316/reg_29540, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/matmul_hls_0/inst/grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316/reg_33360, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 28fe5fa19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7012 ; free virtual = 14799
Phase 4.1.1.1 BUFG Insertion | Checksum: 25383b7be

Time (s): cpu = 00:01:47 ; elapsed = 00:00:34 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7016 ; free virtual = 14803

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.180. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 216dcf99c

Time (s): cpu = 00:01:47 ; elapsed = 00:00:34 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7016 ; free virtual = 14803

Time (s): cpu = 00:01:47 ; elapsed = 00:00:34 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7016 ; free virtual = 14803
Phase 4.1 Post Commit Optimization | Checksum: 216dcf99c

Time (s): cpu = 00:01:47 ; elapsed = 00:00:34 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7016 ; free virtual = 14803

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 216dcf99c

Time (s): cpu = 00:01:48 ; elapsed = 00:00:35 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7016 ; free virtual = 14803

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|              16x16|              16x16|
|___________|___________________|___________________|
|       West|                8x8|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 216dcf99c

Time (s): cpu = 00:01:48 ; elapsed = 00:00:35 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7016 ; free virtual = 14803
Phase 4.3 Placer Reporting | Checksum: 216dcf99c

Time (s): cpu = 00:01:48 ; elapsed = 00:00:35 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7016 ; free virtual = 14803

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7016 ; free virtual = 14803

Time (s): cpu = 00:01:48 ; elapsed = 00:00:35 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7016 ; free virtual = 14803
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1756d1cdb

Time (s): cpu = 00:01:48 ; elapsed = 00:00:35 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7016 ; free virtual = 14803
Ending Placer Task | Checksum: 115995e31

Time (s): cpu = 00:01:48 ; elapsed = 00:00:35 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7017 ; free virtual = 14804
89 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 7017 ; free virtual = 14804
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6983 ; free virtual = 14770
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6982 ; free virtual = 14767
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14767
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6938 ; free virtual = 14753
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6938 ; free virtual = 14753
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6938 ; free virtual = 14754
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6937 ; free virtual = 14755
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6936 ; free virtual = 14754
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6936 ; free virtual = 14754
INFO: [Common 17-1381] The checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6949 ; free virtual = 14747
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.180 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6946 ; free virtual = 14745
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6926 ; free virtual = 14749
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6926 ; free virtual = 14749
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6926 ; free virtual = 14749
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6926 ; free virtual = 14751
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6925 ; free virtual = 14751
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6925 ; free virtual = 14751
INFO: [Common 17-1381] The checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f26b5d93 ConstDB: 0 ShapeSum: d348dae RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 7fa24deb | NumContArr: 726290ed | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27756d412

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14755

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27756d412

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6952 ; free virtual = 14755

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27756d412

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6952 ; free virtual = 14755
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24cb938d1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6921 ; free virtual = 14725
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.418  | TNS=0.000  | WHS=-0.291 | THS=-128.507|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29585
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29585
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1baf87bf0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6903 ; free virtual = 14707

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1baf87bf0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 3324.785 ; gain = 0.000 ; free physical = 6903 ; free virtual = 14707

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 21e40dc7a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6858 ; free virtual = 14662
Phase 4 Initial Routing | Checksum: 21e40dc7a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6858 ; free virtual = 14662

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3515
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.940  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1f98ead62

Time (s): cpu = 00:01:31 ; elapsed = 00:00:40 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6869 ; free virtual = 14673

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.940  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 323215791

Time (s): cpu = 00:01:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6870 ; free virtual = 14674
Phase 5 Rip-up And Reroute | Checksum: 323215791

Time (s): cpu = 00:01:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6869 ; free virtual = 14674

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3373336a6

Time (s): cpu = 00:01:36 ; elapsed = 00:00:42 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6868 ; free virtual = 14673
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.954  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 3373336a6

Time (s): cpu = 00:01:36 ; elapsed = 00:00:42 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6868 ; free virtual = 14673

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 3373336a6

Time (s): cpu = 00:01:36 ; elapsed = 00:00:42 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6868 ; free virtual = 14673
Phase 6 Delay and Skew Optimization | Checksum: 3373336a6

Time (s): cpu = 00:01:36 ; elapsed = 00:00:42 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6868 ; free virtual = 14673

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.954  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 375b26c8f

Time (s): cpu = 00:01:40 ; elapsed = 00:00:43 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6868 ; free virtual = 14672
Phase 7 Post Hold Fix | Checksum: 375b26c8f

Time (s): cpu = 00:01:40 ; elapsed = 00:00:43 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6868 ; free virtual = 14672

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.3541 %
  Global Horizontal Routing Utilization  = 14.6845 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 375b26c8f

Time (s): cpu = 00:01:40 ; elapsed = 00:00:43 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6868 ; free virtual = 14672

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 375b26c8f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6868 ; free virtual = 14672

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 3022207c3

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6871 ; free virtual = 14675

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 3022207c3

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6870 ; free virtual = 14675

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.954  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 3022207c3

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6870 ; free virtual = 14675
Total Elapsed time in route_design: 44.16 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 196cacd91

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6870 ; free virtual = 14675
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 196cacd91

Time (s): cpu = 00:01:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6871 ; free virtual = 14676

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:46 . Memory (MB): peak = 3329.016 ; gain = 4.230 ; free physical = 6871 ; free virtual = 14676
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
136 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 3417.059 ; gain = 88.043 ; free physical = 6811 ; free virtual = 14628
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3417.059 ; gain = 0.000 ; free physical = 6810 ; free virtual = 14633
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3417.059 ; gain = 0.000 ; free physical = 6778 ; free virtual = 14625
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3417.059 ; gain = 0.000 ; free physical = 6778 ; free virtual = 14625
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3417.059 ; gain = 0.000 ; free physical = 6776 ; free virtual = 14628
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3417.059 ; gain = 0.000 ; free physical = 6776 ; free virtual = 14630
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3417.059 ; gain = 0.000 ; free physical = 6776 ; free virtual = 14631
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3417.059 ; gain = 0.000 ; free physical = 6776 ; free virtual = 14631
INFO: [Common 17-1381] The checkpoint '/home/siddharth/Project-Demo/matmul-ip/matrixmaltiplication/matrixmaltiplication.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 25 11:23:58 2025...
