// Seed: 2180744426
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[1] = id_3 !== id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wand id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_4
  );
  inout logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8 = -1;
endmodule
