<!doctype html><html lang=en><head><meta charset=UTF-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=X-UA-Compatible content="ie=edge"><meta http-equiv=Accept-CH content="DPR, Viewport-Width, Width"><link rel=icon href=/images/favicon.png type=image/gif><link rel=preconnect href=https://fonts.googleapis.com><link rel=preconnect href=https://fonts.gstatic.com crossorigin><link rel=preload as=style href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap"><link rel=stylesheet href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap" media=print onload='this.media="all"'><noscript><link href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap" rel=stylesheet></noscript><link rel=stylesheet href=/css/font.css media=all><meta property="og:url" content="https://will-l10.github.io/blogs/arm-processor/"><meta property="og:site_name" content="William Lazcano | Computer & Electrical Engineering"><meta property="og:title" content="ARM Processor Implementation"><meta property="og:description" content="Extended ARM processor with additional instructions implemented on FPGA"><meta property="og:locale" content="en_us"><meta property="og:type" content="article"><meta property="article:section" content="blogs"><meta property="article:published_time" content="2024-10-15T00:00:00+00:00"><meta property="article:modified_time" content="2024-10-15T00:00:00+00:00"><meta property="article:tag" content="ARM Architecture"><meta property="article:tag" content="FPGA"><meta property="article:tag" content="Verilog"><meta property="article:tag" content="Digital Design"><meta name=twitter:card content="summary"><meta name=twitter:title content="ARM Processor Implementation"><meta name=twitter:description content="Extended ARM processor with additional instructions implemented on FPGA"><link rel=stylesheet href=/bootstrap-5/css/bootstrap.min.css media=all><link rel=stylesheet href=/css/header.css media=all><link rel=stylesheet href=/css/footer.css media=all><link rel=stylesheet href=/css/theme.css media=all><style>:root{--text-color:#343a40;--text-secondary-color:#6c757d;--text-link-color:#007bff;--background-color:#eaedf0;--secondary-background-color:#64ffda1a;--primary-color:#007bff;--secondary-color:#f8f9fa;--text-color-dark:#e4e6eb;--text-secondary-color-dark:#b0b3b8;--text-link-color-dark:#ffffff;--background-color-dark:#18191a;--secondary-background-color-dark:#212529;--primary-color-dark:#ffffff;--secondary-color-dark:#212529}body{font-size:1rem;font-weight:400;line-height:1.5;text-align:left}html{background-color:var(--background-color)!important}body::-webkit-scrollbar{height:0;width:8px;background-color:var(--background-color)}::-webkit-scrollbar-track{border-radius:1rem}::-webkit-scrollbar-thumb{border-radius:1rem;background:#b0b0b0;outline:1px solid var(--background-color)}#search-content::-webkit-scrollbar{width:.5em;height:.1em;background-color:var(--background-color)}</style><meta name=description content="Extended ARM processor with additional instructions implemented on FPGA"><link rel=stylesheet href=/css/single.css><script defer src=/fontawesome-6/all-6.4.2.js></script><title>ARM Processor Implementation | William Lazcano | Computer & Electrical Engineering</title></head><body class=light><script>let localStorageValue=localStorage.getItem("pref-theme"),mediaQuery=window.matchMedia("(prefers-color-scheme: dark)").matches;switch(localStorageValue){case"dark":document.documentElement.classList.add("dark"),document.body.classList.add("dark");break;case"light":document.body.classList.remove("dark"),document.documentElement.classList.remove("dark");break;default:mediaQuery&&(document.documentElement.classList.add("dark"),document.body.classList.add("dark"));break}</script><header id=profileHeader><nav class="pt-3 navbar navbar-expand-lg"><div class="container-fluid mx-xs-2 mx-sm-5 mx-md-5 mx-lg-5"><a class="navbar-brand primary-font text-wrap" href=/><img src=/images/favicon.png width=30 height=30 class="d-inline-block align-top">
William Lazcano</a><div><input id=search autocomplete=off class="form-control mr-sm-2 d-none d-md-block" placeholder='Ctrl + k to Search...' aria-label=Search oninput=searchOnChange(event)></div><button class=navbar-toggler type=button data-bs-toggle=collapse data-bs-target=#navbarContent aria-controls=navbarContent aria-expanded=false aria-label="Toggle navigation">
<svg aria-hidden="true" height="24" viewBox="0 0 16 16" width="24" data-view-component="true"><path fill-rule="evenodd" d="M1 2.75A.75.75.0 011.75 2h12.5a.75.75.0 110 1.5H1.75A.75.75.0 011 2.75zm0 5A.75.75.0 011.75 7h12.5a.75.75.0 110 1.5H1.75A.75.75.0 011 7.75zM1.75 12a.75.75.0 100 1.5h12.5a.75.75.0 100-1.5H1.75z"/></svg></button><div class="collapse navbar-collapse text-wrap primary-font" id=navbarContent><ul class="navbar-nav ms-auto text-center"><li class="nav-item navbar-text d-block d-md-none"><div class=nav-link><input id=search autocomplete=off class="form-control mr-sm-2" placeholder='Ctrl + k to Search...' aria-label=Search oninput=searchOnChange(event)></div></li><li class="nav-item navbar-text"><a class=nav-link href=/#about aria-label=about>About Me</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#experience aria-label=experience>Experience</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#education aria-label=education>Education</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#achievements aria-label=achievements>Achievements</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#contact aria-label=contact>Get in Touch</a></li><li class="nav-item navbar-text"><a class=nav-link href=/blogs/ title>Blog</a></li><li class="nav-item navbar-text"><div class=text-center><button id=theme-toggle>
<svg id="moon" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg id="sun" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></li></ul></div></div></nav></header><div id=content><section id=single><div class=container><div class="row justify-content-center"><div class="col-sm-12 col-md-12 col-lg-9"><div class=pr-lg-4><div class="title mb-5"><h1 class="text-center mb-4">ARM Processor Implementation</h1><div class=text-center>William Lazcano
<small>|</small>
Oct 15, 2024
<span id=readingTime>min read</span></div></div><div class=featured-image><img class="img-fluid mx-auto d-block" src=/images/projects/arm.jpg alt="ARM Processor Implementation"></div><article class="page-content p-2"><h2 id=project-overview>Project Overview</h2><p>Implemented a complete <strong>single-cycle ARM processor</strong> with extended instruction set on FPGA hardware, demonstrating proficiency in computer architecture and hardware description languages. Successfully added custom <strong>EOR (Exclusive OR)</strong> and <strong>LDRB (Load Register Byte)</strong> instructions to the standard ARM ISA.</p><p><img src=/images/projects/arm.jpg alt="ARM Processor Architecture"></p><h3 id=project-highlights>Project Highlights</h3><table><thead><tr><th>Feature</th><th>Details</th></tr></thead><tbody><tr><td><strong>Architecture</strong></td><td>32-bit single-cycle ARM</td></tr><tr><td><strong>Custom Instructions</strong></td><td>EOR, LDRB</td></tr><tr><td><strong>Memory Model</strong></td><td>Harvard (separate I/D memory)</td></tr><tr><td><strong>Platform</strong></td><td>Altera DE2-115 FPGA</td></tr><tr><td><strong>Clock Speed</strong></td><td>50 MHz</td></tr><tr><td><strong>Language</strong></td><td>Verilog HDL</td></tr><tr><td><strong>Verification</strong></td><td>ModelSim testbench (100% accuracy)</td></tr></tbody></table><h2 id=architecture-components>Architecture Components</h2><h3 id=arm-processor-block-diagram>ARM Processor Block Diagram</h3><pre tabindex=0><code>                    ┌─────────────────────────────────────┐
                    │         ARM Processor Core          │
                    │                                     │
   ┌─────────┐      │  ┌──────┐    ┌─────┐    ┌──────┐  │
   │ Instr   │─────▶│  │  PC  │───▶│ +4  │───▶│ MUX  │  │
   │ Memory  │      │  └──────┘    └─────┘    └───┬──┘  │
   │ (IMEM)  │      │                               │    │
   └─────────┘      │  ┌────────────────────────┐  │    │
                    │  │   Instruction Register  │  │    │
                    │  └───────────┬────────────┘  │    │
                    │              ▼               │    │
                    │  ┌──────────────────────┐   │    │
                    │  │    Control Unit       │   │    │
                    │  │  ┌─────────────────┐ │   │    │
                    │  │  │ Main Decoder    │ │   │    │
                    │  │  │ ALU Decoder     │ │   │    │
                    │  │  └─────────────────┘ │   │    │
                    │  └──────────┬───────────┘   │    │
                    │             ▼               │    │
                    │  ┌──────────────────────┐   │    │
                    │  │   Register File      │   │    │
                    │  │   (16 x 32-bit)      │   │    │
                    │  └───────┬──────────────┘   │    │
                    │          ▼                  │    │
                    │  ┌──────────────────────┐   │    │
                    │  │   ALU (3-bit ctrl)   │   │    │
                    │  │   + Shifter Unit     │   │    │
                    │  └───────┬──────────────┘   │    │
                    │          ▼                  │    │
   ┌─────────┐      │  ┌──────────────────────┐  │    │
   │  Data   │◀────▶│  │   Memory Interface   │  │    │
   │ Memory  │      │  │  (Byte Selector)     │  │    │
   │ (DMEM)  │      │  └──────────────────────┘  │    │
   └─────────┘      │                             │    │
                    └─────────────────────────────┘
</code></pre><h3 id=core-components>Core Components</h3><p><strong>Datapath:</strong></p><ul><li>32-bit register file (R0-R15)</li><li>Extended ALU (3-bit control for EOR support)</li><li>Barrel shifter unit</li><li>Memory interface with byte selection logic</li><li>Data routing multiplexers</li></ul><p><strong>Control Unit:</strong></p><ul><li>Main decoder for instruction interpretation</li><li>ALU decoder with extended operations</li><li>Condition code evaluation logic</li><li>Control signal generation</li></ul><h2 id=custom-instruction-extensions>Custom Instruction Extensions</h2><h3 id=1-eor-exclusive-or-instruction>1. EOR (Exclusive OR) Instruction</h3><p><strong>Purpose:</strong> Bitwise XOR operation between two registers</p><p><strong>Implementation Changes:</strong></p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#75715e>// ALU Extended from 2-bit to 3-bit control
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>module</span> alu(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>  [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a, b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>  [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  alu_control,  <span style=color:#75715e>// Extended to 3 bits
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] result,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  flags
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] alu_out;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span>(alu_control)
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b000</span><span style=color:#f92672>:</span> alu_out <span style=color:#f92672>=</span> a <span style=color:#f92672>+</span> b;      <span style=color:#75715e>// ADD
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b001</span><span style=color:#f92672>:</span> alu_out <span style=color:#f92672>=</span> a <span style=color:#f92672>-</span> b;      <span style=color:#75715e>// SUB
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b010</span><span style=color:#f92672>:</span> alu_out <span style=color:#f92672>=</span> a <span style=color:#f92672>&amp;</span> b;      <span style=color:#75715e>// AND
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b011</span><span style=color:#f92672>:</span> alu_out <span style=color:#f92672>=</span> a <span style=color:#f92672>|</span> b;      <span style=color:#75715e>// ORR
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b100</span><span style=color:#f92672>:</span> alu_out <span style=color:#f92672>=</span> a <span style=color:#f92672>^</span> b;      <span style=color:#75715e>// EOR (NEW)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> alu_out <span style=color:#f92672>=</span> <span style=color:#ae81ff>32</span><span style=color:#ae81ff>&#39;b0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> result <span style=color:#f92672>=</span> alu_out;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> flags <span style=color:#f92672>=</span> {
</span></span><span style=display:flex><span>        alu_out[<span style=color:#ae81ff>31</span>],              <span style=color:#75715e>// N (Negative)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        (alu_out <span style=color:#f92672>==</span> <span style=color:#ae81ff>32</span><span style=color:#ae81ff>&#39;b0</span>),       <span style=color:#75715e>// Z (Zero)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        carry_out,                <span style=color:#75715e>// C (Carry)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        overflow                  <span style=color:#75715e>// V (Overflow)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    };
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p><strong>Control Signal Modification:</strong></p><table><thead><tr><th>Funct[4:0]</th><th>Operation</th><th>ALU Control</th><th>Flag Update</th></tr></thead><tbody><tr><td>00000</td><td>AND</td><td>010</td><td>N, Z</td></tr><tr><td>00001</td><td><strong>EOR</strong></td><td><strong>100</strong></td><td><strong>N, Z</strong></td></tr><tr><td>01100</td><td>ORR</td><td>011</td><td>N, Z</td></tr><tr><td>00100</td><td>ADD</td><td>000</td><td>All</td></tr><tr><td>00010</td><td>SUB</td><td>001</td><td>All</td></tr></tbody></table><h3 id=2-ldrb-load-register-byte-instruction>2. LDRB (Load Register Byte) Instruction</h3><p><strong>Purpose:</strong> Load a single byte from memory into a register (zero-extended)</p><p><strong>Byte Selection Logic:</strong></p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> byte_selector(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>  [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] word_data,     <span style=color:#75715e>// Full word from memory
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  [<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  byte_addr,     <span style=color:#75715e>// Address bits [1:0]
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] byte_data      <span style=color:#75715e>// Zero-extended byte output
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span>(byte_addr)
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b00</span><span style=color:#f92672>:</span> byte_data <span style=color:#f92672>=</span> {<span style=color:#ae81ff>24</span><span style=color:#ae81ff>&#39;b0</span>, word_data[<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]};    <span style=color:#75715e>// Byte 0
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b01</span><span style=color:#f92672>:</span> byte_data <span style=color:#f92672>=</span> {<span style=color:#ae81ff>24</span><span style=color:#ae81ff>&#39;b0</span>, word_data[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>8</span>]};   <span style=color:#75715e>// Byte 1
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b10</span><span style=color:#f92672>:</span> byte_data <span style=color:#f92672>=</span> {<span style=color:#ae81ff>24</span><span style=color:#ae81ff>&#39;b0</span>, word_data[<span style=color:#ae81ff>23</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>]};  <span style=color:#75715e>// Byte 2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b11</span><span style=color:#f92672>:</span> byte_data <span style=color:#f92672>=</span> {<span style=color:#ae81ff>24</span><span style=color:#ae81ff>&#39;b0</span>, word_data[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>24</span>]};  <span style=color:#75715e>// Byte 3
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p><strong>Memory Interface Integration:</strong></p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> arm_processor(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>         clk,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>         reset,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] instr,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] alu_result
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// ... other signals ...
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] read_data_word;  <span style=color:#75715e>// Full word from memory
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] read_data_byte;  <span style=color:#75715e>// Byte-selected data
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span>        is_ldrb;          <span style=color:#75715e>// LDRB instruction flag
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Byte selector instance
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    byte_selector bs(
</span></span><span style=display:flex><span>        .word_data(read_data_word),
</span></span><span style=display:flex><span>        .byte_addr(alu_result[<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]),
</span></span><span style=display:flex><span>        .byte_data(read_data_byte)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// MUX for LDR vs LDRB
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>assign</span> read_data <span style=color:#f92672>=</span> is_ldrb <span style=color:#f92672>?</span> read_data_byte <span style=color:#f92672>:</span> read_data_word;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p><strong>Decoder Modifications:</strong></p><table><thead><tr><th>Opcode</th><th>Funct</th><th>Instruction</th><th>MemtoReg</th><th>ByteLoad</th></tr></thead><tbody><tr><td>01</td><td>1</td><td>LDR</td><td>1</td><td>0</td></tr><tr><td>01</td><td>1</td><td><strong>LDRB</strong></td><td><strong>1</strong></td><td><strong>1</strong></td></tr><tr><td>01</td><td>0</td><td>STR</td><td>X</td><td>0</td></tr></tbody></table><h2 id=complete-processor-code>Complete Processor Code</h2><h3 id=top-level-module>Top-Level Module</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> arm_processor(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>         clk,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>         reset,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] instr,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] alu_result
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Internal signals
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc_next, pc_plus4;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] reg_data1, reg_data2;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] src_b, result;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] read_data;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  alu_flags;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Control signals
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span>        reg_write, mem_write;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  alu_control;  <span style=color:#75715e>// 3-bit for EOR support
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span>        mem_to_reg, alu_src;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span>        pc_src;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  reg_src;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Program Counter
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    register #(<span style=color:#ae81ff>32</span>) pc_reg(
</span></span><span style=display:flex><span>        .clk(clk),
</span></span><span style=display:flex><span>        .reset(reset),
</span></span><span style=display:flex><span>        .enable(<span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b1</span>),
</span></span><span style=display:flex><span>        .d(pc_next),
</span></span><span style=display:flex><span>        .q(pc)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// PC + 4 adder
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>assign</span> pc_plus4 <span style=color:#f92672>=</span> pc <span style=color:#f92672>+</span> <span style=color:#ae81ff>4</span>;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// PC MUX (for branches)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>assign</span> pc_next <span style=color:#f92672>=</span> pc_src <span style=color:#f92672>?</span> result <span style=color:#f92672>:</span> pc_plus4;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Instruction Memory
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    instruction_memory imem(
</span></span><span style=display:flex><span>        .addr(pc),
</span></span><span style=display:flex><span>        .instr(instr)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Register File
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    register_file rf(
</span></span><span style=display:flex><span>        .clk(clk),
</span></span><span style=display:flex><span>        .we3(reg_write),
</span></span><span style=display:flex><span>        .ra1(instr[<span style=color:#ae81ff>19</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>]),  <span style=color:#75715e>// Rn
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        .ra2(instr[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]),    <span style=color:#75715e>// Rm
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        .wa3(instr[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>12</span>]),  <span style=color:#75715e>// Rd
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        .wd3(result),
</span></span><span style=display:flex><span>        .rd1(reg_data1),
</span></span><span style=display:flex><span>        .rd2(reg_data2)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// ALU source MUX
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>assign</span> src_b <span style=color:#f92672>=</span> alu_src <span style=color:#f92672>?</span> {{<span style=color:#ae81ff>24</span>{<span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>}}, instr[<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]} <span style=color:#f92672>:</span> reg_data2;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// ALU
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    alu alu_unit(
</span></span><span style=display:flex><span>        .a(reg_data1),
</span></span><span style=display:flex><span>        .b(src_b),
</span></span><span style=display:flex><span>        .alu_control(alu_control),
</span></span><span style=display:flex><span>        .result(alu_result),
</span></span><span style=display:flex><span>        .flags(alu_flags)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Data Memory
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    data_memory dmem(
</span></span><span style=display:flex><span>        .clk(clk),
</span></span><span style=display:flex><span>        .we(mem_write),
</span></span><span style=display:flex><span>        .addr(alu_result),
</span></span><span style=display:flex><span>        .write_data(reg_data2),
</span></span><span style=display:flex><span>        .read_data(read_data)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Result MUX
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>assign</span> result <span style=color:#f92672>=</span> mem_to_reg <span style=color:#f92672>?</span> read_data <span style=color:#f92672>:</span> alu_result;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Control Unit
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    control_unit cu(
</span></span><span style=display:flex><span>        .opcode(instr[<span style=color:#ae81ff>27</span><span style=color:#f92672>:</span><span style=color:#ae81ff>25</span>]),
</span></span><span style=display:flex><span>        .funct(instr[<span style=color:#ae81ff>25</span><span style=color:#f92672>:</span><span style=color:#ae81ff>20</span>]),
</span></span><span style=display:flex><span>        .rd(instr[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>12</span>]),
</span></span><span style=display:flex><span>        .flags(alu_flags),
</span></span><span style=display:flex><span>        .reg_write(reg_write),
</span></span><span style=display:flex><span>        .mem_write(mem_write),
</span></span><span style=display:flex><span>        .mem_to_reg(mem_to_reg),
</span></span><span style=display:flex><span>        .alu_src(alu_src),
</span></span><span style=display:flex><span>        .alu_control(alu_control),
</span></span><span style=display:flex><span>        .pc_src(pc_src),
</span></span><span style=display:flex><span>        .reg_src(reg_src)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h2 id=testing--verification>Testing & Verification</h2><h3 id=test-program>Test Program</h3><pre tabindex=0><code class=language-assembly data-lang=assembly>; ARM Assembly Test Program
; Tests EOR and LDRB instructions

    ; Initialize registers
    MOV  R1, #0xAA        ; R1 = 0x000000AA
    MOV  R2, #0x55        ; R2 = 0x00000055
    
    ; Test EOR instruction
    EOR  R3, R1, R2       ; R3 = 0xAA XOR 0x55 = 0xFF
    
    ; Store word to memory
    STR  R3, [R0, #100]   ; Memory[100] = 0x000000FF
    
    ; Test LDRB instruction
    LDRB R4, [R0, #100]   ; R4 = 0x000000FF (byte load)
    LDRB R5, [R0, #101]   ; R5 = 0x00000000 (upper byte)
    
    ; Verify results
    CMP  R3, #0xFF
    BEQ  pass
    B    fail
    
pass:
    MOV  R7, #1
    B    end
    
fail:
    MOV  R7, #0
    
end:
    B    end
</code></pre><h3 id=modelsim-testbench-results>ModelSim Testbench Results</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> arm_processor_tb;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>reg</span>         clk, reset;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc, instr, result;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Instantiate processor
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    arm_processor dut(
</span></span><span style=display:flex><span>        .clk(clk),
</span></span><span style=display:flex><span>        .reset(reset),
</span></span><span style=display:flex><span>        .pc(pc),
</span></span><span style=display:flex><span>        .instr(instr),
</span></span><span style=display:flex><span>        .alu_result(result)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Clock generation
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always</span> #<span style=color:#ae81ff>5</span> clk <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>clk;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>initial</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        clk <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        reset <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        #<span style=color:#ae81ff>10</span> reset <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        
</span></span><span style=display:flex><span>        <span style=color:#75715e>// Wait for program execution
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        #<span style=color:#ae81ff>500</span>;
</span></span><span style=display:flex><span>        
</span></span><span style=display:flex><span>        <span style=color:#75715e>// Verify EOR result
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>if</span> (result <span style=color:#f92672>!==</span> <span style=color:#ae81ff>32&#39;hFF</span>)
</span></span><span style=display:flex><span>            $display(<span style=color:#e6db74>&#34;ERROR: EOR instruction failed&#34;</span>);
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span>
</span></span><span style=display:flex><span>            $display(<span style=color:#e6db74>&#34;✓ EOR instruction passed&#34;</span>);
</span></span><span style=display:flex><span>        
</span></span><span style=display:flex><span>        <span style=color:#75715e>// Verify LDRB result
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        #<span style=color:#ae81ff>50</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (result[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>8</span>] <span style=color:#f92672>!==</span> <span style=color:#ae81ff>24</span><span style=color:#ae81ff>&#39;b0</span>)
</span></span><span style=display:flex><span>            $display(<span style=color:#e6db74>&#34;ERROR: LDRB upper bits not cleared&#34;</span>);
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span>
</span></span><span style=display:flex><span>            $display(<span style=color:#e6db74>&#34;✓ LDRB instruction passed&#34;</span>);
</span></span><span style=display:flex><span>        
</span></span><span style=display:flex><span>        $display(<span style=color:#e6db74>&#34;All tests completed successfully!&#34;</span>);
</span></span><span style=display:flex><span>        $finish;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p><strong>Test Results:</strong></p><pre tabindex=0><code>✓ EOR instruction passed
✓ LDRB instruction passed  
✓ Flags updated correctly
✓ Memory operations verified
✓ All tests completed successfully!
</code></pre><h3 id=waveform-analysis>Waveform Analysis</h3><p><strong>EOR Operation Verification:</strong></p><table><thead><tr><th>Signal</th><th>Value</th><th>Notes</th></tr></thead><tbody><tr><td><code>instr</code></td><td><code>E0213002</code></td><td>EOR R3, R1, R2</td></tr><tr><td><code>reg_data1</code></td><td><code>000000AA</code></td><td>R1 value</td></tr><tr><td><code>reg_data2</code></td><td><code>00000055</code></td><td>R2 value</td></tr><tr><td><code>alu_control</code></td><td><code>100</code></td><td>EOR operation</td></tr><tr><td><code>alu_result</code></td><td><code>000000FF</code></td><td>Correct XOR</td></tr><tr><td><code>flags[2]</code></td><td><code>0</code></td><td>Zero flag clear</td></tr></tbody></table><h2 id=performance-analysis>Performance Analysis</h2><h3 id=timing-analysis-timequest>Timing Analysis (TimeQuest)</h3><pre tabindex=0><code>Critical Path Analysis:
┌────────────────────────┬──────────┐
│ Path Component         │ Delay    │
├────────────────────────┼──────────┤
│ Register File Read     │ 2.5 ns   │
│ ALU Computation        │ 8.2 ns   │
│ Memory Access          │ 5.1 ns   │
│ Register Write Setup   │ 2.1 ns   │
├────────────────────────┼──────────┤
│ Total Critical Path    │ 17.9 ns  │
│ Max Frequency          │ 55.8 MHz │
│ Target Frequency       │ 50 MHz   │
│ Slack                  │ +3.2 ns  │
└────────────────────────┴──────────┘
</code></pre><h3 id=resource-utilization>Resource Utilization</h3><pre tabindex=0><code>Compilation Report - Cyclone IV E
┌─────────────────────┬──────────┬───────────┐
│ Resource            │ Used     │ Available │
├─────────────────────┼──────────┼───────────┤
│ Logic Elements      │ 3,487    │ 114,480   │
│ Dedicated Registers │ 1,152    │ 114,480   │
│ Memory Bits         │ 16,384   │ 3,981,312 │
│ Embedded Multipliers│ 0        │ 532       │
│ PLLs                │ 0        │ 4         │
└─────────────────────┴──────────┴───────────┘
Utilization: 3.0% of device
</code></pre><h2 id=skills-demonstrated>Skills Demonstrated</h2><p>✅ <strong>Computer Architecture:</strong> Understanding of ARM ISA and processor design<br>✅ <strong>Verilog HDL:</strong> Behavioral and structural modeling<br>✅ <strong>FPGA Synthesis:</strong> Quartus II compilation and optimization<br>✅ <strong>Digital Verification:</strong> Comprehensive testbench development<br>✅ <strong>Timing Analysis:</strong> Critical path optimization with TimeQuest<br>✅ <strong>Hardware Debugging:</strong> SignalTap II logic analysis<br>✅ <strong>Instruction Set Extension:</strong> Adding custom operations to existing ISA</p><h2 id=lessons-learned>Lessons Learned</h2><h3 id=technical-insights>Technical Insights</h3><ol><li><p><strong>ALU Control Expansion:</strong> Adding a new operation required careful consideration of control bit expansion and decoder logic updates.</p></li><li><p><strong>Byte Addressing:</strong> Implementing LDRB required understanding of memory alignment and byte selection from word-aligned addresses.</p></li><li><p><strong>Flag Management:</strong> Ensuring proper flag updates for new instructions while maintaining compatibility with existing condition codes.</p></li></ol><h3 id=debugging-process>Debugging Process</h3><p><strong>Challenge:</strong> EOR instruction initially produced incorrect results</p><p><strong>Root Cause:</strong> ALU decoder wasn&rsquo;t properly extended to 3-bit control</p><p><strong>Solution:</strong> Updated decoder truth table and verified all control paths in ModelSim</p><h2 id=future-enhancements>Future Enhancements</h2><ul><li><strong>Pipeline Implementation:</strong> Convert to 5-stage pipeline for higher throughput</li><li><strong>Additional Instructions:</strong> LDRH (halfword), STRB/STRH (byte/halfword store)</li><li><strong>Thumb Support:</strong> Add 16-bit instruction mode for code density</li><li><strong>Cache Integration:</strong> L1 instruction and data caches</li><li><strong>Performance Counters:</strong> Instruction count, cycle count, cache hit rate</li></ul><hr><p><strong>Project Repository:</strong> <a href=https://github.com/Will-L10>GitHub</a><br><strong>Full Documentation:</strong> See project lab reports<br><strong>Demonstration:</strong> FPGA deployment video available</p></article></div></div><div class="col-sm-12 col-md-12 col-lg-3"><div id=stickySideBar class=sticky-sidebar><aside class=toc><h5>Table Of Contents</h5><div class=toc-content><nav id=TableOfContents><ul><li><a href=#project-overview>Project Overview</a><ul><li><a href=#project-highlights>Project Highlights</a></li></ul></li><li><a href=#architecture-components>Architecture Components</a><ul><li><a href=#arm-processor-block-diagram>ARM Processor Block Diagram</a></li><li><a href=#core-components>Core Components</a></li></ul></li><li><a href=#custom-instruction-extensions>Custom Instruction Extensions</a><ul><li><a href=#1-eor-exclusive-or-instruction>1. EOR (Exclusive OR) Instruction</a></li><li><a href=#2-ldrb-load-register-byte-instruction>2. LDRB (Load Register Byte) Instruction</a></li></ul></li><li><a href=#complete-processor-code>Complete Processor Code</a><ul><li><a href=#top-level-module>Top-Level Module</a></li></ul></li><li><a href=#testing--verification>Testing & Verification</a><ul><li><a href=#test-program>Test Program</a></li><li><a href=#modelsim-testbench-results>ModelSim Testbench Results</a></li><li><a href=#waveform-analysis>Waveform Analysis</a></li></ul></li><li><a href=#performance-analysis>Performance Analysis</a><ul><li><a href=#timing-analysis-timequest>Timing Analysis (TimeQuest)</a></li><li><a href=#resource-utilization>Resource Utilization</a></li></ul></li><li><a href=#skills-demonstrated>Skills Demonstrated</a></li><li><a href=#lessons-learned>Lessons Learned</a><ul><li><a href=#technical-insights>Technical Insights</a></li><li><a href=#debugging-process>Debugging Process</a></li></ul></li><li><a href=#future-enhancements>Future Enhancements</a></li></ul></nav></div></aside><aside class=tags><h5>Tags</h5><ul class="tags-ul list-unstyled list-inline"><li class=list-inline-item><a href=https://will-l10.github.io/tags/arm-architecture target=_blank>ARM Architecture</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/fpga target=_blank>FPGA</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/verilog target=_blank>Verilog</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/digital-design target=_blank>Digital Design</a></li></ul></aside><aside class=social><h5>Social</h5><div class=social-content><ul class=list-inline><li class="list-inline-item text-center"><a target=_blank href="https://www.linkedin.com/feed/?shareActive=true&text=Extended%20ARM%20processor%20with%20additional%20instructions%20implemented%20on%20FPGA https%3a%2f%2fwill-l10.github.io%2fblogs%2farm-processor%2f"><i class="fab fa-linkedin"></i></a></li><li class="list-inline-item text-center"><a target=_blank href='https://twitter.com/share?text=ARM%20Processor%20Implementation&url=https%3a%2f%2fwill-l10.github.io%2fblogs%2farm-processor%2f&hashtags=ARM%20Architecture%2cFPGA%2cVerilog%2cDigital%20Design'><i class="fab fa-twitter"></i></a></li><li class="list-inline-item text-center"><a target=_blank href="https://api.whatsapp.com/send?text=ARM%20Processor%20Implementation: https%3a%2f%2fwill-l10.github.io%2fblogs%2farm-processor%2f"><i class="fab fa-whatsapp"></i></a></li><li class="list-inline-item text-center"><a target=_blank href='mailto:?subject=ARM%20Processor%20Implementation&amp;body=Check%20out%20this%20site https%3a%2f%2fwill-l10.github.io%2fblogs%2farm-processor%2f'><i class="fa fa-envelope"></i></a></li></ul></div></aside></div></div></div><div class=row><div class="col-sm-12 col-md-12 col-lg-9 p-4"></div></div></div><button class="p-2 px-3" onclick=topFunction() id=topScroll>
<i class="fas fa-angle-up"></i></button></section><div class=progress><div id=scroll-progress-bar class=progress-bar role=progressbar aria-valuenow=0 aria-valuemin=0 aria-valuemax=100></div></div><script src=/js/scrollProgressBar.js></script><script>var topScroll=document.getElementById("topScroll");window.onscroll=function(){scrollFunction()};function scrollFunction(){document.body.scrollTop>20||document.documentElement.scrollTop>20?topScroll.style.display="block":topScroll.style.display="none"}function topFunction(){document.body.scrollTop=0,document.documentElement.scrollTop=0}let stickySideBarElem=document.getElementById("stickySideBar"),stickyNavBar=!1;if(stickyNavBar){let e=document.getElementById("profileHeader"),t=e.offsetHeight+15;stickySideBarElem.style.top=t+"px"}else stickySideBarElem.style.top="50px"</script><script src=/js/readingTime.js></script></div><footer><div class="container py-3" id=recent-posts><div class="h3 text-center text-secondary py-3">Projects</div><div class="row justify-content-center"><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/custom-processor/><img src=/images/projects/processor.jpg class=card-img-top alt="Custom 8-Bit Multicycle Processor"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/custom-processor/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="Custom 8-Bit Multicycle Processor">Custom 8-Bit Multicycle …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a <strong>complete custom 8-bit multicycle processor</strong> from the ground up, featuring a 16-instruction ISA and FSM-based control unit. This processor successfully executes complex matrix operations entirely in software using integer arithmetic.</p><p><img src=/images/projects/processor.jpg alt="Processor Block Diagram"></p><h3 id=key-specifications>Key Specifications …</h3></p></div></div><div class="mt-auto card-footer"><span class=float-start>Nov 16, 2024</span>
<a href=/blogs/custom-processor/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/arm-processor/><img src=/images/projects/arm.jpg class=card-img-top alt="ARM Processor Implementation"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/arm-processor/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="ARM Processor Implementation">ARM Processor …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Implemented a complete <strong>single-cycle ARM processor</strong> with extended instruction set on FPGA hardware, demonstrating proficiency in computer architecture and hardware description languages. Successfully added custom <strong>EOR (Exclusive OR)</strong> and <strong>LDRB (Load Register Byte)</strong> instructions to the …</p></p></div></div><div class="mt-auto card-footer"><span class=float-start>Oct 15, 2024</span>
<a href=/blogs/arm-processor/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/mips-processor/><img src=/images/projects/mips.jpg class=card-img-top alt="MIPS Processor with Extended ISA"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/mips-processor/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="MIPS Processor with Extended ISA">MIPS Processor with …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a complete <strong>single-cycle MIPS processor</strong> supporting Load/Store architecture with <strong>32 general-purpose registers</strong>. Successfully added <strong>JAL (Jump and Link)</strong> and <strong>JR (Jump Register)</strong> instructions to enable subroutine calls and returns—essential for structured …</p></p></div></div><div class="mt-auto card-footer"><span class=float-start>Sep 20, 2024</span>
<a href=/blogs/mips-processor/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/gcd-algorithm/><img src=/images/projects/gcd.jpg class=card-img-top alt="GCD Algorithm Hardware Implementation"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/gcd-algorithm/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="GCD Algorithm Hardware Implementation">GCD Algorithm Hardware …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a <strong>hardware-based Greatest Common Divisor (GCD) calculator</strong> using the Euclidean algorithm. This project transforms a classic software algorithm into optimized digital hardware using a finite state machine, demonstrating the fundamental differences between …</p></p></div></div><div class="mt-auto card-footer"><span class=float-start>Aug 10, 2024</span>
<a href=/blogs/gcd-algorithm/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/construction-portfolio/><img src=/images/projects/construction1.jpg class=card-img-top alt="Construction & Renovation Portfolio"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/construction-portfolio/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="Construction & Renovation Portfolio">Construction & Renovation …</h5></a><div class="card-text secondary-font"><p><h2 id=overview>Overview</h2><p>Since 2019, I&rsquo;ve gained extensive hands-on construction experience through my family&rsquo;s renovation business, developing expertise in <strong>residential electrical installation</strong>, <strong>hardwood flooring</strong>, <strong>bathroom remodeling</strong>, and general construction techniques. This practical experience has …</p></p></div></div><div class="mt-auto card-footer"><span class=float-start>Jul 15, 2024</span>
<a href=/blogs/construction-portfolio/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div></div></div><div class="text-center pt-2"><span class=px-1><a href=https://github.com/Will-L10 target=_blank aria-label=github><svg width="2.7em" height="2.7em" viewBox="0 0 1792 1792"><path id="footer-socialNetworks-github-svg-path" d="M522 1352q-8 9-20-3-13-11-4-19 8-9 20 3 12 11 4 19zm-42-61q9 12 0 19-8 6-17-7t0-18q9-7 17 6zm-61-60q-5 7-13 2-10-5-7-12 3-5 13-2 10 5 7 12zm31 34q-6 7-16-3-9-11-2-16 6-6 16 3 9 11 2 16zm129 112q-4 12-19 6-17-4-13-15t19-7q16 5 13 16zm63 5q0 11-16 11-17 2-17-11 0-11 16-11 17-2 17 11zm58-10q2 10-14 14t-18-8 14-15q16-2 18 9zm964-956v960q0 119-84.5 203.5T1376 1664h-224q-16 0-24.5-1t-19.5-5-16-14.5-5-27.5v-239q0-97-52-142 57-6 102.5-18t94-39 81-66.5 53-105T1386 856q0-121-79-206 37-91-8-204-28-9-81 11t-92 44l-38 24q-93-26-192-26t-192 26q-16-11-42.5-27T578 459.5 492 446q-44 113-7 204-79 85-79 206 0 85 20.5 150t52.5 105 80.5 67 94 39 102.5 18q-40 36-49 103-21 10-45 15t-57 5-65.5-21.5T484 1274q-19-32-48.5-52t-49.5-24l-20-3q-21 0-29 4.5t-5 11.5 9 14 13 12l7 5q22 10 43.5 38t31.5 51l10 23q13 38 44 61.5t67 30 69.5 7 55.5-3.5l23-4q0 38 .5 103t.5 68q0 22-11 33.5t-22 13-33 1.5H416q-119 0-203.5-84.5T128 1376V416q0-119 84.5-203.5T416 128h960q119 0 203.5 84.5T1664 416z"/></svg>
</a></span><span class=px-1><a href=https://linkedin.com/in/williamlazcano target=_blank aria-label=linkedin><svg width="2.4em" height="2.4em" fill="#fff" aria-label="LinkedIn" viewBox="0 0 512 512"><rect width="512" height="512" fill="#0077b5" rx="15%"/><circle cx="142" cy="138" r="37"/><path stroke="#fff" stroke-width="66" d="M244 194v198M142 194v198"/><path d="M276 282c0-20 13-40 36-40 24 0 33 18 33 45v105h66V279c0-61-32-89-76-89-34 0-51 19-59 32"/></svg></a></span></div><div class="container py-4"><div class="row justify-content-center"><div class="col-md-4 text-center"><div class=pb-2><a href=https://will-l10.github.io/ title="William Lazcano | Computer & Electrical Engineering"><img alt="Footer logo" src=/images/favicon.png height=40px width=40px></a></div>&copy; 2025 All rights reserved<div class=text-secondary>Made with
<span class=text-danger>&#10084;
</span>and
<a href=https://github.com/gurusabarish/hugo-profile target=_blank title="Designed and developed by gurusabarish">Hugo Profile</a></div></div></div></div></footer><script src=/bootstrap-5/js/bootstrap.bundle.min.js></script><script>localStorage.getItem("pref-theme")==="dark"?(document.documentElement.classList.add("dark"),document.body.classList.add("dark")):localStorage.getItem("pref-theme")==="light"?(document.body.classList.remove("dark"),document.documentElement.classList.remove("dark")):window.matchMedia&&window.matchMedia("(prefers-color-scheme: dark)").matches&&(document.documentElement.classList.add("dark"),document.body.classList.add("dark"))</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),document.documentElement.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),document.documentElement.classList.add("dark"),localStorage.setItem("pref-theme","dark"))});var tooltipTriggerList=[].slice.call(document.querySelectorAll('[data-bs-toggle="tooltip"]')),tooltipList=tooltipTriggerList.map(function(e){return new bootstrap.Tooltip(e)})</script><script src=/js/search.js></script><section id=search-content class=py-2><div class=container id=search-results></div></section></body></html>