
;; Function setup_return (setup_return)[0:1448]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 30.
Removing jump 42.
Removing jump 54.
Removing jump 90.
Removing jump 109.
merging block 22 into block 21
Merged blocks 21 and 22.
merging block 23 into block 21
Merged blocks 21 and 23.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 146 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 147 [ ka ])
        (reg:SI 1 r1 [ ka ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 148 [ rc ])
        (reg:SI 2 r2 [ rc ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 149 [ frame ])
        (reg:SI 3 r3 [ frame ])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/signal.c:468 (set (reg/v:SI 150 [ usig ])
        (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 usig+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 usig+0 S4 A32])
        (nil)))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/kernel/signal.c:469 (set (reg/v:SI 141 [ handler ])
        (mem/s/f/j:SI (reg/v/f:SI 147 [ ka ]) [0 <variable>.sa.sa_handler+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/signal.c:472 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/signal.c:472 (set (reg:SI 152)
        (and:SI (reg:SI 151)
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/signal.c:472 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg:SI 152)
            (const_int -513 [0xfffffffffffffdff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 151)
            (const_int 16776703 [0xfffdff]))
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/signal.c:479 (set (reg:SI 144 [ D.24830 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ ka ])
                (const_int 4 [0x4])) [0 <variable>.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/signal.c:479 (set (reg:SI 153)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 33554432 [0x2000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/signal.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 17 16 18 2 arch/arm/kernel/signal.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/signal.c:480 (set (reg:SI 143 [ D.24834 ])
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int -32 [0xffffffffffffffe0]))) 67 {*arm_andsi3_insn} (nil))

(insn 20 19 21 4 arch/arm/kernel/signal.c:480 (set (reg/v:SI 138 [ cpsr ])
        (ior:SI (reg:SI 143 [ D.24834 ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 21 20 22 5 2 "" [1 uses])

(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/kernel/signal.c:483 (set (reg/f:SI 154)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 5 arch/arm/kernel/signal.c:483 (set (reg:SI 156)
        (mem/c/i:SI (reg/f:SI 154) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 arch/arm/kernel/signal.c:483 (set (reg:SI 155)
        (and:SI (reg:SI 156)
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/signal.c:483 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 5 arch/arm/kernel/signal.c:483 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 7 6)

;; Succ edge  7 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 32 6 arch/arm/kernel/signal.c:471 (set (reg/v:SI 139 [ thumb ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [50.0%] 
(code_label 32 29 33 7 3 "" [1 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 7 arch/arm/kernel/signal.c:488 (set (reg/v:SI 139 [ thumb ])
        (and:SI (reg/v:SI 141 [ handler ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 35 34 36 7 arch/arm/kernel/signal.c:490 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ thumb ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 36 35 37 7 arch/arm/kernel/signal.c:490 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [50.0%]  (fallthru)
(note 37 36 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 8 arch/arm/kernel/signal.c:491 (set (reg/v:SI 133 [ cpsr.358 ])
        (ior:SI (reg/v:SI 138 [ cpsr ])
            (const_int 32 [0x20]))) 89 {*arm_iorsi3} (nil))

(insn 39 38 40 8 arch/arm/kernel/signal.c:494 (set (reg:SI 157)
        (and:SI (reg/v:SI 133 [ cpsr.358 ])
            (const_int -100663297 [0xfffffffff9ffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 40 39 41 8 arch/arm/kernel/signal.c:494 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg:SI 157)
            (const_int -64513 [0xffffffffffff03ff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 133 [ cpsr.358 ])
            (const_int -100727809 [0xfffffffff9ff03ff]))
        (nil)))

(insn 41 40 44 8 arch/arm/kernel/signal.c:494 (set (reg/v:SI 139 [ thumb ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [50.0%] 
(code_label 44 41 45 9 5 "" [1 uses])

(note 45 44 46 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 9 arch/arm/kernel/signal.c:497 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int -33 [0xffffffffffffffdf]))) 67 {*arm_andsi3_insn} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 6 8 9) -> 10
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 47 46 48 10 4 "" [0 uses])

(note 48 47 49 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 10 arch/arm/kernel/signal.c:501 (set (reg:SI 158)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 67108864 [0x4000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 50 49 51 10 arch/arm/kernel/signal.c:501 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 51 50 52 10 arch/arm/kernel/signal.c:501 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 52 51 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 56 11 arch/arm/kernel/signal.c:502 (set (reg/v:SI 140 [ retcode ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ ka ])
                (const_int 8 [0x8])) [0 <variable>.sa.sa_restorer+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; Pred edge  10 [50.0%] 
(code_label 56 53 57 12 6 "" [1 uses])

(note 57 56 58 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 12 arch/arm/kernel/signal.c:504 (set (reg/v:SI 137 [ idx ])
        (ashift:SI (reg/v:SI 139 [ thumb ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 59 58 60 12 arch/arm/kernel/signal.c:506 (set (reg:SI 159)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 60 59 61 12 arch/arm/kernel/signal.c:506 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 62 12 arch/arm/kernel/signal.c:506 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 62 61 63 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 13 arch/arm/kernel/signal.c:507 (set (reg/v:SI 137 [ idx ])
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [50.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 64 63 65 14 8 "" [1 uses])

(note 65 64 66 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 14 arch/arm/kernel/signal.c:509 (set (reg/v:SI 135 [ __pu_addr ])
        (reg/v/f:SI 148 [ rc ])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 14 arch/arm/kernel/signal.c:509 discrim 4 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 14 arch/arm/kernel/signal.c:509 discrim 4 (set (reg:SI 161)
        (mem/s/u/j:SI (plus:SI (mult:SI (reg/v:SI 137 [ idx ])
                    (const_int 4 [0x4]))
                (reg/f:SI 160)) [0 sigreturn_codes S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 14 arch/arm/kernel/signal.c:509 discrim 4 (set (reg:SI 162)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 14 arch/arm/kernel/signal.c:509 discrim 4 (parallel [
            (set (reg/v:SI 136 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 161)
                        (reg/v:SI 135 [ __pu_addr ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 162)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691006))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 71 70 72 14 arch/arm/kernel/signal.c:509 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ __pu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 72 71 73 14 arch/arm/kernel/signal.c:509 discrim 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 14 -> ( 20 15)

;; Succ edge  20 [39.0%] 
;; Succ edge  15 [61.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [61.0%]  (fallthru)
(note 73 72 74 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 15 arch/arm/kernel/signal.c:510 discrim 4 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 15 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 164)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 76 75 77 15 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 165)
        (mem/s/u/j:SI (plus:SI (mult:SI (reg:SI 164)
                    (const_int 4 [0x4]))
                (reg/f:SI 163)) [0 sigreturn_codes S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 15 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 166)
        (plus:SI (reg/v/f:SI 148 [ rc ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 78 77 79 15 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 167)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 15 arch/arm/kernel/signal.c:510 discrim 4 (parallel [
            (set (reg/v:SI 134 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 165)
                        (reg:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 167)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691012))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 80 79 81 15 arch/arm/kernel/signal.c:509 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ __pu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 81 80 82 15 arch/arm/kernel/signal.c:509 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 15 -> ( 20 16)

;; Succ edge  20 [39.0%] 
;; Succ edge  16 [61.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [61.0%]  (fallthru)
(note 82 81 83 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 16 arch/arm/kernel/signal.c:513 (set (reg:SI 168)
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 84 83 85 16 arch/arm/kernel/signal.c:513 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 85 84 86 16 arch/arm/kernel/signal.c:513 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 16 -> ( 17 18)

;; Succ edge  17 [71.0%]  (fallthru)
;; Succ edge  18 [29.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [71.0%]  (fallthru)
(note 86 85 87 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 87 86 88 17 arch/arm/kernel/signal.c:518 (set (reg:SI 169)
        (plus:SI (reg/v:SI 139 [ thumb ])
            (const_int -64256 [0xffffffffffff0500]))) 4 {*arm_addsi3} (nil))

(insn 88 87 89 17 arch/arm/kernel/signal.c:518 (set (reg:SI 170)
        (ashift:SI (reg/v:SI 137 [ idx ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 89 88 92 17 arch/arm/kernel/signal.c:518 (set (reg/v:SI 140 [ retcode ])
        (plus:SI (reg:SI 169)
            (reg:SI 170))) 4 {*arm_addsi3} (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [29.0%] 
(code_label 92 89 93 18 10 "" [1 uses])

(note 93 92 94 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 18 arch/arm/kernel/signal.c:524 (set (reg/f:SI 171)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x113df900 cpu_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 18 arch/arm/kernel/signal.c:524 (set (reg:SI 172)
        (plus:SI (reg/v/f:SI 148 [ rc ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 96 95 97 18 arch/arm/kernel/signal.c:524 (set (reg/f:SI 173)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 171)
                (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 18 arch/arm/kernel/signal.c:524 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ __pu_addr ])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 18 arch/arm/kernel/signal.c:524 (set (reg:SI 1 r1)
        (reg:SI 172)) 167 {*arm_movsi_insn} (nil))

(call_insn 99 98 100 18 arch/arm/kernel/signal.c:524 (parallel [
            (call (mem:SI (reg/f:SI 173) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 100 99 101 18 arch/arm/kernel/signal.c:527 (set (reg/v:SI 140 [ retcode ])
        (plus:SI (reg/v:SI 139 [ thumb ])
            (reg/v:SI 135 [ __pu_addr ]))) 4 {*arm_addsi3} (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 11 17 18) -> 19
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 101 100 102 19 7 "" [0 uses])

(note 102 101 103 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 19 arch/arm/kernel/signal.c:531 (set (mem/s/j:SI (reg/v/f:SI 146 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg/v:SI 150 [ usig ])) 167 {*arm_movsi_insn} (nil))

(insn 104 103 105 19 arch/arm/kernel/signal.c:532 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (reg/v/f:SI 149 [ frame ])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 106 19 arch/arm/kernel/signal.c:533 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (reg/v:SI 140 [ retcode ])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 19 arch/arm/kernel/signal.c:534 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 141 [ handler ])) 167 {*arm_movsi_insn} (nil))

(insn 107 106 108 19 arch/arm/kernel/signal.c:535 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg/v:SI 138 [ cpsr ])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 111 19 arch/arm/kernel/signal.c:537 (set (reg:SI 142 [ D.24862 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 21)

;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 20
;; Pred edge  15 [39.0%] 
;; Pred edge  14 [39.0%] 
(code_label 111 108 112 20 9 "" [2 uses])

(note 112 111 113 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 20 arch/arm/kernel/signal.c:511 (set (reg:SI 142 [ D.24862 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 21)

;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 19) -> 21
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 114 113 115 21 11 "" [0 uses])

(note 115 114 116 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 120 21 arch/arm/kernel/signal.c:538 (set (reg:SI 145 [ <result> ])
        (reg:SI 142 [ D.24862 ])) 167 {*arm_movsi_insn} (nil))

(insn 120 116 126 21 arch/arm/kernel/signal.c:538 (set (reg/i:SI 0 r0)
        (reg:SI 145 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 126 120 0 21 arch/arm/kernel/signal.c:538 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 21 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function setup_sigframe (setup_sigframe)[0:1446]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 7 into block 6
Merged blocks 6 and 7.
merging block 8 into block 6
Merged blocks 6 and 8.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 148 [ sf ])
        (reg:SI 0 r0 [ sf ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 149 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 150 [ set ])
        (reg:SI 2 r2 [ set ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 151)
        (mem/s/j:SI (reg/v/f:SI 149 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 152)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn 10 9 11 2 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 153)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/signal.c:396 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 151)
                        (reg:SI 152)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690863))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 12 11 13 2 arch/arm/kernel/signal.c:397 discrim 4 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/signal.c:397 discrim 4 (set (reg:SI 155)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 36 [0x24]))) 4 {*arm_addsi3} (nil))

(insn 14 13 15 2 arch/arm/kernel/signal.c:397 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 154)
                        (reg:SI 155)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690868))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 15 14 16 2 arch/arm/kernel/signal.c:398 discrim 4 (set (reg:SI 156)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/signal.c:398 discrim 4 (set (reg:SI 157)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 40 [0x28]))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 2 arch/arm/kernel/signal.c:398 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 156)
                        (reg:SI 157)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690873))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 18 17 19 2 arch/arm/kernel/signal.c:399 discrim 4 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 arch/arm/kernel/signal.c:399 discrim 4 (set (reg:SI 159)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 44 [0x2c]))) 4 {*arm_addsi3} (nil))

(insn 20 19 21 2 arch/arm/kernel/signal.c:399 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 158)
                        (reg:SI 159)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690878))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 21 20 22 2 arch/arm/kernel/signal.c:400 discrim 4 (set (reg:SI 160)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 2 arch/arm/kernel/signal.c:400 discrim 4 (set (reg:SI 161)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 48 [0x30]))) 4 {*arm_addsi3} (nil))

(insn 23 22 24 2 arch/arm/kernel/signal.c:400 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 160)
                        (reg:SI 161)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690883))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 24 23 25 2 arch/arm/kernel/signal.c:401 discrim 4 (set (reg:SI 162)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/kernel/signal.c:401 discrim 4 (set (reg:SI 163)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 52 [0x34]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 2 arch/arm/kernel/signal.c:401 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 162)
                        (reg:SI 163)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690888))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 27 26 28 2 arch/arm/kernel/signal.c:402 discrim 4 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 2 arch/arm/kernel/signal.c:402 discrim 4 (set (reg:SI 165)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn 29 28 30 2 arch/arm/kernel/signal.c:402 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 164)
                        (reg:SI 165)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690893))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 30 29 31 2 arch/arm/kernel/signal.c:403 discrim 4 (set (reg:SI 166)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 2 arch/arm/kernel/signal.c:403 discrim 4 (set (reg:SI 167)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))

(insn 32 31 33 2 arch/arm/kernel/signal.c:403 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 166)
                        (reg:SI 167)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690898))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 33 32 34 2 arch/arm/kernel/signal.c:404 discrim 4 (set (reg:SI 168)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 2 arch/arm/kernel/signal.c:404 discrim 4 (set (reg:SI 169)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn 35 34 36 2 arch/arm/kernel/signal.c:404 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 168)
                        (reg:SI 169)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690903))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 36 35 37 2 arch/arm/kernel/signal.c:405 discrim 4 (set (reg:SI 170)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 2 arch/arm/kernel/signal.c:405 discrim 4 (set (reg:SI 171)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 68 [0x44]))) 4 {*arm_addsi3} (nil))

(insn 38 37 39 2 arch/arm/kernel/signal.c:405 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 170)
                        (reg:SI 171)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690908))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 39 38 40 2 arch/arm/kernel/signal.c:406 discrim 4 (set (reg:SI 172)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 2 arch/arm/kernel/signal.c:406 discrim 4 (set (reg:SI 173)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 72 [0x48]))) 4 {*arm_addsi3} (nil))

(insn 41 40 42 2 arch/arm/kernel/signal.c:406 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 172)
                        (reg:SI 173)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690913))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 42 41 43 2 arch/arm/kernel/signal.c:407 discrim 4 (set (reg:SI 174)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 2 arch/arm/kernel/signal.c:407 discrim 4 (set (reg:SI 175)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 76 [0x4c]))) 4 {*arm_addsi3} (nil))

(insn 44 43 45 2 arch/arm/kernel/signal.c:407 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 174)
                        (reg:SI 175)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690918))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 45 44 46 2 arch/arm/kernel/signal.c:408 discrim 4 (set (reg:SI 176)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 2 arch/arm/kernel/signal.c:408 discrim 4 (set (reg:SI 177)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 47 46 48 2 arch/arm/kernel/signal.c:408 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 176)
                        (reg:SI 177)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690923))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 48 47 49 2 arch/arm/kernel/signal.c:409 discrim 4 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 arch/arm/kernel/signal.c:409 discrim 4 (set (reg:SI 179)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 84 [0x54]))) 4 {*arm_addsi3} (nil))

(insn 50 49 51 2 arch/arm/kernel/signal.c:409 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 178)
                        (reg:SI 179)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690928))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 51 50 52 2 arch/arm/kernel/signal.c:410 discrim 4 (set (reg:SI 180)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 2 arch/arm/kernel/signal.c:410 discrim 4 (set (reg:SI 181)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 88 [0x58]))) 4 {*arm_addsi3} (nil))

(insn 53 52 54 2 arch/arm/kernel/signal.c:410 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 180)
                        (reg:SI 181)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690933))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 54 53 55 2 arch/arm/kernel/signal.c:411 discrim 4 (set (reg:SI 182)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 2 arch/arm/kernel/signal.c:411 discrim 4 (set (reg:SI 183)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 92 [0x5c]))) 4 {*arm_addsi3} (nil))

(insn 56 55 57 2 arch/arm/kernel/signal.c:411 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 182)
                        (reg:SI 183)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690938))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 57 56 58 2 arch/arm/kernel/signal.c:412 discrim 4 (set (reg:SI 184)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 2 arch/arm/kernel/signal.c:412 discrim 4 (set (reg:SI 185)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 96 [0x60]))) 4 {*arm_addsi3} (nil))

(insn 59 58 60 2 arch/arm/kernel/signal.c:412 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 184)
                        (reg:SI 185)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690943))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 60 59 61 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 187)
        (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 62 61 63 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 186)
        (and:SI (reg:SI 187)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 63 62 64 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg/f:SI 188)
        (mem/s/f/j:SI (plus:SI (reg:SI 186)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 189)
        (mem/s/j:SI (plus:SI (reg/f:SI 188)
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 190)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (nil))

(insn 66 65 67 2 arch/arm/kernel/signal.c:414 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 189)
                        (reg:SI 190)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690948))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 67 66 68 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 141 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 2 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 192)
        (and:SI (reg:SI 141 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 69 68 70 2 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 191)
        (and:SI (reg:SI 192)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 141 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 70 69 71 2 arch/arm/kernel/signal.c:415 discrim 4 (set (reg/f:SI 193)
        (mem/s/f/j:SI (plus:SI (reg:SI 191)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 2 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 194)
        (mem/s/j:SI (plus:SI (reg/f:SI 193)
                (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 2 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 195)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(insn 73 72 74 2 arch/arm/kernel/signal.c:415 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 194)
                        (reg:SI 195)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690953))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 74 73 75 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 140 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 2 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 197)
        (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 76 75 77 2 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 196)
        (and:SI (reg:SI 197)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 77 76 78 2 arch/arm/kernel/signal.c:416 discrim 4 (set (reg/f:SI 198)
        (mem/s/f/j:SI (plus:SI (reg:SI 196)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 2 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 199)
        (mem/s/j:SI (plus:SI (reg/f:SI 198)
                (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 2 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 200)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 100 [0x64]))) 4 {*arm_addsi3} (nil))

(insn 80 79 81 2 arch/arm/kernel/signal.c:416 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 199)
                        (reg:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690958))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 81 80 82 2 arch/arm/kernel/signal.c:417 discrim 4 (set (reg:SI 201)
        (mem/s/j:SI (reg/v/f:SI 150 [ set ]) [0 <variable>.sig+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 2 arch/arm/kernel/signal.c:417 discrim 4 (set (reg:SI 202)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 83 82 84 2 arch/arm/kernel/signal.c:417 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 201)
                        (reg:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690963))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 84 83 85 2 arch/arm/kernel/signal.c:419 (set (reg:SI 203)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(insn 85 84 86 2 arch/arm/kernel/signal.c:419 (set (reg:SI 0 r0)
        (reg:SI 203)) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 2 arch/arm/kernel/signal.c:419 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ set ])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 2 arch/arm/kernel/signal.c:419 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(call_insn 88 87 89 2 arch/arm/kernel/signal.c:419 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 89 88 90 2 arch/arm/kernel/signal.c:419 (set (reg:SI 146 [ D.24755 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 90 89 91 2 arch/arm/kernel/signal.c:419 (set (reg:SI 145 [ D.24756 ])
        (ior:SI (reg/v:SI 134 [ err.382 ])
            (reg:SI 146 [ D.24755 ]))) 89 {*arm_iorsi3} (nil))

(insn 91 90 92 2 arch/arm/kernel/signal.c:419 (set (reg/v:SI 143 [ err ])
        (reg:SI 145 [ D.24756 ])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 2 arch/arm/kernel/signal.c:421 (set (reg/v/f:SI 144 [ aux ])
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 232 [0xe8]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 2 arch/arm/kernel/signal.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 94 93 95 2 arch/arm/kernel/signal.c:431 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 2 -> ( 4 6)

;; Succ edge  4 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [39.0%]  (fallthru)
(note 95 94 96 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 204)
        (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 98 97 99 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 137 [ thread ])
        (and:SI (reg:SI 204)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 99 98 100 4 arch/arm/kernel/signal.c:188 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ thread ])) 167 {*arm_movsi_insn} (nil))

(call_insn 100 99 101 4 arch/arm/kernel/signal.c:188 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_sync_hwstate") [flags 0x41] <function_decl 0x10b07680 vfp_sync_hwstate>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 101 100 102 4 arch/arm/kernel/signal.c:189 discrim 4 (set (reg:SI 205)
        (const_int 1447448577 [0x56465001])) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 4 arch/arm/kernel/signal.c:189 discrim 4 (set (reg:SI 206)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 103 102 104 4 arch/arm/kernel/signal.c:189 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 205)
                        (reg/v/f:SI 144 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 206)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690973))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 104 103 105 4 arch/arm/kernel/signal.c:190 discrim 4 (set (reg:SI 207)
        (const_int 288 [0x120])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 106 4 arch/arm/kernel/signal.c:190 discrim 4 (set (reg:SI 208)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 106 105 107 4 arch/arm/kernel/signal.c:190 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 207)
                        (reg:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690978))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 107 106 108 4 arch/arm/kernel/signal.c:196 (set (reg:SI 209)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 108 107 109 4 arch/arm/kernel/signal.c:196 (set (reg:SI 210)
        (plus:SI (reg/v/f:SI 137 [ thread ])
            (const_int 432 [0x1b0]))) 4 {*arm_addsi3} (nil))

(insn 109 108 110 4 arch/arm/kernel/signal.c:196 (set (reg:SI 0 r0)
        (reg:SI 209)) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 4 arch/arm/kernel/signal.c:196 (set (reg:SI 1 r1)
        (reg:SI 210)) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 4 arch/arm/kernel/signal.c:196 (set (reg:SI 2 r2)
        (const_int 256 [0x100])) 167 {*arm_movsi_insn} (nil))

(call_insn 112 111 113 4 arch/arm/kernel/signal.c:196 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 113 112 114 4 arch/arm/kernel/signal.c:196 (set (reg:SI 135 [ D.25345 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 4 arch/arm/kernel/signal.c:196 (set (reg:SI 136 [ D.25344 ])
        (ior:SI (reg/v:SI 138 [ err ])
            (reg:SI 135 [ D.25345 ]))) 89 {*arm_iorsi3} (nil))

(insn 115 114 116 4 arch/arm/kernel/signal.c:196 (set (reg/v:SI 133 [ err.383 ])
        (reg:SI 136 [ D.25344 ])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 4 arch/arm/kernel/signal.c:201 discrim 4 (set (reg:SI 211)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 117 116 118 4 arch/arm/kernel/signal.c:201 discrim 4 (set (reg:SI 212)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 264 [0x108]))) 4 {*arm_addsi3} (nil))

(insn 118 117 119 4 arch/arm/kernel/signal.c:201 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 211)
                        (reg:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690983))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 119 118 120 4 arch/arm/kernel/signal.c:206 discrim 4 (set (reg:SI 213)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 121 4 arch/arm/kernel/signal.c:206 discrim 4 (set (reg:SI 214)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 272 [0x110]))) 4 {*arm_addsi3} (nil))

(insn 121 120 122 4 arch/arm/kernel/signal.c:206 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 213)
                        (reg:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690988))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 122 121 123 4 arch/arm/kernel/signal.c:207 discrim 4 (set (reg:SI 215)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 4 arch/arm/kernel/signal.c:207 discrim 4 (set (reg:SI 216)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 276 [0x114]))) 4 {*arm_addsi3} (nil))

(insn 124 123 125 4 arch/arm/kernel/signal.c:207 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 215)
                        (reg:SI 216)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690993))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 125 124 126 4 arch/arm/kernel/signal.c:208 discrim 4 (set (reg:SI 217)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ thread ])
                (const_int 700 [0x2bc])) [0 <variable>.vfpstate.hard.fpinst2+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 4 arch/arm/kernel/signal.c:208 discrim 4 (set (reg:SI 218)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 280 [0x118]))) 4 {*arm_addsi3} (nil))

(insn 127 126 128 4 arch/arm/kernel/signal.c:208 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 217)
                        (reg:SI 218)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690998))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 128 127 129 4 arch/arm/kernel/signal.c:210 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ err.383 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 129 128 130 4 arch/arm/kernel/signal.c:210 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 130 129 131 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 5 arch/arm/kernel/signal.c:210 discrim 1 (set (reg/v:SI 143 [ err ])
        (const_int -14 [0xfffffffffffffff2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 2 4 5) -> 6
;; Pred edge  2 [61.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 132 131 133 6 17 "" [2 uses])

(note 133 132 134 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 6 arch/arm/kernel/signal.c:434 discrim 4 (set (reg:SI 219)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 6 arch/arm/kernel/signal.c:434 discrim 4 (set (reg:SI 220)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 288 [0x120]))) 4 {*arm_addsi3} (nil))

(insn 136 135 137 6 arch/arm/kernel/signal.c:434 discrim 4 (parallel [
            (set (reg/v:SI 143 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 219)
                        (reg:SI 220)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 143 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690968))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 137 136 141 6 arch/arm/kernel/signal.c:437 (set (reg:SI 147 [ <result> ])
        (reg/v:SI 143 [ err ])) 167 {*arm_movsi_insn} (nil))

(insn 141 137 147 6 arch/arm/kernel/signal.c:437 (set (reg/i:SI 0 r0)
        (reg:SI 147 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 147 141 0 6 arch/arm/kernel/signal.c:437 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function do_signal (do_signal)[0:1452]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Edge 2->78 redirected to 82
Removing jump 18.
Removing jump 28.
Fallthru edge 11->13 redirected to 13
Deleting block 12.
deleting block 12
Deleted label in block 13.
Removing jump 54.
Removing jump 73.
Removing jump 123.
Removing jump 154.
Removing jump 251.
Removing jump 264.
Removing jump 324.
Removing jump 402.
Removing jump 445.
Removing jump 452.
Removing jump 467.
Fallthru edge 65->82 redirected to 82
Edge 68->78 redirected to 82
Removing jump 521.
Fallthru edge 69->82 redirected to 82
Edge 70->78 redirected to 82
Removing jump 545.
Edge 76->78 redirected to 82
merging block 78 into block 77
Merged blocks 77 and 78.
Removing jump 581.
Fallthru edge 77->82 redirected to 82
Removing jump 596.
Removing jump 611.
Deleting block 81.
deleting block 81


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/signal.c:661 (set (reg/v/f:SI 213 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:661 (set (reg/v:SI 214 [ syscall ])
        (reg:SI 1 r1 [ syscall ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/signal.c:673 (set (reg:SI 212 [ D.25035 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/signal.c:673 (set (reg:SI 215)
        (and:SI (reg:SI 212 [ D.25035 ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/signal.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/kernel/signal.c:673 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 2 -> ( 82 4)

;; Succ edge  82 [39.0%] 
;; Succ edge  4 [61.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [61.0%]  (fallthru)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 4 arch/arm/kernel/signal.c:679 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 214 [ syscall ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 4 arch/arm/kernel/signal.c:679 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 14 13 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 5 arch/arm/kernel/signal.c:662 (set (reg/v:SI 208 [ restart_addr ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 5 arch/arm/kernel/signal.c:662 (set (reg/v:SI 209 [ continue_addr ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 20 5 arch/arm/kernel/signal.c:662 (set (reg/v:SI 210 [ retval ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; Pred edge  4 [50.0%] 
(code_label 20 17 21 6 23 "" [1 uses])

(note 21 20 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 6 arch/arm/kernel/signal.c:680 (set (reg/v:SI 209 [ continue_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 6 arch/arm/kernel/signal.c:681 (set (reg:SI 216)
        (and:SI (reg:SI 212 [ D.25035 ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 24 23 25 6 arch/arm/kernel/signal.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 216)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 25 24 26 6 arch/arm/kernel/signal.c:681 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 8 7)

;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 26 25 27 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 30 7 arch/arm/kernel/signal.c:681 discrim 2 (set (reg:SI 211 [ iftmp.331 ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 30 27 31 8 25 "" [1 uses])

(note 31 30 32 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 8 arch/arm/kernel/signal.c:681 discrim 1 (set (reg:SI 211 [ iftmp.331 ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 33 32 34 9 26 "" [0 uses])

(note 34 33 35 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 9 arch/arm/kernel/signal.c:681 discrim 3 (set (reg/v:SI 208 [ restart_addr ])
        (minus:SI (reg/v:SI 209 [ continue_addr ])
            (reg:SI 211 [ iftmp.331 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 36 35 37 9 arch/arm/kernel/signal.c:682 (set (reg/v:SI 210 [ retval ])
        (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 9 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 618 9 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 9 -> ( 14 10)

;; Succ edge  14 [29.0%] 
;; Succ edge  10 [71.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [71.0%]  (fallthru)
(note 618 38 39 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 39 618 40 10 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 619 10 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 15 11)

;; Succ edge  15 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 619 40 41 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 41 619 42 11 arch/arm/kernel/signal.c:688 (set (reg:SI 218)
        (plus:SI (reg/v:SI 210 [ retval ])
            (const_int 512 [0x200]))) 4 {*arm_addsi3} (nil))

(insn 42 41 43 11 arch/arm/kernel/signal.c:688 (set (reg:SI 217)
        (plus:SI (reg:SI 218)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 210 [ retval ])
            (const_int 514 [0x202]))
        (nil)))

(insn 43 42 44 11 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 44 43 50 11 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 15 13)

;; Succ edge  15 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%]  (fallthru)
(note 50 44 51 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 13 arch/arm/kernel/signal.c:692 (set (reg:SI 219)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 68 [0x44])) [0 <variable>.uregs+68 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 13 arch/arm/kernel/signal.c:692 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 219)) 167 {*arm_movsi_insn} (nil))

(insn 53 52 56 13 arch/arm/kernel/signal.c:693 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 208 [ restart_addr ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 14
;; Pred edge  9 [29.0%] 
(code_label 56 53 57 14 27 "" [1 uses])

(note 57 56 58 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 14 arch/arm/kernel/signal.c:696 (set (reg:SI 220)
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 14 arch/arm/kernel/signal.c:696 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 220)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 5 11 13 14 10) -> 15
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  11 [50.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  10 [50.0%] 
(code_label 60 59 61 15 24 "" [2 uses])

(note 61 60 62 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 203 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 15 include/linux/thread_info.h:84 (set (reg:SI 222)
        (and:SI (reg:SI 203 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 64 63 65 15 include/linux/thread_info.h:84 (set (reg:SI 221)
        (and:SI (reg:SI 222)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 203 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 65 64 66 15 include/linux/thread_info.h:84 (set (reg/f:SI 223)
        (mem/s/f/j:SI (plus:SI (reg:SI 221)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 15 include/linux/thread_info.h:84 (set (reg/f:SI 205 [ D.25743 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 223)
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 15 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 204 [ D.25746 ])
        (mem/v:SI (reg/f:SI 205 [ D.25743 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 15 include/linux/freezer.h:56 (set (reg:SI 224)
        (and:SI (reg:SI 204 [ D.25746 ])
            (const_int 524288 [0x80000]))) 67 {*arm_andsi3_insn} (nil))

(insn 69 68 70 15 include/linux/freezer.h:56 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 15 include/linux/freezer.h:56 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 15 -> ( 16 17)

;; Succ edge  16 [29.0%]  (fallthru)
;; Succ edge  17 [71.0%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [29.0%]  (fallthru)
(note 71 70 72 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(call_insn 72 71 75 16 include/linux/freezer.h:57 (parallel [
            (call (mem:SI (symbol_ref:SI ("refrigerator") [flags 0x41] <function_decl 0x10f34f80 refrigerator>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 16 -> ( 70)

;; Succ edge  70 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 17
;; Pred edge  15 [71.0%] 
(code_label 75 72 76 17 29 "" [1 uses])

(note 76 75 77 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 17 arch/arm/kernel/signal.c:708 (set (reg:SI 225)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -160 [0xffffffffffffff60]))) 4 {*arm_addsi3} (nil))

(insn 78 77 79 17 arch/arm/kernel/signal.c:708 (set (reg:SI 226)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 79 78 80 17 arch/arm/kernel/signal.c:708 (set (reg:SI 0 r0)
        (reg:SI 225)) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 17 arch/arm/kernel/signal.c:708 (set (reg:SI 1 r1)
        (reg:SI 226)) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 17 arch/arm/kernel/signal.c:708 (set (reg:SI 2 r2)
        (reg/v/f:SI 213 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 17 arch/arm/kernel/signal.c:708 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 83 82 84 17 arch/arm/kernel/signal.c:708 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_signal_to_deliver") [flags 0x41] <function_decl 0x10a8d580 get_signal_to_deliver>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 84 83 85 17 arch/arm/kernel/signal.c:708 (set (reg/v:SI 207 [ signr ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 17 arch/arm/kernel/signal.c:709 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 207 [ signr ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 86 85 87 17 arch/arm/kernel/signal.c:709 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 523)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
        (nil)))
;; End of basic block 17 -> ( 18 70)

;; Succ edge  18 [73.0%]  (fallthru)
;; Succ edge  70 [27.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [73.0%]  (fallthru)
(note 87 86 88 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 18 arch/arm/kernel/signal.c:717 (set (reg:SI 227)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 18 arch/arm/kernel/signal.c:717 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (reg/v:SI 208 [ restart_addr ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 90 89 91 18 arch/arm/kernel/signal.c:717 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 18 -> ( 19 23)

;; Succ edge  19 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [28.0%]  (fallthru)
(note 91 90 92 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 19 arch/arm/kernel/signal.c:718 (set (reg:SI 228)
        (const_int -514 [0xfffffffffffffdfe])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 94 19 arch/arm/kernel/signal.c:718 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (reg:SI 228))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 94 93 95 19 arch/arm/kernel/signal.c:718 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 19 -> ( 22 20)

;; Succ edge  22 [28.0%] 
;; Succ edge  20 [72.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [72.0%]  (fallthru)
(note 95 94 96 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 20 arch/arm/kernel/signal.c:718 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -512 [0xfffffffffffffe00]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 97 96 98 20 arch/arm/kernel/signal.c:718 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 20 -> ( 21 23)

;; Succ edge  21 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [28.0%]  (fallthru)
(note 98 97 99 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 21 arch/arm/kernel/signal.c:720 (set (reg:SI 230)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 21 arch/arm/kernel/signal.c:720 (set (reg:SI 229)
        (and:SI (reg:SI 230)
            (const_int 268435456 [0x10000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 101 100 102 21 arch/arm/kernel/signal.c:720 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 102 101 103 21 arch/arm/kernel/signal.c:720 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 21 -> ( 22 23)

;; Succ edge  22 [50.0%]  (fallthru)
;; Succ edge  23 [50.0%] 

;; Start of basic block ( 19 21) -> 22
;; Pred edge  19 [28.0%] 
;; Pred edge  21 [50.0%]  (fallthru)
(code_label 103 102 104 22 32 "" [1 uses])

(note 104 103 105 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 22 arch/arm/kernel/signal.c:721 (set (reg:SI 231)
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 22 arch/arm/kernel/signal.c:721 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 231)) 167 {*arm_movsi_insn} (nil))

(insn 107 106 108 22 arch/arm/kernel/signal.c:722 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 209 [ continue_addr ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 20 18 22 21) -> 23
;; Pred edge  20 [72.0%] 
;; Pred edge  18 [72.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  21 [50.0%] 
(code_label 108 107 109 23 31 "" [3 uses])

(note 109 108 110 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 23 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 202 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 23 include/linux/thread_info.h:84 (set (reg:SI 232)
        (and:SI (reg:SI 202 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 112 111 113 23 include/linux/thread_info.h:84 (set (reg/f:SI 200 [ D.25774 ])
        (and:SI (reg:SI 232)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 202 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 113 112 114 23 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 201 [ D.25769 ])
        (mem/v:SI (reg/f:SI 200 [ D.25774 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 23 arch/arm/kernel/signal.c:726 (set (reg:SI 233)
        (and:SI (reg:SI 201 [ D.25769 ])
            (const_int 1048576 [0x100000]))) 67 {*arm_andsi3_insn} (nil))

(insn 115 114 116 23 arch/arm/kernel/signal.c:726 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 233)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 116 115 117 23 arch/arm/kernel/signal.c:726 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 23 -> ( 24 25)

;; Succ edge  24 [50.0%]  (fallthru)
;; Succ edge  25 [50.0%] 

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [50.0%]  (fallthru)
(note 117 116 118 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 24 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 199 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 119 118 120 24 arch/arm/kernel/signal.c:727 (set (reg:SI 235)
        (and:SI (reg:SI 199 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 120 119 121 24 arch/arm/kernel/signal.c:727 (set (reg:SI 234)
        (and:SI (reg:SI 235)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 199 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 121 120 122 24 arch/arm/kernel/signal.c:727 (set (reg:SI 236)
        (mem/s/f/j:SI (plus:SI (reg:SI 234)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 122 121 125 24 arch/arm/kernel/signal.c:727 (set (reg/v/f:SI 206 [ oldset ])
        (plus:SI (reg:SI 236)
            (const_int 960 [0x3c0]))) 4 {*arm_addsi3} (nil))
;; End of basic block 24 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; Pred edge  23 [50.0%] 
(code_label 125 122 126 25 33 "" [1 uses])

(note 126 125 127 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 25 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 198 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 25 arch/arm/kernel/signal.c:729 (set (reg:SI 238)
        (and:SI (reg:SI 198 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 129 128 130 25 arch/arm/kernel/signal.c:729 (set (reg:SI 237)
        (and:SI (reg:SI 238)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 198 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 130 129 131 25 arch/arm/kernel/signal.c:729 (set (reg:SI 239)
        (mem/s/f/j:SI (plus:SI (reg:SI 237)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 25 arch/arm/kernel/signal.c:729 (set (reg/v/f:SI 206 [ oldset ])
        (plus:SI (reg:SI 239)
            (const_int 944 [0x3b0]))) 4 {*arm_addsi3} (nil))
;; End of basic block 25 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 24 25) -> 26
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 132 131 133 26 34 "" [0 uses])

(note 133 132 134 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 149 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 136 135 137 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 241)
        (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 137 136 138 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 240)
        (and:SI (reg:SI 241)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 138 137 139 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/v/f:SI 147 [ tsk ])
        (mem/s/f/j:SI (plus:SI (reg:SI 240)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 26 arch/arm/kernel/signal.c:616 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 207 [ signr ])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 140 139 141 26 arch/arm/kernel/signal.c:616 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 27 30)

;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 141 140 142 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 27 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:SI 243)
        (and:SI (reg:SI 149 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 143 142 144 27 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:SI 242)
        (and:SI (reg:SI 243)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 149 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 144 143 145 27 arch/arm/kernel/signal.c:616 discrim 1 (set (reg/f:SI 143 [ D.26019 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 242)
                (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 145 144 146 27 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 143 [ D.26019 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 146 145 147 27 arch/arm/kernel/signal.c:616 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 27 -> ( 28 30)

;; Succ edge  28 [85.0%]  (fallthru)
;; Succ edge  30 [15.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [85.0%]  (fallthru)
(note 147 146 148 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 28 arch/arm/kernel/signal.c:616 discrim 2 (set (reg/f:SI 144 [ D.26018 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 143 [ D.26019 ])
                (const_int 16 [0x10])) [0 <variable>.signal_invmap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 149 148 150 28 arch/arm/kernel/signal.c:616 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26018 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 150 149 151 28 arch/arm/kernel/signal.c:616 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 28 -> ( 29 30)

;; Succ edge  29 [85.0%]  (fallthru)
;; Succ edge  30 [15.0%] 

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [85.0%]  (fallthru)
(note 151 150 152 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 29 arch/arm/kernel/signal.c:617 (set (reg:SI 145 [ D.26014 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 207 [ signr ])
                    (const_int 4 [0x4]))
                (reg/f:SI 144 [ D.26018 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 156 29 arch/arm/kernel/signal.c:617 (set (reg/v:SI 133 [ signr.423 ])
        (reg:SI 145 [ D.26014 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 29 -> ( 31)

;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 26 27 28) -> 30
;; Pred edge  26 [50.0%] 
;; Pred edge  27 [15.0%] 
;; Pred edge  28 [15.0%] 
(code_label 156 153 157 30 35 "" [3 uses])

(note 157 156 158 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 30 arch/arm/kernel/signal.c:617 (set (reg/v:SI 133 [ signr.423 ])
        (reg/v:SI 207 [ signr ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 31)

;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 29) -> 31
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 159 158 160 31 36 "" [0 uses])

(note 160 159 161 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 31 arch/arm/kernel/signal.c:622 (set (reg:SI 146 [ D.26013 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 31 arch/arm/kernel/signal.c:622 (set (reg:SI 244)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 163 162 164 31 arch/arm/kernel/signal.c:622 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 164 163 165 31 arch/arm/kernel/signal.c:622 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 326)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 31 -> ( 32 47)

;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  47 [50.0%] 

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [50.0%]  (fallthru)
(note 165 164 166 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 32 arch/arm/kernel/signal.c:442 (set (reg/v:SI 158 [ sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 167 166 168 32 arch/arm/kernel/signal.c:448 (set (reg:SI 245)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 134217728 [0x8000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 168 167 169 32 arch/arm/kernel/signal.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 245)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 169 168 170 32 arch/arm/kernel/signal.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 33 36)

;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [50.0%]  (fallthru)
(note 170 169 171 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 171 170 172 33 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 165 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 172 171 173 33 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 247)
        (and:SI (reg:SI 165 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 173 172 174 33 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 246)
        (and:SI (reg:SI 247)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 165 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 174 173 175 33 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 248)
        (mem/s/f/j:SI (plus:SI (reg:SI 246)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 33 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 249)
        (mem/s/j:SI (plus:SI (reg/f:SI 248)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 176 175 177 33 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 177 176 178 33 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 33 -> ( 34 36)

;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [50.0%]  (fallthru)
(note 178 177 179 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 162 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 180 179 181 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 251)
        (and:SI (reg:SI 162 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 181 180 182 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 250)
        (and:SI (reg:SI 251)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 162 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 182 181 183 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 252)
        (mem/s/f/j:SI (plus:SI (reg:SI 250)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 183 182 184 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 253)
        (mem/s/j:SI (plus:SI (reg/f:SI 252)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 184 183 185 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 158 [ sp ])
            (reg:SI 253))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 185 184 186 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 583)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 34 -> ( 35 79)

;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  79 [50.0%] 

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [50.0%]  (fallthru)
(note 186 185 187 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 163 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 188 187 189 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 164 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 190 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 255)
        (and:SI (reg:SI 163 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 190 189 191 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 254)
        (and:SI (reg:SI 255)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 163 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 191 190 192 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 256)
        (mem/s/f/j:SI (plus:SI (reg:SI 254)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 258)
        (mem/s/j:SI (plus:SI (reg/f:SI 256)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 257)
        (minus:SI (reg/v:SI 158 [ sp ])
            (reg:SI 258))) 28 {*arm_subsi3_insn} (nil))

(insn 194 193 195 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 260)
        (and:SI (reg:SI 164 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 195 194 196 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 259)
        (and:SI (reg:SI 260)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 164 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 196 195 197 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 261)
        (mem/s/f/j:SI (plus:SI (reg:SI 259)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 262)
        (mem/s/j:SI (plus:SI (reg/f:SI 261)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 198 197 199 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 257)
            (reg:SI 262))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 199 198 200 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 583)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 36 79)

;; Succ edge  36 [50.0%]  (fallthru)
;; Succ edge  79 [50.0%] 

;; Start of basic block ( 32 35 79 33) -> 36
;; Pred edge  32 [50.0%] 
;; Pred edge  35 [50.0%]  (fallthru)
;; Pred edge  79 [100.0%]  (fallthru)
;; Pred edge  33 [50.0%] 
(code_label 200 199 201 36 38 "" [2 uses])

(note 201 200 202 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 36 arch/arm/kernel/signal.c:454 (set (reg:SI 263)
        (plus:SI (reg/v:SI 158 [ sp ])
            (const_int -880 [0xfffffffffffffc90]))) 4 {*arm_addsi3} (nil))

(insn 203 202 204 36 arch/arm/kernel/signal.c:454 (set (reg/v/f:SI 159 [ frame ])
        (and:SI (reg:SI 263)
            (const_int -8 [0xfffffffffffffff8]))) 67 {*arm_andsi3_insn} (nil))

(insn 204 203 205 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 168 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 205 204 206 36 arch/arm/kernel/signal.c:459 (set (reg:SI 265)
        (and:SI (reg:SI 168 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 206 205 207 36 arch/arm/kernel/signal.c:459 (set (reg:SI 264)
        (and:SI (reg:SI 265)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 168 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 207 206 208 36 arch/arm/kernel/signal.c:459 (set (reg:SI 266)
        (mem/s/j:SI (plus:SI (reg:SI 264)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 208 207 209 36 arch/arm/kernel/signal.c:459 (parallel [
            (set (reg/v:SI 160 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 159 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 266)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (set (reg/v:SI 161 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 159 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 266)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 209 208 210 36 arch/arm/kernel/signal.c:459 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 210 209 211 36 arch/arm/kernel/signal.c:459 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 37 38)

;; Succ edge  37 [50.0%]  (fallthru)
;; Succ edge  38 [50.0%] 

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [50.0%]  (fallthru)
(note 211 210 212 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 212 211 213 37 arch/arm/kernel/signal.c:460 (set (reg/v/f:SI 159 [ frame ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 37 -> ( 38)

;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 36 37) -> 38
;; Pred edge  36 [50.0%] 
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 213 212 214 38 40 "" [1 uses])

(note 214 213 215 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 38 arch/arm/kernel/signal.c:565 (set (reg/v/f:SI 170 [ frame ])
        (reg/v/f:SI 159 [ frame ])) 167 {*arm_movsi_insn} (nil))

(insn 216 215 217 38 arch/arm/kernel/signal.c:569 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 170 [ frame ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 217 216 218 38 arch/arm/kernel/signal.c:569 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 38 -> ( 56 39)

;; Succ edge  56 [30.2%] 
;; Succ edge  39 [69.8%]  (fallthru)

;; Start of basic block ( 38) -> 39
;; Pred edge  38 [69.8%]  (fallthru)
(note 218 217 219 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 39 arch/arm/kernel/signal.c:572 (set (reg/f:SI 176 [ D.25915 ])
        (reg/v/f:SI 170 [ frame ])) 167 {*arm_movsi_insn} (nil))

(insn 220 219 221 39 arch/arm/kernel/signal.c:572 (set (reg:SI 267)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -160 [0xffffffffffffff60]))) 4 {*arm_addsi3} (nil))

(insn 221 220 222 39 arch/arm/kernel/signal.c:572 (set (reg:SI 0 r0)
        (reg/f:SI 176 [ D.25915 ])) 167 {*arm_movsi_insn} (nil))

(insn 222 221 223 39 arch/arm/kernel/signal.c:572 (set (reg:SI 1 r1)
        (reg:SI 267)) 167 {*arm_movsi_insn} (nil))

(call_insn 223 222 224 39 arch/arm/kernel/signal.c:572 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("copy_siginfo_to_user") [flags 0x41] <function_decl 0x512b7280 copy_siginfo_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 224 223 225 39 arch/arm/kernel/signal.c:572 (set (reg:SI 175 [ D.25916 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 225 224 226 39 arch/arm/kernel/signal.c:574 discrim 4 (set (reg:SI 268)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 227 39 arch/arm/kernel/signal.c:574 discrim 4 (set (reg:SI 269)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 128 [0x80]))) 4 {*arm_addsi3} (nil))

(insn 227 226 228 39 arch/arm/kernel/signal.c:574 discrim 4 (parallel [
            (set (reg/v:SI 169 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 268)
                        (reg:SI 269)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 175 [ D.25916 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690844))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 228 227 229 39 arch/arm/kernel/signal.c:575 discrim 4 (set (reg:SI 270)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 229 228 230 39 arch/arm/kernel/signal.c:575 discrim 4 (set (reg:SI 271)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 132 [0x84]))) 4 {*arm_addsi3} (nil))

(insn 230 229 231 39 arch/arm/kernel/signal.c:575 discrim 4 (parallel [
            (set (reg/v:SI 169 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 270)
                        (reg:SI 271)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 169 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690849))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 231 230 232 39 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 272)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 232 231 233 39 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 272)) 167 {*arm_movsi_insn} (nil))

(insn 233 232 234 39 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(call_insn 234 233 235 39 arch/arm/kernel/signal.c:577 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x5118a980 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 235 234 236 39 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 157 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 236 235 237 39 arch/arm/kernel/signal.c:578 (set (reg:SI 274)
        (and:SI (reg:SI 157 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 237 236 238 39 arch/arm/kernel/signal.c:578 (set (reg:SI 273)
        (and:SI (reg:SI 274)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 157 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 238 237 239 39 arch/arm/kernel/signal.c:578 (set (reg/f:SI 275)
        (mem/s/f/j:SI (plus:SI (reg:SI 273)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 239 238 240 39 arch/arm/kernel/signal.c:578 (set (reg:SI 276)
        (mem/s/j:SI (plus:SI (reg/f:SI 275)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 240 239 241 39 arch/arm/kernel/signal.c:578 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 stack.ss_sp+0 S4 A32])
        (reg:SI 276)) 167 {*arm_movsi_insn} (nil))

(insn 241 240 242 39 arch/arm/kernel/signal.c:579 (set (reg:SI 174 [ D.25921 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 242 241 243 39 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 152 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 243 242 244 39 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 278)
        (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 244 243 245 39 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 277)
        (and:SI (reg:SI 278)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 245 244 246 39 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 279)
        (mem/s/f/j:SI (plus:SI (reg:SI 277)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 246 245 247 39 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 280)
        (mem/s/j:SI (plus:SI (reg/f:SI 279)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 247 246 248 39 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 280)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 248 247 249 39 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 39 -> ( 41 40)

;; Succ edge  41 [50.0%] 
;; Succ edge  40 [50.0%]  (fallthru)

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [50.0%]  (fallthru)
(note 249 248 250 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 253 40 include/linux/sched.h:2213 discrim 1 (set (reg:SI 156 [ D.25977 ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 40 -> ( 44)

;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 41
;; Pred edge  39 [50.0%] 
(code_label 253 250 254 41 42 "" [1 uses])

(note 254 253 255 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 255 254 256 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 155 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 256 255 257 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 282)
        (and:SI (reg:SI 155 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 257 256 258 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 281)
        (and:SI (reg:SI 282)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 155 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 258 257 259 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 283)
        (mem/s/f/j:SI (plus:SI (reg:SI 281)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 259 258 260 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 284)
        (mem/s/j:SI (plus:SI (reg/f:SI 283)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 260 259 261 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ D.25921 ])
            (reg:SI 284))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 261 260 262 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 266)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 43 42)

;; Succ edge  43 [50.0%] 
;; Succ edge  42 [50.0%]  (fallthru)

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 262 261 263 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 263 262 266 42 include/linux/sched.h:2206 discrim 2 (set (reg:SI 156 [ D.25977 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 44)

;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 41) -> 43
;; Pred edge  41 [50.0%] 
(code_label 266 263 267 43 44 "" [1 uses])

(note 267 266 268 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 269 43 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 154 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 269 268 270 43 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 153 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 270 269 271 43 include/linux/sched.h:2206 discrim 3 (set (reg:SI 286)
        (and:SI (reg:SI 154 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 271 270 272 43 include/linux/sched.h:2206 discrim 3 (set (reg:SI 285)
        (and:SI (reg:SI 286)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 154 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 272 271 273 43 include/linux/sched.h:2206 discrim 3 (set (reg/f:SI 287)
        (mem/s/f/j:SI (plus:SI (reg:SI 285)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 273 272 274 43 include/linux/sched.h:2206 discrim 3 (set (reg:SI 289)
        (mem/s/j:SI (plus:SI (reg/f:SI 287)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 274 273 275 43 include/linux/sched.h:2206 discrim 3 (set (reg:SI 288)
        (minus:SI (reg:SI 174 [ D.25921 ])
            (reg:SI 289))) 28 {*arm_subsi3_insn} (nil))

(insn 275 274 276 43 include/linux/sched.h:2206 discrim 3 (set (reg:SI 291)
        (and:SI (reg:SI 153 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 276 275 277 43 include/linux/sched.h:2206 discrim 3 (set (reg:SI 290)
        (and:SI (reg:SI 291)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 153 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 277 276 278 43 include/linux/sched.h:2206 discrim 3 (set (reg/f:SI 292)
        (mem/s/f/j:SI (plus:SI (reg:SI 290)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 278 277 279 43 include/linux/sched.h:2206 discrim 3 (set (reg:SI 294)
        (mem/s/j:SI (plus:SI (reg/f:SI 292)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 279 278 280 43 include/linux/sched.h:2206 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 288)
            (reg:SI 294))) 219 {*arm_cmpsi_insn} (nil))

(insn 280 279 281 43 include/linux/sched.h:2206 discrim 3 (set (reg:SI 295)
        (leu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 281 280 282 43 include/linux/sched.h:2206 discrim 3 (set (reg:SI 156 [ D.25977 ])
        (reg:SI 295)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 43 -> ( 44)

;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 40 42 43) -> 44
;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  43 [100.0%]  (fallthru)
(code_label 282 281 283 44 43 "" [0 uses])

(note 283 282 284 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 284 283 285 44 arch/arm/kernel/signal.c:579 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 stack.ss_flags+0 S4 A32])
        (reg:SI 156 [ D.25977 ])) 167 {*arm_movsi_insn} (nil))

(insn 285 284 286 44 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 151 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 286 285 287 44 arch/arm/kernel/signal.c:580 (set (reg:SI 297)
        (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 287 286 288 44 arch/arm/kernel/signal.c:580 (set (reg:SI 296)
        (and:SI (reg:SI 297)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 288 287 289 44 arch/arm/kernel/signal.c:580 (set (reg/f:SI 298)
        (mem/s/f/j:SI (plus:SI (reg:SI 296)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 289 288 290 44 arch/arm/kernel/signal.c:580 (set (reg:SI 299)
        (mem/s/j:SI (plus:SI (reg/f:SI 298)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 290 289 291 44 arch/arm/kernel/signal.c:580 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 stack.ss_size+0 S4 A32])
        (reg:SI 299)) 167 {*arm_movsi_insn} (nil))

(insn 291 290 292 44 arch/arm/kernel/signal.c:581 (set (reg:SI 300)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 136 [0x88]))) 4 {*arm_addsi3} (nil))

(insn 292 291 293 44 arch/arm/kernel/signal.c:581 (set (reg:SI 301)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 293 292 294 44 arch/arm/kernel/signal.c:581 (set (reg:SI 0 r0)
        (reg:SI 300)) 167 {*arm_movsi_insn} (nil))

(insn 294 293 295 44 arch/arm/kernel/signal.c:581 (set (reg:SI 1 r1)
        (reg:SI 301)) 167 {*arm_movsi_insn} (nil))

(insn 295 294 296 44 arch/arm/kernel/signal.c:581 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(call_insn 296 295 297 44 arch/arm/kernel/signal.c:581 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 297 296 298 44 arch/arm/kernel/signal.c:581 (set (reg:SI 173 [ D.25925 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 298 297 299 44 arch/arm/kernel/signal.c:581 (set (reg:SI 172 [ D.25926 ])
        (ior:SI (reg:SI 173 [ D.25925 ])
            (reg/v:SI 169 [ err ]))) 89 {*arm_iorsi3} (nil))

(insn 299 298 300 44 arch/arm/kernel/signal.c:583 (set (reg:SI 302)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 128 [0x80]))) 4 {*arm_addsi3} (nil))

(insn 300 299 301 44 arch/arm/kernel/signal.c:583 (set (reg:SI 0 r0)
        (reg:SI 302)) 167 {*arm_movsi_insn} (nil))

(insn 301 300 302 44 arch/arm/kernel/signal.c:583 (set (reg:SI 1 r1)
        (reg/v/f:SI 213 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 44 arch/arm/kernel/signal.c:583 (set (reg:SI 2 r2)
        (reg/v/f:SI 206 [ oldset ])) 167 {*arm_movsi_insn} (nil))

(call_insn 303 302 304 44 arch/arm/kernel/signal.c:583 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_sigframe") [flags 0x3] <function_decl 0x1140a680 setup_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 304 303 305 44 arch/arm/kernel/signal.c:583 (set (reg:SI 171 [ D.25928 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 44 arch/arm/kernel/signal.c:583 (set (reg/v:SI 148 [ ret ])
        (ior:SI (reg:SI 172 [ D.25926 ])
            (reg:SI 171 [ D.25928 ]))) 89 {*arm_iorsi3} (nil))

(insn 306 305 307 44 arch/arm/kernel/signal.c:584 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 307 306 308 44 arch/arm/kernel/signal.c:584 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 44 -> ( 45 57)

;; Succ edge  45 [29.0%]  (fallthru)
;; Succ edge  57 [71.0%] 

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [29.0%]  (fallthru)
(note 308 307 309 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 309 308 310 45 arch/arm/kernel/signal.c:585 (set (reg:SI 303)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 310 309 311 45 arch/arm/kernel/signal.c:585 (set (reg:SI 304)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 872 [0x368]))) 4 {*arm_addsi3} (nil))

(insn 311 310 312 45 arch/arm/kernel/signal.c:585 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 133 [ signr.423 ])) 167 {*arm_movsi_insn} (nil))

(insn 312 311 313 45 arch/arm/kernel/signal.c:585 (set (reg:SI 0 r0)
        (reg/v/f:SI 213 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 313 312 314 45 arch/arm/kernel/signal.c:585 (set (reg:SI 1 r1)
        (reg:SI 303)) 167 {*arm_movsi_insn} (nil))

(insn 314 313 315 45 arch/arm/kernel/signal.c:585 (set (reg:SI 2 r2)
        (reg:SI 304)) 167 {*arm_movsi_insn} (nil))

(insn 315 314 316 45 arch/arm/kernel/signal.c:585 (set (reg:SI 3 r3)
        (reg/v/f:SI 170 [ frame ])) 167 {*arm_movsi_insn} (nil))

(call_insn 316 315 317 45 arch/arm/kernel/signal.c:585 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_return") [flags 0x3] <function_decl 0x1140a880 setup_return>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 317 316 318 45 arch/arm/kernel/signal.c:585 (set (reg/v:SI 148 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 318 317 319 45 arch/arm/kernel/signal.c:587 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 319 318 320 45 arch/arm/kernel/signal.c:587 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))
;; End of basic block 45 -> ( 46 57)

;; Succ edge  46 [100.0%]  (fallthru)
;; Succ edge  57

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [100.0%]  (fallthru)
(note 320 319 321 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 321 320 322 46 arch/arm/kernel/signal.c:593 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
        (reg/f:SI 176 [ D.25915 ])) 167 {*arm_movsi_insn} (nil))

(insn 322 321 323 46 arch/arm/kernel/signal.c:594 (set (reg:SI 305)
        (plus:SI (reg/v/f:SI 170 [ frame ])
            (const_int 128 [0x80]))) 4 {*arm_addsi3} (nil))

(insn 323 322 326 46 arch/arm/kernel/signal.c:594 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (reg:SI 305)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 46 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 47
;; Pred edge  31 [50.0%] 
(code_label 326 323 327 47 37 "" [1 uses])

(note 327 326 328 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 328 327 329 47 arch/arm/kernel/signal.c:442 (set (reg/v:SI 177 [ sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 329 328 330 47 arch/arm/kernel/signal.c:448 (set (reg:SI 306)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 134217728 [0x8000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 330 329 331 47 arch/arm/kernel/signal.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 306)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 331 330 332 47 arch/arm/kernel/signal.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 362)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 47 -> ( 48 51)

;; Succ edge  48 [50.0%]  (fallthru)
;; Succ edge  51 [50.0%] 

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [50.0%]  (fallthru)
(note 332 331 333 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 333 332 334 48 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 184 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 334 333 335 48 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 308)
        (and:SI (reg:SI 184 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 335 334 336 48 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 307)
        (and:SI (reg:SI 308)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 184 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 336 335 337 48 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 309)
        (mem/s/f/j:SI (plus:SI (reg:SI 307)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 337 336 338 48 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 310)
        (mem/s/j:SI (plus:SI (reg/f:SI 309)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 338 337 339 48 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 310)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 339 338 340 48 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 362)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 48 -> ( 49 51)

;; Succ edge  49 [50.0%]  (fallthru)
;; Succ edge  51 [50.0%] 

;; Start of basic block ( 48) -> 49
;; Pred edge  48 [50.0%]  (fallthru)
(note 340 339 341 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 341 340 342 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 181 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 342 341 343 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 312)
        (and:SI (reg:SI 181 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 343 342 344 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 311)
        (and:SI (reg:SI 312)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 181 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 344 343 345 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 313)
        (mem/s/f/j:SI (plus:SI (reg:SI 311)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 345 344 346 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 314)
        (mem/s/j:SI (plus:SI (reg/f:SI 313)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 346 345 347 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 177 [ sp ])
            (reg:SI 314))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 347 346 348 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 598)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 49 -> ( 50 80)

;; Succ edge  50 [50.0%]  (fallthru)
;; Succ edge  80 [50.0%] 

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [50.0%]  (fallthru)
(note 348 347 349 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 349 348 350 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 182 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 350 349 351 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 183 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 316)
        (and:SI (reg:SI 182 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 352 351 353 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 315)
        (and:SI (reg:SI 316)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 182 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 353 352 354 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 317)
        (mem/s/f/j:SI (plus:SI (reg:SI 315)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 354 353 355 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 319)
        (mem/s/j:SI (plus:SI (reg/f:SI 317)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 355 354 356 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 318)
        (minus:SI (reg/v:SI 177 [ sp ])
            (reg:SI 319))) 28 {*arm_subsi3_insn} (nil))

(insn 356 355 357 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 321)
        (and:SI (reg:SI 183 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 357 356 358 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 320)
        (and:SI (reg:SI 321)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 183 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 358 357 359 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 322)
        (mem/s/f/j:SI (plus:SI (reg:SI 320)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 359 358 360 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 323)
        (mem/s/j:SI (plus:SI (reg/f:SI 322)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 360 359 361 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 318)
            (reg:SI 323))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 361 360 362 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 598)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 50 -> ( 51 80)

;; Succ edge  51 [50.0%]  (fallthru)
;; Succ edge  80 [50.0%] 

;; Start of basic block ( 47 50 80 48) -> 51
;; Pred edge  47 [50.0%] 
;; Pred edge  50 [50.0%]  (fallthru)
;; Pred edge  80 [100.0%]  (fallthru)
;; Pred edge  48 [50.0%] 
(code_label 362 361 363 51 46 "" [2 uses])

(note 363 362 364 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 364 363 365 51 arch/arm/kernel/signal.c:454 (set (reg:SI 324)
        (plus:SI (reg/v:SI 177 [ sp ])
            (const_int -752 [0xfffffffffffffd10]))) 4 {*arm_addsi3} (nil))

(insn 365 364 366 51 arch/arm/kernel/signal.c:454 (set (reg/v/f:SI 178 [ frame ])
        (and:SI (reg:SI 324)
            (const_int -8 [0xfffffffffffffff8]))) 67 {*arm_andsi3_insn} (nil))

(insn 366 365 367 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 187 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 367 366 368 51 arch/arm/kernel/signal.c:459 (set (reg:SI 326)
        (and:SI (reg:SI 187 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 368 367 369 51 arch/arm/kernel/signal.c:459 (set (reg:SI 325)
        (and:SI (reg:SI 326)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 187 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 369 368 370 51 arch/arm/kernel/signal.c:459 (set (reg:SI 327)
        (mem/s/j:SI (plus:SI (reg:SI 325)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 370 369 371 51 arch/arm/kernel/signal.c:459 (parallel [
            (set (reg/v:SI 179 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 178 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 327)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (set (reg/v:SI 180 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 178 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 327)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 371 370 372 51 arch/arm/kernel/signal.c:459 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 179 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 372 371 373 51 arch/arm/kernel/signal.c:459 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 375)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 51 -> ( 52 53)

;; Succ edge  52 [50.0%]  (fallthru)
;; Succ edge  53 [50.0%] 

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [50.0%]  (fallthru)
(note 373 372 374 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 374 373 375 52 arch/arm/kernel/signal.c:460 (set (reg/v/f:SI 178 [ frame ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 52 -> ( 53)

;; Succ edge  53 [100.0%]  (fallthru)

;; Start of basic block ( 51 52) -> 53
;; Pred edge  51 [50.0%] 
;; Pred edge  52 [100.0%]  (fallthru)
(code_label 375 374 376 53 48 "" [1 uses])

(note 376 375 377 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 377 376 378 53 arch/arm/kernel/signal.c:543 (set (reg/v/f:SI 189 [ frame ])
        (reg/v/f:SI 178 [ frame ])) 167 {*arm_movsi_insn} (nil))

(insn 378 377 379 53 arch/arm/kernel/signal.c:546 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 189 [ frame ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 379 378 380 53 arch/arm/kernel/signal.c:546 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 53 -> ( 56 54)

;; Succ edge  56 [30.2%] 
;; Succ edge  54 [69.8%]  (fallthru)

;; Start of basic block ( 53) -> 54
;; Pred edge  53 [69.8%]  (fallthru)
(note 380 379 381 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 381 380 382 54 arch/arm/kernel/signal.c:552 discrim 4 (set (reg:SI 328)
        (const_int 1522778970 [0x5ac3c35a])) 167 {*arm_movsi_insn} (nil))

(insn 382 381 383 54 arch/arm/kernel/signal.c:552 discrim 4 (set (reg:SI 329)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 383 382 384 54 arch/arm/kernel/signal.c:552 discrim 4 (parallel [
            (set (reg/v:SI 188 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 328)
                        (reg/v/f:SI 189 [ frame ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 329)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691018))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 384 383 385 54 arch/arm/kernel/signal.c:554 (set (reg:SI 0 r0)
        (reg/v/f:SI 189 [ frame ])) 167 {*arm_movsi_insn} (nil))

(insn 385 384 386 54 arch/arm/kernel/signal.c:554 (set (reg:SI 1 r1)
        (reg/v/f:SI 213 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 386 385 387 54 arch/arm/kernel/signal.c:554 (set (reg:SI 2 r2)
        (reg/v/f:SI 206 [ oldset ])) 167 {*arm_movsi_insn} (nil))

(call_insn 387 386 388 54 arch/arm/kernel/signal.c:554 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_sigframe") [flags 0x3] <function_decl 0x1140a680 setup_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 388 387 389 54 arch/arm/kernel/signal.c:554 (set (reg:SI 190 [ D.25873 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 389 388 390 54 arch/arm/kernel/signal.c:554 (set (reg/v:SI 148 [ ret ])
        (ior:SI (reg:SI 190 [ D.25873 ])
            (reg/v:SI 188 [ err ]))) 89 {*arm_iorsi3} (nil))

(insn 390 389 391 54 arch/arm/kernel/signal.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 391 390 392 54 arch/arm/kernel/signal.c:555 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 54 -> ( 55 57)

;; Succ edge  55 [29.0%]  (fallthru)
;; Succ edge  57 [71.0%] 

;; Start of basic block ( 54) -> 55
;; Pred edge  54 [29.0%]  (fallthru)
(note 392 391 393 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 393 392 394 55 arch/arm/kernel/signal.c:556 (set (reg:SI 330)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 394 393 395 55 arch/arm/kernel/signal.c:556 (set (reg:SI 331)
        (plus:SI (reg/v/f:SI 189 [ frame ])
            (const_int 744 [0x2e8]))) 4 {*arm_addsi3} (nil))

(insn 395 394 396 55 arch/arm/kernel/signal.c:556 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 133 [ signr.423 ])) 167 {*arm_movsi_insn} (nil))

(insn 396 395 397 55 arch/arm/kernel/signal.c:556 (set (reg:SI 0 r0)
        (reg/v/f:SI 213 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 397 396 398 55 arch/arm/kernel/signal.c:556 (set (reg:SI 1 r1)
        (reg:SI 330)) 167 {*arm_movsi_insn} (nil))

(insn 398 397 399 55 arch/arm/kernel/signal.c:556 (set (reg:SI 2 r2)
        (reg:SI 331)) 167 {*arm_movsi_insn} (nil))

(insn 399 398 400 55 arch/arm/kernel/signal.c:556 (set (reg:SI 3 r3)
        (reg/v/f:SI 189 [ frame ])) 167 {*arm_movsi_insn} (nil))

(call_insn 400 399 401 55 arch/arm/kernel/signal.c:556 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_return") [flags 0x3] <function_decl 0x1140a880 setup_return>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 401 400 404 55 arch/arm/kernel/signal.c:556 (set (reg/v:SI 148 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 55 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 38 53) -> 56
;; Pred edge  38 [30.2%] 
;; Pred edge  53 [30.2%] 
(code_label 404 401 405 56 41 "" [2 uses])

(note 405 404 406 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 406 405 407 56 arch/arm/kernel/signal.c:547 (set (reg/v:SI 148 [ ret ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 56 44 45 46 54 55) -> 57
;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  44 [71.0%] 
;; Pred edge  45
;; Pred edge  46 [100.0%]  (fallthru)
;; Pred edge  54 [71.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 407 406 408 57 45 "" [3 uses])

(note 408 407 409 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 57 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg:SI 195 [ D.25861 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 57 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (reg:SI 194 [ D.25862 ])
        (and:SI (reg:SI 195 [ D.25861 ])
            (const_int -321 [0xfffffffffffffebf]))) 67 {*arm_andsi3_insn} (nil))

(insn 411 410 412 57 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 194 [ D.25862 ])) 167 {*arm_movsi_insn} (nil))

(insn 412 411 413 57 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:SI 332)
        (and:SI (reg:SI 194 [ D.25862 ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 413 412 414 57 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 332)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 414 413 415 57 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 434)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 57 -> ( 58 60)

;; Succ edge  58 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 57) -> 58
;; Pred edge  57 [50.0%]  (fallthru)
(note 415 414 416 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 416 415 417 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg/v:SI 192 [ mode ])
        (and:SI (reg:SI 195 [ D.25861 ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 417 416 418 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 192 [ mode ])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 418 417 419 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 454)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 58 -> ( 63 59)

;; Succ edge  63 [28.0%] 
;; Succ edge  59 [72.0%]  (fallthru)

;; Start of basic block ( 58) -> 59
;; Pred edge  58 [72.0%]  (fallthru)
(note 419 418 420 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 420 419 421 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 192 [ mode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 421 420 422 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 334)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 422 421 423 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 333)
        (subreg:QI (reg:SI 334) 0)) 178 {*arm_movqi_insn} (nil))

(insn 423 422 424 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg/f:SI 335)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 424 423 425 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 337)
        (mem/c/i:SI (reg/f:SI 335) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 425 424 426 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 336)
        (lshiftrt:SI (reg:SI 337)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 426 425 427 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 338)
        (subreg:QI (reg:SI 336) 0)) 178 {*arm_movqi_insn} (nil))

(insn 427 426 428 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 339)
        (and:SI (subreg:SI (reg:QI 338) 0)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 428 427 429 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 340)
        (subreg:QI (reg:SI 339) 0)) 178 {*arm_movqi_insn} (nil))

(insn 429 428 430 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 341)
        (and:SI (subreg:SI (reg:QI 333) 0)
            (subreg:SI (reg:QI 340) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 430 429 431 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 342)
        (subreg:QI (reg:SI 341) 0)) 178 {*arm_movqi_insn} (nil))

(insn 431 430 432 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 343)
        (zero_extend:SI (reg:QI 342))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 432 431 433 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 343)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 433 432 434 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 454)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 59 -> ( 63 60)

;; Succ edge  63 [50.0%] 
;; Succ edge  60 [50.0%]  (fallthru)

;; Start of basic block ( 57 59) -> 60
;; Pred edge  57 [50.0%] 
;; Pred edge  59 [50.0%]  (fallthru)
(code_label 434 433 435 60 49 "" [1 uses])

(note 435 434 436 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 436 435 437 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (reg:SI 193 [ D.25869 ])
        (and:SI (reg:SI 194 [ D.25862 ])
            (const_int -208 [0xffffffffffffff30]))) 67 {*arm_andsi3_insn} (nil))

(insn 437 436 438 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 193 [ D.25869 ])) 167 {*arm_movsi_insn} (nil))

(insn 438 437 439 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg/f:SI 344)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 439 438 440 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 346)
        (mem/c/i:SI (reg/f:SI 344) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 440 439 441 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 345)
        (and:SI (reg:SI 346)
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 441 440 442 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 442 441 443 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 447)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 60 -> ( 62 61)

;; Succ edge  62 [50.0%] 
;; Succ edge  61 [50.0%]  (fallthru)

;; Start of basic block ( 60) -> 61
;; Pred edge  60 [50.0%]  (fallthru)
(note 443 442 444 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 444 443 447 61 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 191 [ D.25871 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 61 -> ( 64)

;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 60) -> 62
;; Pred edge  60 [50.0%] 
(code_label 447 444 448 62 51 "" [1 uses])

(note 448 447 449 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 449 448 450 62 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (reg:SI 347)
        (ior:SI (reg:SI 193 [ D.25869 ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(insn 450 449 451 62 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 347)) 167 {*arm_movsi_insn} (nil))

(insn 451 450 454 62 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 191 [ D.25871 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 62 -> ( 64)

;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 63
;; Pred edge  58 [28.0%] 
;; Pred edge  59 [50.0%] 
(code_label 454 451 455 63 50 "" [2 uses])

(note 455 454 456 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 456 455 457 63 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:177 (set (reg:SI 191 [ D.25871 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 63 -> ( 64)

;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 63 61 62) -> 64
;; Pred edge  63 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  62 [100.0%]  (fallthru)
(code_label 457 456 458 64 52 "" [0 uses])

(note 458 457 459 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 459 458 460 64 arch/arm/kernel/signal.c:630 (set (reg:SI 348)
        (xor:SI (reg:SI 191 [ D.25871 ])
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn 460 459 461 64 arch/arm/kernel/signal.c:630 (set (reg:SI 349)
        (ior:SI (reg:SI 348)
            (reg/v:SI 148 [ ret ]))) 89 {*arm_iorsi3} (nil))

(insn 461 460 462 64 arch/arm/kernel/signal.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 349)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 462 461 463 64 arch/arm/kernel/signal.c:630 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 469)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 64 -> ( 65 66)

;; Succ edge  65 [50.0%]  (fallthru)
;; Succ edge  66 [50.0%] 

;; Start of basic block ( 64) -> 65
;; Pred edge  64 [50.0%]  (fallthru)
(note 463 462 464 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 464 463 465 65 arch/arm/kernel/signal.c:633 (set (reg:SI 0 r0)
        (reg/v:SI 207 [ signr ])) 167 {*arm_movsi_insn} (nil))

(insn 465 464 466 65 arch/arm/kernel/signal.c:633 (set (reg:SI 1 r1)
        (reg/v/f:SI 147 [ tsk ])) 167 {*arm_movsi_insn} (nil))

(call_insn 466 465 469 65 arch/arm/kernel/signal.c:633 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("force_sigsegv") [flags 0x41] <function_decl 0x10f06780 force_sigsegv>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 65 -> ( 82)

;; Succ edge  82 [100.0%]  (fallthru)

;; Start of basic block ( 64) -> 66
;; Pred edge  64 [50.0%] 
(code_label 469 466 470 66 53 "" [1 uses])

(note 470 469 471 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 471 470 472 66 include/linux/spinlock.h:310 (set (reg:SI 351)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 472 471 473 66 include/linux/spinlock.h:310 (set (reg:SI 352)
        (plus:SI (reg:SI 351)
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn 473 472 474 66 include/linux/spinlock.h:310 (set (reg:SI 350)
        (plus:SI (reg:SI 352)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 351)
            (const_int 1284 [0x504]))
        (nil)))

(insn 474 473 475 66 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg:SI 350)) 167 {*arm_movsi_insn} (nil))

(call_insn 475 474 476 66 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 476 475 477 66 include/linux/signal.h:123 discrim 3 (set (reg:SI 353)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 477 476 478 66 include/linux/signal.h:123 discrim 3 (set (reg:SI 354)
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ka.sa.sa_mask.sig+4 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 478 477 479 66 include/linux/signal.h:123 discrim 3 (set (reg:SI 355)
        (ior:SI (reg:SI 353)
            (reg:SI 354))) 89 {*arm_iorsi3} (nil))

(insn 479 478 480 66 include/linux/signal.h:123 discrim 3 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (reg:SI 355)) 167 {*arm_movsi_insn} (nil))

(insn 480 479 481 66 include/linux/signal.h:123 discrim 2 (set (reg:SI 356)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 481 480 482 66 include/linux/signal.h:123 discrim 2 (set (reg:SI 357)
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ka.sa.sa_mask.sig+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 482 481 483 66 include/linux/signal.h:123 discrim 2 (set (reg:SI 358)
        (ior:SI (reg:SI 356)
            (reg:SI 357))) 89 {*arm_iorsi3} (nil))

(insn 483 482 484 66 include/linux/signal.h:123 discrim 2 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (reg:SI 358)) 167 {*arm_movsi_insn} (nil))

(insn 484 483 485 66 arch/arm/kernel/signal.c:643 (set (reg:SI 360)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 485 484 486 66 arch/arm/kernel/signal.c:643 (set (reg:SI 359)
        (and:SI (reg:SI 360)
            (const_int 1073741824 [0x40000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 486 485 487 66 arch/arm/kernel/signal.c:643 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 359)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 487 486 488 66 arch/arm/kernel/signal.c:643 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 499)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 66 -> ( 67 68)

;; Succ edge  67 [50.0%]  (fallthru)
;; Succ edge  68 [50.0%] 

;; Start of basic block ( 66) -> 67
;; Pred edge  66 [50.0%]  (fallthru)
(note 488 487 489 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 489 488 490 67 include/linux/signal.h:44 (set (reg:SI 197 [ D.25851 ])
        (plus:SI (reg/v:SI 207 [ signr ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 490 489 491 67 include/linux/signal.h:48 (set (reg:SI 196 [ D.25853 ])
        (lshiftrt:SI (reg:SI 197 [ D.25851 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 491 490 492 67 include/linux/signal.h:48 (set (reg:SI 361)
        (plus:SI (reg:SI 196 [ D.25853 ])
            (const_int 236 [0xec]))) 4 {*arm_addsi3} (nil))

(insn 492 491 493 67 include/linux/signal.h:48 (set (reg:SI 362)
        (plus:SI (reg:SI 196 [ D.25853 ])
            (const_int 236 [0xec]))) 4 {*arm_addsi3} (nil))

(insn 493 492 494 67 include/linux/signal.h:48 (set (reg:SI 363)
        (and:SI (reg:SI 197 [ D.25851 ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 494 493 495 67 include/linux/signal.h:48 (set (reg:SI 365)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 495 494 496 67 include/linux/signal.h:48 (set (reg:SI 364)
        (ashift:SI (reg:SI 365)
            (reg:SI 363))) 117 {*arm_shiftsi3} (nil))

(insn 496 495 497 67 include/linux/signal.h:48 (set (reg:SI 366)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 362)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 147 [ tsk ])) [0 <variable>.blocked.sig S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 497 496 498 67 include/linux/signal.h:48 (set (reg:SI 367)
        (ior:SI (reg:SI 366)
            (reg:SI 364))) 89 {*arm_iorsi3} (nil))

(insn 498 497 499 67 include/linux/signal.h:48 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 361)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 147 [ tsk ])) [0 <variable>.blocked.sig S4 A32])
        (reg:SI 367)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 67 -> ( 68)

;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 66 67) -> 68
;; Pred edge  66 [50.0%] 
;; Pred edge  67 [100.0%]  (fallthru)
(code_label 499 498 500 68 54 "" [1 uses])

(note 500 499 501 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(call_insn 501 500 502 68 arch/arm/kernel/signal.c:645 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 502 501 503 68 include/linux/spinlock.h:335 (set (reg:SI 369)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 503 502 504 68 include/linux/spinlock.h:335 (set (reg:SI 370)
        (plus:SI (reg:SI 369)
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn 504 503 505 68 include/linux/spinlock.h:335 (set (reg:SI 368)
        (plus:SI (reg:SI 370)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 369)
            (const_int 1284 [0x504]))
        (nil)))

(insn 505 504 506 68 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg:SI 368)) 167 {*arm_movsi_insn} (nil))

(call_insn 506 505 507 68 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 507 506 508 68 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 508 507 509 68 include/linux/thread_info.h:84 (set (reg:SI 371)
        (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 509 508 510 68 include/linux/thread_info.h:84 (set (reg/f:SI 140 [ D.26039 ])
        (and:SI (reg:SI 371)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 510 509 511 68 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 141 [ D.26034 ])
        (mem/v:SI (reg/f:SI 140 [ D.26039 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 511 510 512 68 arch/arm/kernel/signal.c:737 (set (reg:SI 372)
        (and:SI (reg:SI 141 [ D.26034 ])
            (const_int 1048576 [0x100000]))) 67 {*arm_andsi3_insn} (nil))

(insn 512 511 513 68 arch/arm/kernel/signal.c:737 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 513 512 514 68 arch/arm/kernel/signal.c:737 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 68 -> ( 69 82)

;; Succ edge  69 [29.0%]  (fallthru)
;; Succ edge  82 [71.0%] 

;; Start of basic block ( 68) -> 69
;; Pred edge  68 [29.0%]  (fallthru)
(note 514 513 515 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 515 514 516 69 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 516 515 517 69 include/linux/thread_info.h:69 (set (reg:SI 374)
        (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 517 516 518 69 include/linux/thread_info.h:69 (set (reg:SI 373)
        (and:SI (reg:SI 374)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 518 517 519 69 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(insn 519 518 520 69 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg:SI 373)) 167 {*arm_movsi_insn} (nil))

(call_insn 520 519 523 69 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 69 -> ( 82)

;; Succ edge  82 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 70
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [27.0%] 
(code_label 523 520 524 70 30 ("no_signal") [1 uses])

(note 524 523 525 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 525 524 526 70 arch/arm/kernel/signal.c:744 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 214 [ syscall ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 526 525 527 70 arch/arm/kernel/signal.c:744 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 70 -> ( 71 82)

;; Succ edge  71 [61.0%]  (fallthru)
;; Succ edge  82 [39.0%] 

;; Start of basic block ( 70) -> 71
;; Pred edge  70 [61.0%]  (fallthru)
(note 527 526 528 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 528 527 529 71 arch/arm/kernel/signal.c:750 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 529 528 530 71 arch/arm/kernel/signal.c:750 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 554)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 71 -> ( 72 76)

;; Succ edge  72 [28.0%]  (fallthru)
;; Succ edge  76 [72.0%] 

;; Start of basic block ( 71) -> 72
;; Pred edge  71 [28.0%]  (fallthru)
(note 530 529 531 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 531 530 532 72 arch/arm/kernel/signal.c:751 (set (reg:SI 375)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 532 531 533 72 arch/arm/kernel/signal.c:751 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 375)
            (reg/v:SI 209 [ continue_addr ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 533 532 534 72 arch/arm/kernel/signal.c:751 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 554)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 72 -> ( 73 76)

;; Succ edge  73 [28.0%]  (fallthru)
;; Succ edge  76 [72.0%] 

;; Start of basic block ( 72) -> 73
;; Pred edge  72 [28.0%]  (fallthru)
(note 534 533 535 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 535 534 536 73 arch/arm/kernel/signal.c:752 (set (reg:SI 377)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 536 535 537 73 arch/arm/kernel/signal.c:752 (set (reg:SI 376)
        (and:SI (reg:SI 377)
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 537 536 538 73 arch/arm/kernel/signal.c:752 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 376)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 538 537 539 73 arch/arm/kernel/signal.c:752 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 547)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 73 -> ( 74 75)

;; Succ edge  74 [50.0%]  (fallthru)
;; Succ edge  75 [50.0%] 

;; Start of basic block ( 73) -> 74
;; Pred edge  73 [50.0%]  (fallthru)
(note 539 538 540 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 540 539 541 74 arch/arm/kernel/signal.c:753 (set (reg:SI 378)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 541 540 542 74 arch/arm/kernel/signal.c:753 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg:SI 378)) 167 {*arm_movsi_insn} (nil))

(insn 542 541 543 74 arch/arm/kernel/signal.c:754 (set (reg:SI 379)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 543 542 544 74 arch/arm/kernel/signal.c:754 (set (reg:SI 380)
        (plus:SI (reg:SI 379)
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 544 543 547 74 arch/arm/kernel/signal.c:754 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 380)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 74 -> ( 76)

;; Succ edge  76 [100.0%]  (fallthru)

;; Start of basic block ( 73) -> 75
;; Pred edge  73 [50.0%] 
(code_label 547 544 548 75 56 "" [1 uses])

(note 548 547 549 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(insn 549 548 550 75 arch/arm/kernel/signal.c:757 (set (reg:SI 381)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 550 549 551 75 arch/arm/kernel/signal.c:757 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg:SI 381)) 167 {*arm_movsi_insn} (nil))

(insn 551 550 552 75 arch/arm/kernel/signal.c:758 (set (reg:SI 382)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 552 551 553 75 arch/arm/kernel/signal.c:758 (set (reg:SI 383)
        (plus:SI (reg:SI 382)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 553 552 554 75 arch/arm/kernel/signal.c:758 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 383)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 75 -> ( 76)

;; Succ edge  76 [100.0%]  (fallthru)

;; Start of basic block ( 72 71 75 74) -> 76
;; Pred edge  72 [72.0%] 
;; Pred edge  71 [72.0%] 
;; Pred edge  75 [100.0%]  (fallthru)
;; Pred edge  74 [100.0%]  (fallthru)
(code_label 554 553 555 76 55 "" [2 uses])

(note 555 554 556 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(insn 556 555 557 76 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 138 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 557 556 558 76 include/linux/thread_info.h:84 (set (reg:SI 384)
        (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 558 557 559 76 include/linux/thread_info.h:84 (set (reg/f:SI 136 [ D.26069 ])
        (and:SI (reg:SI 384)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 559 558 560 76 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 137 [ D.26064 ])
        (mem/v:SI (reg/f:SI 136 [ D.26069 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 560 559 561 76 arch/arm/kernel/signal.c:778 (set (reg:SI 385)
        (and:SI (reg:SI 137 [ D.26064 ])
            (const_int 1048576 [0x100000]))) 67 {*arm_andsi3_insn} (nil))

(insn 561 560 562 76 arch/arm/kernel/signal.c:778 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 385)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 562 561 563 76 arch/arm/kernel/signal.c:778 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 76 -> ( 77 82)

;; Succ edge  77 [39.0%]  (fallthru)
;; Succ edge  82 [61.0%] 

;; Start of basic block ( 76) -> 77
;; Pred edge  76 [39.0%]  (fallthru)
(note 563 562 564 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 564 563 565 77 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 565 564 566 77 include/linux/thread_info.h:69 (set (reg:SI 387)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 566 565 567 77 include/linux/thread_info.h:69 (set (reg:SI 386)
        (and:SI (reg:SI 387)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 567 566 568 77 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(insn 568 567 569 77 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg:SI 386)) 167 {*arm_movsi_insn} (nil))

(call_insn 569 568 570 77 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 570 569 571 77 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 571 570 572 77 arch/arm/kernel/signal.c:780 (set (reg:SI 389)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 572 571 573 77 arch/arm/kernel/signal.c:780 (set (reg:SI 388)
        (and:SI (reg:SI 389)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 573 572 574 77 arch/arm/kernel/signal.c:780 (set (reg:SI 391)
        (mem/s/f/j:SI (plus:SI (reg:SI 388)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 574 573 575 77 arch/arm/kernel/signal.c:780 (set (reg:SI 390)
        (plus:SI (reg:SI 391)
            (const_int 960 [0x3c0]))) 4 {*arm_addsi3} (nil))

(insn 575 574 576 77 arch/arm/kernel/signal.c:780 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 576 575 577 77 arch/arm/kernel/signal.c:780 (set (reg:SI 1 r1)
        (reg:SI 390)) 167 {*arm_movsi_insn} (nil))

(insn 577 576 578 77 arch/arm/kernel/signal.c:780 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 578 577 583 77 arch/arm/kernel/signal.c:780 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sigprocmask") [flags 0x41] <function_decl 0x10a8d480 sigprocmask>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 77 -> ( 82)

;; Succ edge  82 [100.0%]  (fallthru)

;; Start of basic block ( 34 35) -> 79
;; Pred edge  34 [50.0%] 
;; Pred edge  35 [50.0%] 
(code_label 583 578 584 79 39 "" [2 uses])

(note 584 583 585 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn 585 584 586 79 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 166 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 586 585 587 79 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 167 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 587 586 588 79 arch/arm/kernel/signal.c:449 (set (reg:SI 393)
        (and:SI (reg:SI 167 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 588 587 589 79 arch/arm/kernel/signal.c:449 (set (reg:SI 392)
        (and:SI (reg:SI 393)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 167 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 589 588 590 79 arch/arm/kernel/signal.c:449 (set (reg/f:SI 394)
        (mem/s/f/j:SI (plus:SI (reg:SI 392)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 590 589 591 79 arch/arm/kernel/signal.c:449 (set (reg:SI 396)
        (and:SI (reg:SI 166 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 591 590 592 79 arch/arm/kernel/signal.c:449 (set (reg:SI 395)
        (and:SI (reg:SI 396)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 166 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 592 591 593 79 arch/arm/kernel/signal.c:449 (set (reg/f:SI 397)
        (mem/s/f/j:SI (plus:SI (reg:SI 395)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 593 592 594 79 arch/arm/kernel/signal.c:449 (set (reg:SI 398)
        (mem/s/j:SI (plus:SI (reg/f:SI 394)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 594 593 595 79 arch/arm/kernel/signal.c:449 (set (reg:SI 399)
        (mem/s/j:SI (plus:SI (reg/f:SI 397)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 595 594 598 79 arch/arm/kernel/signal.c:449 (set (reg/v:SI 158 [ sp ])
        (plus:SI (reg:SI 398)
            (reg:SI 399))) 4 {*arm_addsi3} (nil))
;; End of basic block 79 -> ( 36)

;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 49 50) -> 80
;; Pred edge  49 [50.0%] 
;; Pred edge  50 [50.0%] 
(code_label 598 595 599 80 47 "" [2 uses])

(note 599 598 600 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 600 599 601 80 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 185 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 601 600 602 80 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 186 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 602 601 603 80 arch/arm/kernel/signal.c:449 (set (reg:SI 401)
        (and:SI (reg:SI 186 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 603 602 604 80 arch/arm/kernel/signal.c:449 (set (reg:SI 400)
        (and:SI (reg:SI 401)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 186 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 604 603 605 80 arch/arm/kernel/signal.c:449 (set (reg/f:SI 402)
        (mem/s/f/j:SI (plus:SI (reg:SI 400)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 605 604 606 80 arch/arm/kernel/signal.c:449 (set (reg:SI 404)
        (and:SI (reg:SI 185 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 606 605 607 80 arch/arm/kernel/signal.c:449 (set (reg:SI 403)
        (and:SI (reg:SI 404)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 185 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 607 606 608 80 arch/arm/kernel/signal.c:449 (set (reg/f:SI 405)
        (mem/s/f/j:SI (plus:SI (reg:SI 403)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 608 607 609 80 arch/arm/kernel/signal.c:449 (set (reg:SI 406)
        (mem/s/j:SI (plus:SI (reg/f:SI 402)
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 609 608 610 80 arch/arm/kernel/signal.c:449 (set (reg:SI 407)
        (mem/s/j:SI (plus:SI (reg/f:SI 405)
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 610 609 616 80 arch/arm/kernel/signal.c:449 (set (reg/v:SI 177 [ sp ])
        (plus:SI (reg:SI 406)
            (reg:SI 407))) 4 {*arm_addsi3} (nil))
;; End of basic block 80 -> ( 51)

;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 77 2 65 68 69 70 76) -> 82
;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  2 [39.0%] 
;; Pred edge  65 [100.0%]  (fallthru)
;; Pred edge  68 [71.0%] 
;; Pred edge  69 [100.0%]  (fallthru)
;; Pred edge  70 [39.0%] 
;; Pred edge  76 [61.0%] 
(code_label 616 610 623 82 57 "" [4 uses])

(note 623 616 0 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 82 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function do_notify_resume (do_notify_resume)[0:1453]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Edge 5->7 redirected to 9
Deleting block 7.
deleting block 7
Deleting block 8.
deleting block 8


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/signal.c:787 (set (reg/v/f:SI 134 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:787 (set (reg/v:SI 135 [ thread_flags ])
        (reg:SI 1 r1 [ thread_flags ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/signal.c:787 (set (reg/v:SI 136 [ syscall ])
        (reg:SI 2 r2 [ syscall ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/signal.c:788 (set (reg:SI 137)
        (and:SI (reg/v:SI 135 [ thread_flags ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/signal.c:788 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/kernel/signal.c:788 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [29.0%]  (fallthru)
;; Succ edge  5 [71.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [29.0%]  (fallthru)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 4 arch/arm/kernel/signal.c:789 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 4 arch/arm/kernel/signal.c:789 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ syscall ])) 167 {*arm_movsi_insn} (nil))

(call_insn 14 13 15 4 arch/arm/kernel/signal.c:789 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_signal") [flags 0x3] <function_decl 0x1140ac80 do_signal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [71.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 15 14 16 5 62 "" [1 uses])

(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 5 arch/arm/kernel/signal.c:791 (set (reg:SI 138)
        (and:SI (reg/v:SI 135 [ thread_flags ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 5 arch/arm/kernel/signal.c:791 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 19 18 20 5 arch/arm/kernel/signal.c:791 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 5 -> ( 6 9)

;; Succ edge  6 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [39.0%]  (fallthru)
(note 20 19 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 6 include/linux/thread_info.h:69 (set (reg:SI 140)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 23 22 24 6 include/linux/thread_info.h:69 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 24 23 25 6 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 6 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(call_insn/j 26 25 33 6 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 5) -> 9
;; Pred edge  5 [61.0%] 
(code_label 33 26 36 9 64 "" [1 uses])

(note 36 33 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function restore_sigframe (restore_sigframe)[0:1443]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 136.
Removing jump 143.
Removing jump 178.
Removing jump 211.
merging block 20 into block 19
Merged blocks 19 and 20.
merging block 21 into block 19
Merged blocks 19 and 21.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/signal.c:276 (set (reg/v/f:SI 174 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:276 (set (reg/v/f:SI 175 [ sf ])
        (reg:SI 1 r1 [ sf ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/signal.c:281 (set (reg:SI 176)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 8 7 9 2 arch/arm/kernel/signal.c:281 (set (reg:SI 177)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/signal.c:281 (set (reg:SI 0 r0)
        (reg:SI 176)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/signal.c:281 (set (reg:SI 1 r1)
        (reg:SI 177)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/signal.c:281 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(call_insn 12 11 13 2 arch/arm/kernel/signal.c:281 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x10f3de80 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 13 12 14 2 arch/arm/kernel/signal.c:281 (set (reg:SI 172 [ D.24360 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/signal.c:281 (set (reg/v:SI 170 [ err ])
        (reg:SI 172 [ D.24360 ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/signal.c:282 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 170 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 17 2 arch/arm/kernel/signal.c:282 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [29.0%]  (fallthru)
;; Succ edge  5 [71.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [29.0%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 include/linux/signal.h:191 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 set.sig+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 include/linux/signal.h:191 (set (reg:SI 180)
        (and:SI (reg:SI 178)
            (const_int -262145 [0xfffffffffffbffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 20 19 21 4 include/linux/signal.h:191 (set (reg:SI 179)
        (and:SI (reg:SI 180)
            (const_int -257 [0xfffffffffffffeff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 178)
            (const_int -262401 [0xfffffffffffbfeff]))
        (nil)))

(insn 21 20 22 4 include/linux/signal.h:191 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 set.sig+0 S4 A64])
        (reg:SI 179)) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 152 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 4 include/linux/spinlock.h:310 (set (reg:SI 182)
        (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 24 23 25 4 include/linux/spinlock.h:310 (set (reg:SI 181)
        (and:SI (reg:SI 182)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 152 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 25 24 26 4 include/linux/spinlock.h:310 (set (reg/f:SI 183)
        (mem/s/f/j:SI (plus:SI (reg:SI 181)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 include/linux/spinlock.h:310 (set (reg:SI 185)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 183)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 4 include/linux/spinlock.h:310 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn 28 27 29 4 include/linux/spinlock.h:310 (set (reg:SI 184)
        (plus:SI (reg:SI 186)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 185)
            (const_int 1284 [0x504]))
        (nil)))

(insn 29 28 30 4 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg:SI 184)) 167 {*arm_movsi_insn} (nil))

(call_insn 30 29 31 4 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 31 30 32 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 151 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 4 arch/arm/kernel/signal.c:285 (set (reg:SI 188)
        (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 33 32 34 4 arch/arm/kernel/signal.c:285 (set (reg:SI 187)
        (and:SI (reg:SI 188)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 151 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 34 33 35 4 arch/arm/kernel/signal.c:285 (set (reg/f:SI 189)
        (mem/s/f/j:SI (plus:SI (reg:SI 187)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 4 arch/arm/kernel/signal.c:285 (set (reg:SI 190)
        (plus:SI (reg/f:SI 189)
            (const_int 944 [0x3b0]))) 4 {*arm_addsi3} (nil))

(insn 36 35 37 4 arch/arm/kernel/signal.c:285 (set (reg:SI 191)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 37 36 38 4 arch/arm/kernel/signal.c:285 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg:SI 191) [0 set+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg:SI 191)
                        (const_int 4 [0x4])) [0 set+4 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(insn 38 37 39 4 arch/arm/kernel/signal.c:285 (parallel [
            (set (mem/s/j:SI (reg:SI 190) [0 <variable>.blocked+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/j:SI (plus:SI (reg:SI 190)
                        (const_int 4 [0x4])) [0 <variable>.blocked+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (nil))

(call_insn 39 38 40 4 arch/arm/kernel/signal.c:286 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 40 39 41 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 4 include/linux/spinlock.h:335 (set (reg:SI 193)
        (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 42 41 43 4 include/linux/spinlock.h:335 (set (reg:SI 192)
        (and:SI (reg:SI 193)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 150 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 43 42 44 4 include/linux/spinlock.h:335 (set (reg/f:SI 194)
        (mem/s/f/j:SI (plus:SI (reg:SI 192)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 4 include/linux/spinlock.h:335 (set (reg:SI 196)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 194)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 4 include/linux/spinlock.h:335 (set (reg:SI 197)
        (plus:SI (reg:SI 196)
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn 46 45 47 4 include/linux/spinlock.h:335 (set (reg:SI 195)
        (plus:SI (reg:SI 197)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 196)
            (const_int 1284 [0x504]))
        (nil)))

(insn 47 46 48 4 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg:SI 195)) 167 {*arm_movsi_insn} (nil))

(call_insn 48 47 49 4 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [71.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 49 48 50 5 66 "" [1 uses])

(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 5 arch/arm/kernel/signal.c:290 discrim 4 (set (reg:SI 198)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn 52 51 53 5 arch/arm/kernel/signal.c:290 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 198)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691028))
            (set (reg/v:SI 169 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 198)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691028))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 53 52 54 5 arch/arm/kernel/signal.c:290 discrim 5 (set (mem/s/j:SI (reg/v/f:SI 174 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg/v:SI 169 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 5 arch/arm/kernel/signal.c:291 discrim 4 (set (reg:SI 199)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 36 [0x24]))) 4 {*arm_addsi3} (nil))

(insn 55 54 56 5 arch/arm/kernel/signal.c:291 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691033))
            (set (reg/v:SI 168 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691033))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 56 55 57 5 arch/arm/kernel/signal.c:291 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
        (reg/v:SI 168 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 5 arch/arm/kernel/signal.c:292 discrim 4 (set (reg:SI 200)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 40 [0x28]))) 4 {*arm_addsi3} (nil))

(insn 58 57 59 5 arch/arm/kernel/signal.c:292 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691038))
            (set (reg/v:SI 167 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691038))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 59 58 60 5 arch/arm/kernel/signal.c:292 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (reg/v:SI 167 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 5 arch/arm/kernel/signal.c:293 discrim 4 (set (reg:SI 201)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 44 [0x2c]))) 4 {*arm_addsi3} (nil))

(insn 61 60 62 5 arch/arm/kernel/signal.c:293 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 201)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691043))
            (set (reg/v:SI 166 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 201)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691043))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 62 61 63 5 arch/arm/kernel/signal.c:293 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])
        (reg/v:SI 166 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 5 arch/arm/kernel/signal.c:294 discrim 4 (set (reg:SI 202)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 48 [0x30]))) 4 {*arm_addsi3} (nil))

(insn 64 63 65 5 arch/arm/kernel/signal.c:294 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691048))
            (set (reg/v:SI 165 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691048))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 65 64 66 5 arch/arm/kernel/signal.c:294 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])
        (reg/v:SI 165 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 5 arch/arm/kernel/signal.c:295 discrim 4 (set (reg:SI 203)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 52 [0x34]))) 4 {*arm_addsi3} (nil))

(insn 67 66 68 5 arch/arm/kernel/signal.c:295 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 203)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691053))
            (set (reg/v:SI 164 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 203)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691053))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 68 67 69 5 arch/arm/kernel/signal.c:295 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])
        (reg/v:SI 164 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 5 arch/arm/kernel/signal.c:296 discrim 4 (set (reg:SI 204)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn 70 69 71 5 arch/arm/kernel/signal.c:296 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 204)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691058))
            (set (reg/v:SI 163 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 204)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691058))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 71 70 72 5 arch/arm/kernel/signal.c:296 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])
        (reg/v:SI 163 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 5 arch/arm/kernel/signal.c:297 discrim 4 (set (reg:SI 205)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))

(insn 73 72 74 5 arch/arm/kernel/signal.c:297 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 205)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691063))
            (set (reg/v:SI 162 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 205)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691063))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 74 73 75 5 arch/arm/kernel/signal.c:297 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg/v:SI 162 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 5 arch/arm/kernel/signal.c:298 discrim 4 (set (reg:SI 206)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn 76 75 77 5 arch/arm/kernel/signal.c:298 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 206)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691068))
            (set (reg/v:SI 161 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 206)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691068))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 77 76 78 5 arch/arm/kernel/signal.c:298 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])
        (reg/v:SI 161 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 5 arch/arm/kernel/signal.c:299 discrim 4 (set (reg:SI 207)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 68 [0x44]))) 4 {*arm_addsi3} (nil))

(insn 79 78 80 5 arch/arm/kernel/signal.c:299 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 207)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691073))
            (set (reg/v:SI 160 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 207)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691073))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 80 79 81 5 arch/arm/kernel/signal.c:299 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])
        (reg/v:SI 160 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 5 arch/arm/kernel/signal.c:300 discrim 4 (set (reg:SI 208)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 72 [0x48]))) 4 {*arm_addsi3} (nil))

(insn 82 81 83 5 arch/arm/kernel/signal.c:300 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691078))
            (set (reg/v:SI 159 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691078))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 83 82 84 5 arch/arm/kernel/signal.c:300 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])
        (reg/v:SI 159 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 5 arch/arm/kernel/signal.c:301 discrim 4 (set (reg:SI 209)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 76 [0x4c]))) 4 {*arm_addsi3} (nil))

(insn 85 84 86 5 arch/arm/kernel/signal.c:301 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 209)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691083))
            (set (reg/v:SI 158 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 209)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691083))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 86 85 87 5 arch/arm/kernel/signal.c:301 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])
        (reg/v:SI 158 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 5 arch/arm/kernel/signal.c:302 discrim 4 (set (reg:SI 210)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 88 87 89 5 arch/arm/kernel/signal.c:302 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 210)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691088))
            (set (reg/v:SI 157 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 210)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691088))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 89 88 90 5 arch/arm/kernel/signal.c:302 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])
        (reg/v:SI 157 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 90 89 91 5 arch/arm/kernel/signal.c:303 discrim 4 (set (reg:SI 211)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 84 [0x54]))) 4 {*arm_addsi3} (nil))

(insn 91 90 92 5 arch/arm/kernel/signal.c:303 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 211)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691093))
            (set (reg/v:SI 156 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 211)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691093))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 92 91 93 5 arch/arm/kernel/signal.c:303 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (reg/v:SI 156 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 94 5 arch/arm/kernel/signal.c:304 discrim 4 (set (reg:SI 212)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 88 [0x58]))) 4 {*arm_addsi3} (nil))

(insn 94 93 95 5 arch/arm/kernel/signal.c:304 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691098))
            (set (reg/v:SI 155 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691098))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 95 94 96 5 arch/arm/kernel/signal.c:304 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (reg/v:SI 155 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 5 arch/arm/kernel/signal.c:305 discrim 4 (set (reg:SI 213)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 92 [0x5c]))) 4 {*arm_addsi3} (nil))

(insn 97 96 98 5 arch/arm/kernel/signal.c:305 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 213)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691103))
            (set (reg/v:SI 154 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 213)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691103))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 98 97 99 5 arch/arm/kernel/signal.c:305 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 154 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 5 arch/arm/kernel/signal.c:306 discrim 4 (set (reg:SI 214)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 96 [0x60]))) 4 {*arm_addsi3} (nil))

(insn 100 99 101 5 arch/arm/kernel/signal.c:306 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691108))
            (set (reg/v:SI 153 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691108))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 101 100 102 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (reg:SI 146 [ D.26146 ])
        (and:SI (reg/v:SI 153 [ __gu_val ])
            (const_int -321 [0xfffffffffffffebf]))) 67 {*arm_andsi3_insn} (nil))

(insn 102 101 103 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 146 [ D.26146 ])) 167 {*arm_movsi_insn} (nil))

(insn 103 102 104 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:SI 215)
        (and:SI (reg:SI 146 [ D.26146 ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 104 103 105 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 105 104 106 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 106 105 107 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg/v:SI 148 [ mode ])
        (and:SI (reg/v:SI 153 [ __gu_val ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 108 107 109 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ mode ])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 109 108 110 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 6 -> ( 11 7)

;; Succ edge  11 [28.0%] 
;; Succ edge  7 [72.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [72.0%]  (fallthru)
(note 110 109 111 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ mode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 112 111 113 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 217)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 113 112 114 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 216)
        (subreg:QI (reg:SI 217) 0)) 178 {*arm_movqi_insn} (nil))

(insn 114 113 115 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg/f:SI 218)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 115 114 116 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 220)
        (mem/c/i:SI (reg/f:SI 218) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 219)
        (lshiftrt:SI (reg:SI 220)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 117 116 118 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 221)
        (subreg:QI (reg:SI 219) 0)) 178 {*arm_movqi_insn} (nil))

(insn 118 117 119 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 222)
        (and:SI (subreg:SI (reg:QI 221) 0)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 119 118 120 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 223)
        (subreg:QI (reg:SI 222) 0)) 178 {*arm_movqi_insn} (nil))

(insn 120 119 121 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 224)
        (and:SI (subreg:SI (reg:QI 216) 0)
            (subreg:SI (reg:QI 223) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 121 120 122 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 225)
        (subreg:QI (reg:SI 224) 0)) 178 {*arm_movqi_insn} (nil))

(insn 122 121 123 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 226)
        (zero_extend:SI (reg:QI 225))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 123 122 124 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 124 123 125 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 11 8)

;; Succ edge  11 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 5 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  7 [50.0%]  (fallthru)
(code_label 125 124 126 8 67 "" [1 uses])

(note 126 125 127 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (reg:SI 147 [ D.26138 ])
        (and:SI (reg:SI 146 [ D.26146 ])
            (const_int -208 [0xffffffffffffff30]))) 67 {*arm_andsi3_insn} (nil))

(insn 128 127 129 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 147 [ D.26138 ])) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg/f:SI 227)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 229)
        (mem/c/i:SI (reg/f:SI 227) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 228)
        (and:SI (reg:SI 229)
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 132 131 133 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 228)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 133 132 134 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 134 133 135 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 138 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 149 [ D.26136 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 138 135 139 10 69 "" [1 uses])

(note 139 138 140 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (reg:SI 230)
        (ior:SI (reg:SI 147 [ D.26138 ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(insn 141 140 142 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (nil))

(insn 142 141 145 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 149 [ D.26136 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 11
;; Pred edge  6 [28.0%] 
;; Pred edge  7 [50.0%] 
(code_label 145 142 146 11 68 "" [2 uses])

(note 146 145 147 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 148 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:177 (set (reg:SI 149 [ D.26136 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 9 10) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 148 147 149 12 70 "" [0 uses])

(note 149 148 150 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 151 12 arch/arm/kernel/signal.c:308 (set (reg:SI 231)
        (xor:SI (reg:SI 149 [ D.26136 ])
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn 151 150 152 12 arch/arm/kernel/signal.c:308 (set (reg/v:SI 134 [ err.477 ])
        (ior:SI (reg:SI 231)
            (reg/v:SI 170 [ err ]))) 89 {*arm_iorsi3} (nil))

(insn 152 151 153 12 arch/arm/kernel/signal.c:320 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ err.477 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 153 152 154 12 arch/arm/kernel/signal.c:320 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 216)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 12 -> ( 13 19)

;; Succ edge  13 [61.0%]  (fallthru)
;; Succ edge  19 [39.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [61.0%]  (fallthru)
(note 154 153 155 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 156 13 arch/arm/kernel/signal.c:310 (set (reg/v/f:SI 171 [ aux ])
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 232 [0xe8]))) 4 {*arm_addsi3} (nil))

(insn 156 155 157 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 145 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 158 13 arch/arm/kernel/signal.c:222 discrim 4 (set (reg:SI 232)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 158 157 159 13 arch/arm/kernel/signal.c:222 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v/f:SI 171 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 232)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691113))
            (set (reg/v:SI 139 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v/f:SI 171 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 232)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691113))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 159 158 160 13 arch/arm/kernel/signal.c:223 discrim 4 (set (reg:SI 233)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 160 159 161 13 arch/arm/kernel/signal.c:223 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 233)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691118))
            (set (reg/v:SI 140 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 233)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691118))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 161 160 162 13 arch/arm/kernel/signal.c:225 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 162 161 163 13 arch/arm/kernel/signal.c:225 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 18 14)

;; Succ edge  18 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 163 162 164 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 14 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ __gu_val ])
            (const_int 288 [0x120]))) 219 {*arm_cmpsi_insn} (nil))

(insn 165 164 166 14 arch/arm/kernel/signal.c:227 (set (reg:SI 235)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 166 165 167 14 arch/arm/kernel/signal.c:227 (set (reg:QI 234)
        (subreg:QI (reg:SI 235) 0)) 178 {*arm_movqi_insn} (nil))

(insn 167 166 168 14 arch/arm/kernel/signal.c:227 (set (reg:SI 237)
        (const_int 1447448577 [0x56465001])) 167 {*arm_movsi_insn} (nil))

(insn 168 167 169 14 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ __gu_val ])
            (reg:SI 237))) 219 {*arm_cmpsi_insn} (nil))

(insn 169 168 170 14 arch/arm/kernel/signal.c:227 (set (reg:SI 238)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 170 169 171 14 arch/arm/kernel/signal.c:227 (set (reg:QI 236)
        (subreg:QI (reg:SI 238) 0)) 178 {*arm_movqi_insn} (nil))

(insn 171 170 172 14 arch/arm/kernel/signal.c:227 (set (reg:SI 239)
        (ior:SI (subreg:SI (reg:QI 234) 0)
            (subreg:SI (reg:QI 236) 0))) 89 {*arm_iorsi3} (nil))

(insn 172 171 173 14 arch/arm/kernel/signal.c:227 (set (reg:QI 240)
        (subreg:QI (reg:SI 239) 0)) 178 {*arm_movqi_insn} (nil))

(insn 173 172 174 14 arch/arm/kernel/signal.c:227 (set (reg:SI 241)
        (zero_extend:SI (reg:QI 240))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 174 173 175 14 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 241)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 175 174 176 14 arch/arm/kernel/signal.c:227 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 180)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [71.0%]  (fallthru)
;; Succ edge  16 [29.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [71.0%]  (fallthru)
(note 176 175 177 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 180 15 arch/arm/kernel/signal.c:228 (set (reg/v:SI 134 [ err.477 ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 16
;; Pred edge  14 [29.0%] 
(code_label 180 177 181 16 73 "" [1 uses])

(note 181 180 182 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 242)
        (and:SI (reg:SI 145 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 183 182 184 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 136 [ thread ])
        (and:SI (reg:SI 242)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 145 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 184 183 185 16 arch/arm/kernel/signal.c:234 (set (reg:SI 243)
        (plus:SI (reg/v/f:SI 136 [ thread ])
            (const_int 432 [0x1b0]))) 4 {*arm_addsi3} (nil))

(insn 185 184 186 16 arch/arm/kernel/signal.c:234 (set (reg:SI 244)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 186 185 187 16 arch/arm/kernel/signal.c:234 (set (reg:SI 0 r0)
        (reg:SI 243)) 167 {*arm_movsi_insn} (nil))

(insn 187 186 188 16 arch/arm/kernel/signal.c:234 (set (reg:SI 1 r1)
        (reg:SI 244)) 167 {*arm_movsi_insn} (nil))

(insn 188 187 189 16 arch/arm/kernel/signal.c:234 (set (reg:SI 2 r2)
        (const_int 256 [0x100])) 167 {*arm_movsi_insn} (nil))

(call_insn 189 188 190 16 arch/arm/kernel/signal.c:234 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x10f3de80 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 190 189 191 16 arch/arm/kernel/signal.c:234 (set (reg:SI 135 [ D.26174 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 191 190 192 16 arch/arm/kernel/signal.c:234 (set (reg/v:SI 133 [ err.480 ])
        (reg:SI 135 [ D.26174 ])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 16 arch/arm/kernel/signal.c:239 discrim 4 (set (reg:SI 245)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 264 [0x108]))) 4 {*arm_addsi3} (nil))

(insn 193 192 194 16 arch/arm/kernel/signal.c:239 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 245)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691123))
            (set (reg/v:SI 141 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 245)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691123))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 194 193 195 16 arch/arm/kernel/signal.c:239 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])
        (reg/v:SI 141 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 16 arch/arm/kernel/signal.c:244 discrim 4 (set (reg:SI 246)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 272 [0x110]))) 4 {*arm_addsi3} (nil))

(insn 196 195 197 16 arch/arm/kernel/signal.c:244 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 246)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691128))
            (set (reg/v:SI 142 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 246)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691128))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 197 196 198 16 arch/arm/kernel/signal.c:246 (set (reg/v:SI 137 [ fpexc ])
        (ior:SI (reg/v:SI 142 [ __gu_val ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))

(insn 198 197 199 16 arch/arm/kernel/signal.c:249 (set (reg:SI 247)
        (and:SI (reg/v:SI 137 [ fpexc ])
            (const_int 1879048191 [0x6fffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 199 198 200 16 arch/arm/kernel/signal.c:249 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])
        (reg:SI 247)) 167 {*arm_movsi_insn} (nil))

(insn 200 199 201 16 arch/arm/kernel/signal.c:251 discrim 4 (set (reg:SI 248)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 276 [0x114]))) 4 {*arm_addsi3} (nil))

(insn 201 200 202 16 arch/arm/kernel/signal.c:251 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 248)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691133))
            (set (reg/v:SI 143 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 248)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691133))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 202 201 203 16 arch/arm/kernel/signal.c:251 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])
        (reg/v:SI 143 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 203 202 204 16 arch/arm/kernel/signal.c:252 discrim 4 (set (reg:SI 249)
        (plus:SI (reg/v/f:SI 171 [ aux ])
            (const_int 280 [0x118]))) 4 {*arm_addsi3} (nil))

(insn 204 203 205 16 arch/arm/kernel/signal.c:252 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 249)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691138))
            (set (reg/v:SI 144 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 249)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691138))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 205 204 206 16 arch/arm/kernel/signal.c:252 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 700 [0x2bc])) [0 <variable>.vfpstate.hard.fpinst2+0 S4 A32])
        (reg/v:SI 144 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 206 205 207 16 arch/arm/kernel/signal.c:254 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ err.480 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 207 206 208 16 arch/arm/kernel/signal.c:254 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 16 -> ( 17 18)

;; Succ edge  17 [29.0%]  (fallthru)
;; Succ edge  18 [71.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [29.0%]  (fallthru)
(note 208 207 209 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 209 208 210 17 arch/arm/kernel/signal.c:255 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ thread ])) 167 {*arm_movsi_insn} (nil))

(call_insn 210 209 213 17 arch/arm/kernel/signal.c:255 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_flush_hwstate") [flags 0x41] <function_decl 0x10b07700 vfp_flush_hwstate>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 13 16) -> 18
;; Pred edge  13 [50.0%] 
;; Pred edge  16 [71.0%] 
(code_label 213 210 214 18 72 "" [2 uses])

(note 214 213 215 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 18 arch/arm/kernel/signal.c:226 (set (reg/v:SI 134 [ err.477 ])
        (const_int -14 [0xfffffffffffffff2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 12 15 18 17) -> 19
;; Pred edge  12 [39.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 216 215 217 19 71 "" [1 uses])

(note 217 216 218 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 222 19 arch/arm/kernel/signal.c:325 (set (reg:SI 173 [ <result> ])
        (reg/v:SI 134 [ err.477 ])) 167 {*arm_movsi_insn} (nil))

(insn 222 218 228 19 arch/arm/kernel/signal.c:325 (set (reg/i:SI 0 r0)
        (reg:SI 173 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 228 222 0 19 arch/arm/kernel/signal.c:325 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 19 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function sys_rt_sigreturn (sys_rt_sigreturn)[0:1445]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 43.
merging block 10 into block 9
Merged blocks 9 and 10.
merging block 11 into block 9
Merged blocks 9 and 11.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/signal.c:358 (set (reg/v/f:SI 144 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/signal.c:362 (set (reg:SI 146)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/signal.c:362 (set (reg:SI 145)
        (and:SI (reg:SI 146)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/signal.c:362 (set (reg/f:SI 147)
        (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/signal.c:362 (set (mem/s/f/j:SI (plus:SI (reg:SI 145)
                (const_int 712 [0x2c8])) [0 <variable>.restart_block.fn+0 S4 A64])
        (reg/f:SI 147)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/signal.c:369 (set (reg:SI 142 [ D.24470 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/signal.c:369 (set (reg:SI 148)
        (and:SI (reg:SI 142 [ D.24470 ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/signal.c:369 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 2 arch/arm/kernel/signal.c:369 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 2 -> ( 8 4)

;; Succ edge  8 [29.0%] 
;; Succ edge  4 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [71.0%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/signal.c:372 (set (reg/v/f:SI 138 [ frame ])
        (reg:SI 142 [ D.24470 ])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 4 arch/arm/kernel/signal.c:374 (set (reg:SI 150)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/signal.c:374 (set (reg:SI 149)
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 20 19 21 4 arch/arm/kernel/signal.c:374 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg:SI 149)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 4 arch/arm/kernel/signal.c:374 (parallel [
            (set (reg/v:SI 137 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 151)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8636693))
            (set (reg/v:SI 136 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 151)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8636693))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 22 21 23 4 arch/arm/kernel/signal.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 23 22 24 4 arch/arm/kernel/signal.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 4 -> ( 8 5)

;; Succ edge  8 [71.0%] 
;; Succ edge  5 [29.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [29.0%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/signal.c:377 (set (reg:SI 152)
        (plus:SI (reg/v/f:SI 138 [ frame ])
            (const_int 128 [0x80]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 5 arch/arm/kernel/signal.c:377 (set (reg:SI 0 r0)
        (reg/v/f:SI 144 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/signal.c:377 (set (reg:SI 1 r1)
        (reg:SI 152)) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 29 5 arch/arm/kernel/signal.c:377 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("restore_sigframe") [flags 0x3] <function_decl 0x1140a380 restore_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 30 5 arch/arm/kernel/signal.c:377 (set (reg:SI 141 [ D.24476 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 arch/arm/kernel/signal.c:377 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.24476 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 32 5 arch/arm/kernel/signal.c:377 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 5 -> ( 8 6)

;; Succ edge  8 [71.0%] 
;; Succ edge  6 [29.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [29.0%]  (fallthru)
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 6 arch/arm/kernel/signal.c:380 (set (reg:SI 153)
        (plus:SI (reg/v/f:SI 138 [ frame ])
            (const_int 136 [0x88]))) 4 {*arm_addsi3} (nil))

(insn 34 33 35 6 arch/arm/kernel/signal.c:380 (set (reg:SI 0 r0)
        (reg:SI 153)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 6 arch/arm/kernel/signal.c:380 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 6 arch/arm/kernel/signal.c:380 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 37 36 38 6 arch/arm/kernel/signal.c:380 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_sigaltstack") [flags 0x41] <function_decl 0x10f0e000 do_sigaltstack>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 38 37 39 6 arch/arm/kernel/signal.c:380 (set (reg:SI 140 [ D.24479 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 6 arch/arm/kernel/signal.c:380 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.24479 ])
            (const_int -14 [0xfffffffffffffff2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 6 arch/arm/kernel/signal.c:380 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3782 [0xec6])
        (nil)))
;; End of basic block 6 -> ( 8 7)

;; Succ edge  8 [37.8%] 
;; Succ edge  7 [62.2%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [62.2%]  (fallthru)
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 45 7 arch/arm/kernel/signal.c:383 (set (reg:SI 139 [ D.24481 ])
        (mem/s/j:SI (reg/v/f:SI 144 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4 2 6 5) -> 8
;; Pred edge  4 [71.0%] 
;; Pred edge  2 [29.0%] 
;; Pred edge  6 [37.8%] 
;; Pred edge  5 [71.0%] 
(code_label 45 42 46 8 78 "" [4 uses])

(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 8 arch/arm/kernel/signal.c:386 (set (reg:SI 155)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 49 48 50 8 arch/arm/kernel/signal.c:386 (set (reg:SI 154)
        (and:SI (reg:SI 155)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 50 49 51 8 arch/arm/kernel/signal.c:386 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 8 arch/arm/kernel/signal.c:386 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg:SI 154)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 52 51 53 8 arch/arm/kernel/signal.c:386 (parallel [
            (call (mem:SI (symbol_ref:SI ("force_sig") [flags 0x41] <function_decl 0x10f06c80 force_sig>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 53 52 54 8 arch/arm/kernel/signal.c:387 (set (reg:SI 139 [ D.24481 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 54 53 55 9 79 "" [0 uses])

(note 55 54 56 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 60 9 arch/arm/kernel/signal.c:388 (set (reg:SI 143 [ <result> ])
        (reg:SI 139 [ D.24481 ])) 167 {*arm_movsi_insn} (nil))

(insn 60 56 66 9 arch/arm/kernel/signal.c:388 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 66 60 0 9 arch/arm/kernel/signal.c:388 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function sys_sigreturn (sys_sigreturn)[0:1444]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 33.
merging block 9 into block 8
Merged blocks 8 and 9.
merging block 10 into block 8
Merged blocks 8 and 10.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/signal.c:328 (set (reg/v/f:SI 143 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/signal.c:332 (set (reg:SI 145)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/signal.c:332 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/signal.c:332 (set (reg/f:SI 146)
        (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/signal.c:332 (set (mem/s/f/j:SI (plus:SI (reg:SI 144)
                (const_int 712 [0x2c8])) [0 <variable>.restart_block.fn+0 S4 A64])
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/signal.c:339 (set (reg:SI 141 [ D.24451 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/signal.c:339 (set (reg:SI 147)
        (and:SI (reg:SI 141 [ D.24451 ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/signal.c:339 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 2 arch/arm/kernel/signal.c:339 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 2 -> ( 7 4)

;; Succ edge  7 [29.0%] 
;; Succ edge  4 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [71.0%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/signal.c:342 (set (reg/v/f:SI 138 [ frame ])
        (reg:SI 141 [ D.24451 ])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 4 arch/arm/kernel/signal.c:344 (set (reg:SI 149)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/signal.c:344 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 20 19 21 4 arch/arm/kernel/signal.c:344 (set (reg:SI 150)
        (mem/s/j:SI (plus:SI (reg:SI 148)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 4 arch/arm/kernel/signal.c:344 (parallel [
            (set (reg/v:SI 137 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8632853))
            (set (reg/v:SI 136 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 138 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 150)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8632853))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 22 21 23 4 arch/arm/kernel/signal.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 23 22 24 4 arch/arm/kernel/signal.c:344 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 4 -> ( 7 5)

;; Succ edge  7 [71.0%] 
;; Succ edge  5 [29.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [29.0%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/signal.c:347 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/signal.c:347 (set (reg:SI 1 r1)
        (reg/v/f:SI 138 [ frame ])) 167 {*arm_movsi_insn} (nil))

(call_insn 27 26 28 5 arch/arm/kernel/signal.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("restore_sigframe") [flags 0x3] <function_decl 0x1140a380 restore_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 5 arch/arm/kernel/signal.c:347 (set (reg:SI 140 [ D.24456 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 arch/arm/kernel/signal.c:347 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.24456 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 5 arch/arm/kernel/signal.c:347 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 5 -> ( 7 6)

;; Succ edge  7 [61.0%] 
;; Succ edge  6 [39.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [39.0%]  (fallthru)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 35 6 arch/arm/kernel/signal.c:350 (set (reg:SI 139 [ D.24458 ])
        (mem/s/j:SI (reg/v/f:SI 143 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 4 2 5) -> 7
;; Pred edge  4 [71.0%] 
;; Pred edge  2 [29.0%] 
;; Pred edge  5 [61.0%] 
(code_label 35 32 36 7 84 "" [3 uses])

(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 7 arch/arm/kernel/signal.c:353 (set (reg:SI 152)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 39 38 40 7 arch/arm/kernel/signal.c:353 (set (reg:SI 151)
        (and:SI (reg:SI 152)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 40 39 41 7 arch/arm/kernel/signal.c:353 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 7 arch/arm/kernel/signal.c:353 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg:SI 151)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 42 41 43 7 arch/arm/kernel/signal.c:353 (parallel [
            (call (mem:SI (symbol_ref:SI ("force_sig") [flags 0x41] <function_decl 0x10f06c80 force_sig>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 43 42 44 7 arch/arm/kernel/signal.c:354 (set (reg:SI 139 [ D.24458 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 44 43 45 8 85 "" [0 uses])

(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 50 8 arch/arm/kernel/signal.c:355 (set (reg:SI 142 [ <result> ])
        (reg:SI 139 [ D.24458 ])) 167 {*arm_movsi_insn} (nil))

(insn 50 46 56 8 arch/arm/kernel/signal.c:355 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 56 50 0 8 arch/arm/kernel/signal.c:355 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function sys_sigaction (sys_sigaction)[0:1440]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 12.
Removing jump 54.
Removing jump 108.
merging block 19 into block 18
Merged blocks 18 and 19.
merging block 20 into block 18
Merged blocks 18 and 20.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/signal.c:85 (set (reg/v:SI 155 [ sig ])
        (reg:SI 0 r0 [ sig ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:85 (set (reg/v/f:SI 156 [ act ])
        (reg:SI 1 r1 [ act ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/signal.c:85 (set (reg/v/f:SI 157 [ oact ])
        (reg:SI 2 r2 [ oact ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/signal.c:89 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 156 [ act ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/signal.c:89 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1910 [0x776])
        (nil)))
;; End of basic block 2 -> ( 5 4)

;; Succ edge  5 [19.1%] 
;; Succ edge  4 [80.9%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [80.9%]  (fallthru)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 14 4 arch/arm/kernel/signal.c:100 discrim 2 (set (reg/f:SI 153 [ iftmp.307 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; Pred edge  2 [19.1%] 
(code_label 14 11 15 5 90 "" [1 uses])

(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 5 arch/arm/kernel/signal.c:91 (set (reg:SI 159)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 5 arch/arm/kernel/signal.c:91 (set (reg:SI 158)
        (and:SI (reg:SI 159)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 19 18 20 5 arch/arm/kernel/signal.c:91 (set (reg:SI 160)
        (mem/s/j:SI (plus:SI (reg:SI 158)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 5 arch/arm/kernel/signal.c:91 (parallel [
            (set (reg/v:SI 150 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int 16 [0x10])
                        (reg:SI 160)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8600470))
            (set (reg/v:SI 149 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int 16 [0x10])
                        (reg:SI 160)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8600470))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 21 20 22 5 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 150 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 5 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 5 -> ( 17 6)

;; Succ edge  17 [96.0%] 
;; Succ edge  6 [4.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [4.0%]  (fallthru)
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 6 arch/arm/kernel/signal.c:92 discrim 4 (set (reg:SI 161)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 6 arch/arm/kernel/signal.c:92 discrim 4 (parallel [
            (set (reg/v:SI 148 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 161)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691146))
            (set (reg/v:SI 147 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 161)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691146))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 26 25 27 6 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ __gu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 6 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 6 -> ( 17 7)

;; Succ edge  17 [96.0%] 
;; Succ edge  7 [4.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [4.0%]  (fallthru)
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/kernel/signal.c:93 discrim 4 (set (reg:SI 162)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 30 29 31 7 arch/arm/kernel/signal.c:93 discrim 4 (set (reg:SI 163)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 7 arch/arm/kernel/signal.c:93 discrim 4 (parallel [
            (set (reg/v:SI 146 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 162)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 163)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691151))
            (set (reg/v:SI 145 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 162)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 163)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691151))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 32 31 33 7 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ __gu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 33 32 34 7 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 7 -> ( 17 8)

;; Succ edge  17 [39.0%] 
;; Succ edge  8 [61.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [61.0%]  (fallthru)
(note 34 33 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 8 arch/arm/kernel/signal.c:95 discrim 4 (set (reg:SI 164)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 36 35 37 8 arch/arm/kernel/signal.c:95 discrim 4 (set (reg:SI 165)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 8 arch/arm/kernel/signal.c:95 discrim 4 (parallel [
            (set (reg/v:SI 144 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 164)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 165)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691156))
            (set (reg/v:SI 143 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 164)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 165)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691156))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 38 37 39 8 arch/arm/kernel/signal.c:92 discrim 5 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 new_ka.sa.sa_handler+0 S4 A32])
        (reg/v:SI 147 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 8 arch/arm/kernel/signal.c:93 discrim 5 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 new_ka.sa.sa_restorer+0 S4 A32])
        (reg/v:SI 145 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 8 arch/arm/kernel/signal.c:95 discrim 5 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 new_ka.sa.sa_flags+0 S4 A32])
        (reg/v:SI 143 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 8 arch/arm/kernel/signal.c:96 discrim 4 (set (reg:SI 166)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 42 41 43 8 arch/arm/kernel/signal.c:96 discrim 4 (set (reg:SI 167)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 8 arch/arm/kernel/signal.c:96 discrim 4 (parallel [
            (set (reg/v:SI 142 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 167)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691161))
            (set (reg/v:SI 141 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 167)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691161))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 44 43 45 8 include/linux/signal.h:201 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 new_ka.sa.sa_mask.sig+0 S4 A32])
        (reg/v:SI 141 [ __gu_val ])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 8 include/linux/signal.h:206 (set (reg:SI 168)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 8 include/linux/signal.h:206 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 new_ka.sa.sa_mask.sig+4 S4 A32])
        (reg:SI 168)) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 8 arch/arm/kernel/signal.c:100 discrim 1 (set (reg/f:SI 153 [ iftmp.307 ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -20 [0xffffffffffffffec]))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 4) -> 9
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 48 47 49 9 91 "" [0 uses])

(note 49 48 50 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 9 arch/arm/kernel/signal.c:100 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 157 [ oact ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 51 50 52 9 arch/arm/kernel/signal.c:100 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 9 -> ( 11 10)

;; Succ edge  11 [85.0%] 
;; Succ edge  10 [15.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [15.0%]  (fallthru)
(note 52 51 53 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 56 10 arch/arm/kernel/signal.c:100 discrim 5 (set (reg/f:SI 152 [ iftmp.308 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [85.0%] 
(code_label 56 53 57 11 93 "" [1 uses])

(note 57 56 58 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 11 arch/arm/kernel/signal.c:100 discrim 4 (set (reg/f:SI 152 [ iftmp.308 ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -40 [0xffffffffffffffd8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 59 58 60 12 94 "" [0 uses])

(note 60 59 61 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 12 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 0 r0)
        (reg/v:SI 155 [ sig ])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 12 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 1 r1)
        (reg/f:SI 153 [ iftmp.307 ])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 12 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 2 r2)
        (reg/f:SI 152 [ iftmp.308 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 64 63 65 12 arch/arm/kernel/signal.c:100 discrim 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_sigaction") [flags 0x41] <function_decl 0x10f06f80 do_sigaction>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 65 64 66 12 arch/arm/kernel/signal.c:100 discrim 6 (set (reg/v:SI 151 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 12 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 67 66 68 12 arch/arm/kernel/signal.c:102 (set (reg:SI 170)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 68 67 69 12 arch/arm/kernel/signal.c:102 (set (reg:QI 169)
        (subreg:QI (reg:SI 170) 0)) 178 {*arm_movqi_insn} (nil))

(insn 69 68 70 12 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 157 [ oact ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 70 69 71 12 arch/arm/kernel/signal.c:102 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 71 70 72 12 arch/arm/kernel/signal.c:102 (set (reg:QI 171)
        (subreg:QI (reg:SI 172) 0)) 178 {*arm_movqi_insn} (nil))

(insn 72 71 73 12 arch/arm/kernel/signal.c:102 (set (reg:SI 173)
        (and:SI (subreg:SI (reg:QI 169) 0)
            (subreg:SI (reg:QI 171) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 73 72 74 12 arch/arm/kernel/signal.c:102 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) 178 {*arm_movqi_insn} (nil))

(insn 74 73 75 12 arch/arm/kernel/signal.c:102 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 75 74 76 12 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 76 75 77 12 arch/arm/kernel/signal.c:102 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 113)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 12 -> ( 13 18)

;; Succ edge  13 [4.0%]  (fallthru)
;; Succ edge  18 [96.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [4.0%]  (fallthru)
(note 77 76 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 13 arch/arm/kernel/signal.c:103 (set (reg:SI 177)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 80 79 81 13 arch/arm/kernel/signal.c:103 (set (reg:SI 176)
        (and:SI (reg:SI 177)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 81 80 82 13 arch/arm/kernel/signal.c:103 (set (reg:SI 178)
        (mem/s/j:SI (plus:SI (reg:SI 176)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 13 arch/arm/kernel/signal.c:103 (parallel [
            (set (reg/v:SI 140 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 157 [ oact ])
                        (const_int 16 [0x10])
                        (reg:SI 178)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8602006))
            (set (reg/v:SI 139 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 157 [ oact ])
                        (const_int 16 [0x10])
                        (reg:SI 178)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8602006))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 83 82 84 13 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 84 83 85 13 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 13 -> ( 17 14)

;; Succ edge  17 [96.0%] 
;; Succ edge  14 [4.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [4.0%]  (fallthru)
(note 85 84 86 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 14 arch/arm/kernel/signal.c:104 discrim 4 (set (reg/f:SI 179)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 old_ka.sa.sa_handler+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 14 arch/arm/kernel/signal.c:104 discrim 4 (set (reg:SI 180)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 14 arch/arm/kernel/signal.c:104 discrim 4 (parallel [
            (set (reg/v:SI 138 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 179)
                        (reg/v/f:SI 157 [ oact ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 180)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691172))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 89 88 90 14 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ __pu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 90 89 91 14 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 14 -> ( 17 15)

;; Succ edge  17 [96.0%] 
;; Succ edge  15 [4.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [4.0%]  (fallthru)
(note 91 90 92 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 15 arch/arm/kernel/signal.c:105 discrim 4 (set (reg/f:SI 181)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 old_ka.sa.sa_restorer+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 94 15 arch/arm/kernel/signal.c:105 discrim 4 (set (reg:SI 182)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 94 93 95 15 arch/arm/kernel/signal.c:105 discrim 4 (set (reg:SI 183)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 15 arch/arm/kernel/signal.c:105 discrim 4 (parallel [
            (set (reg/v:SI 137 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 181)
                        (reg:SI 182)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 183)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691178))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 96 95 97 15 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ __pu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 97 96 98 15 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 15 -> ( 17 16)

;; Succ edge  17 [39.0%] 
;; Succ edge  16 [61.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [61.0%]  (fallthru)
(note 98 97 99 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 16 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 184)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -36 [0xffffffffffffffdc])) [0 old_ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 16 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 185)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 101 100 102 16 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 186)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 16 arch/arm/kernel/signal.c:107 discrim 4 (parallel [
            (set (reg/v:SI 136 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 184)
                        (reg:SI 185)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 186)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691184))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 103 102 104 16 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 187)
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 old_ka.sa.sa_mask.sig+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 104 103 105 16 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 188)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 105 104 106 16 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 189)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 16 arch/arm/kernel/signal.c:108 discrim 4 (parallel [
            (set (reg/v:SI 135 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 187)
                        (reg:SI 188)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 189)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691190))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 107 106 110 16 arch/arm/kernel/signal.c:108 discrim 4 (set (reg/v:SI 151 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 6 14 15 5 7 13) -> 17
;; Pred edge  6 [96.0%] 
;; Pred edge  14 [96.0%] 
;; Pred edge  15 [39.0%] 
;; Pred edge  5 [96.0%] 
;; Pred edge  7 [39.0%] 
;; Pred edge  13 [96.0%] 
(code_label 110 107 111 17 92 "" [6 uses])

(note 111 110 112 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 17 arch/arm/kernel/signal.c:94 (set (reg/v:SI 151 [ ret ])
        (const_int -14 [0xfffffffffffffff2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17 16 12) -> 18
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  12 [96.0%] 
(code_label 113 112 114 18 95 "" [1 uses])

(note 114 113 115 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 119 18 arch/arm/kernel/signal.c:112 (set (reg:SI 154 [ <result> ])
        (reg/v:SI 151 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 119 115 125 18 arch/arm/kernel/signal.c:112 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 125 119 0 18 arch/arm/kernel/signal.c:112 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 18 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function sys_sigsuspend (sys_sigsuspend)[0:1439]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 4 into block 2
Merged blocks 2 and 4.
merging block 5 into block 2
Merged blocks 2 and 5.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/signal.c:68 (set (reg/v:SI 144 [ restart ])
        (reg:SI 0 r0 [ restart ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/signal.c:68 (set (reg/v:SI 145 [ oldmask ])
        (reg:SI 1 r1 [ oldmask ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/signal.c:68 (set (reg/v:SI 146 [ mask ])
        (reg:SI 2 r2 [ mask ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/linux/spinlock.h:310 (set (reg:SI 148)
        (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 10 9 11 2 include/linux/spinlock.h:310 (set (reg:SI 147)
        (and:SI (reg:SI 148)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 11 10 12 2 include/linux/spinlock.h:310 (set (reg/f:SI 149)
        (mem/s/f/j:SI (plus:SI (reg:SI 147)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 include/linux/spinlock.h:310 (set (reg:SI 151)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 149)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 include/linux/spinlock.h:310 (set (reg:SI 152)
        (plus:SI (reg:SI 151)
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn 14 13 15 2 include/linux/spinlock.h:310 (set (reg:SI 150)
        (plus:SI (reg:SI 152)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 151)
            (const_int 1284 [0x504]))
        (nil)))

(insn 15 14 16 2 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg:SI 150)) 167 {*arm_movsi_insn} (nil))

(call_insn 16 15 17 2 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 17 16 18 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 140 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 154)
        (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 19 18 20 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 153)
        (and:SI (reg:SI 154)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 140 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 20 19 21 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 141 [ D.26262 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 153)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 arch/arm/kernel/signal.c:71 (set (reg:SI 155)
        (plus:SI (reg/f:SI 141 [ D.26262 ])
            (const_int 960 [0x3c0]))) 4 {*arm_addsi3} (nil))

(insn 22 21 23 2 arch/arm/kernel/signal.c:71 (set (reg:SI 156)
        (plus:SI (reg/f:SI 141 [ D.26262 ])
            (const_int 944 [0x3b0]))) 4 {*arm_addsi3} (nil))

(insn 23 22 24 2 arch/arm/kernel/signal.c:71 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/j:SI (reg:SI 156) [0 <variable>.blocked+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/j:SI (plus:SI (reg:SI 156)
                        (const_int 4 [0x4])) [0 <variable>.blocked+4 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(insn 24 23 25 2 arch/arm/kernel/signal.c:71 (parallel [
            (set (mem/s/j:SI (reg:SI 155) [0 <variable>.saved_sigmask+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/j:SI (plus:SI (reg:SI 155)
                        (const_int 4 [0x4])) [0 <variable>.saved_sigmask+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (nil))

(insn 25 24 26 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 138 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 158)
        (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 27 26 28 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 157)
        (and:SI (reg:SI 158)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 28 27 29 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 139 [ D.26268 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 157)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 2 include/linux/signal.h:201 (set (reg:SI 160)
        (and:SI (reg/v:SI 146 [ mask ])
            (const_int -262145 [0xfffffffffffbffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 30 29 31 2 include/linux/signal.h:201 (set (reg:SI 159)
        (and:SI (reg:SI 160)
            (const_int -257 [0xfffffffffffffeff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 146 [ mask ])
            (const_int -262401 [0xfffffffffffbfeff]))
        (nil)))

(insn 31 30 32 2 include/linux/signal.h:201 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.26268 ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (reg:SI 159)) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 include/linux/signal.h:206 (set (reg:SI 161)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 2 include/linux/signal.h:206 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.26268 ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (reg:SI 161)) 167 {*arm_movsi_insn} (nil))

(call_insn 34 33 35 2 arch/arm/kernel/signal.c:73 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 35 34 36 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 137 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 2 include/linux/spinlock.h:335 (set (reg:SI 163)
        (and:SI (reg:SI 137 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 37 36 38 2 include/linux/spinlock.h:335 (set (reg:SI 162)
        (and:SI (reg:SI 163)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 137 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 38 37 39 2 include/linux/spinlock.h:335 (set (reg/f:SI 164)
        (mem/s/f/j:SI (plus:SI (reg:SI 162)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 include/linux/spinlock.h:335 (set (reg:SI 166)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 164)
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 2 include/linux/spinlock.h:335 (set (reg:SI 167)
        (plus:SI (reg:SI 166)
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn 41 40 42 2 include/linux/spinlock.h:335 (set (reg:SI 165)
        (plus:SI (reg:SI 167)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 166)
            (const_int 1284 [0x504]))
        (nil)))

(insn 42 41 43 2 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg:SI 165)) 167 {*arm_movsi_insn} (nil))

(call_insn 43 42 44 2 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 44 43 45 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 169)
        (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 46 45 47 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 168)
        (and:SI (reg:SI 169)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 47 46 48 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 136 [ D.26284 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 168)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 2 arch/arm/kernel/signal.c:76 (set (reg:SI 170)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 arch/arm/kernel/signal.c:76 (set (mem/s/v/j:SI (reg/f:SI 136 [ D.26284 ]) [0 <variable>.state+0 S4 A64])
        (reg:SI 170)) 167 {*arm_movsi_insn} (nil))

(call_insn 50 49 51 2 arch/arm/kernel/signal.c:77 (parallel [
            (call (mem:SI (symbol_ref:SI ("schedule") [flags 0x41] <function_decl 0x10e69680 schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 51 50 52 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 2 include/linux/thread_info.h:64 (set (reg:SI 172)
        (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 53 52 54 2 include/linux/thread_info.h:64 (set (reg:SI 171)
        (and:SI (reg:SI 172)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 54 53 55 2 include/linux/thread_info.h:64 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 2 include/linux/thread_info.h:64 (set (reg:SI 1 r1)
        (reg:SI 171)) 167 {*arm_movsi_insn} (nil))

(call_insn 56 55 57 2 include/linux/thread_info.h:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109cee80 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 57 56 58 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.92 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 2 include/linux/thread_info.h:64 (set (reg:SI 174)
        (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 59 58 60 2 include/linux/thread_info.h:64 (set (reg:SI 173)
        (and:SI (reg:SI 174)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.92 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 60 59 61 2 include/linux/thread_info.h:64 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 2 include/linux/thread_info.h:64 (set (reg:SI 1 r1)
        (reg:SI 173)) 167 {*arm_movsi_insn} (nil))

(call_insn 62 61 63 2 include/linux/thread_info.h:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109cee80 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 63 62 67 2 arch/arm/kernel/signal.c:80 (set (reg:SI 143 [ <result> ])
        (const_int -514 [0xfffffffffffffdfe])) 167 {*arm_movsi_insn} (nil))

(insn 67 63 73 2 arch/arm/kernel/signal.c:80 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 73 67 0 2 arch/arm/kernel/signal.c:80 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

