----------------------------------------------------------------

.gitignore file for Verilog projects

----------------------------------------------------------------

Ignore compiled simulation executables

These are generated by iverilog -o result ...

result
*.vvp

Ignore large waveform dump files

These are generated by $dumpfile("...")

*.vcd

Ignore any simulation text logs

*.log