# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Mahmood/Documents/GitHub/IMLFQ/32-bit-risc-pipelined-processor/VHDL Code/Execution stage/ExecutionStage.vhd}
