<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>About | TechNotesPark</title>
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <link rel="stylesheet" href="assets/css/style.css">
  <style>
    main {
      max-width: 900px;
      margin: 3rem auto;
      padding: 0 1.5rem;
      line-height: 1.7;
    }
    h1, h2 {
      color: #0f172a;
    }
    h1 {
      margin-bottom: 0.5rem;
    }
    .subtitle {
      font-size: 1.05rem;
      color: #475569;
      margin-bottom: 2rem;
    }
    ul {
      margin-left: 1.2rem;
    }
    table {
      width: 100%;
      border-collapse: collapse;
      margin: 2rem 0;
      font-size: 0.95rem;
    }
    th, td {
      border: 1px solid #e5e7eb;
      padding: 10px 12px;
      text-align: left;
      vertical-align: top;
    }
    th {
      background: #f8fafc;
      font-weight: 600;
    }
    td:nth-child(4),
    th:nth-child(4) {
      background: #f0f7ff;
      font-weight: 500;
    }
    .nav-back {
      display: flex;
      gap: 1.2rem;
      margin-top: 3rem;
    }
    .nav-back a {
  display: inline-block;
  color: #2563eb;
  text-decoration: none;
    }
    
    .nav-back a:hover {
      text-decoration: underline;
    }


  </style>
</head>
<body>

<main>
  <h1>About TechNotesPark</h1>
  <p class="subtitle">
    Semiconductor Physical Verification & Manufacturing Readiness Portfolio
  </p>

  <h2>Overview</h2>
  <p>
    TechNotesPark is a personal technical portfolio covering physical verification,
    EDA sign-off methodologies, and design-to-manufacturing workflows across
    advanced ASIC and foundry programs.
  </p>

  <p>
  In advanced technology nodes (12nm and below),
  my focus extends beyond verification execution
  to <strong>layout architecture and methodology design</strong>.
  This includes defining which layout freedoms must be exposed,
  and more importantly, which must be <em>forbidden</em>
  to ensure manufacturability, yield, and OPC convergence.
  </p>

  <p>
  A key part of this work is the design of
  <strong>PCell architectures</strong> for planar and FinFET technologies,
  where topology, technology rules, and DFM constraints
  are encoded directly into automation flows.
  </p>

  <h2>My Role & Background</h2>
  <p>
    I am a senior semiconductor professional with over 29 years of experience spanning
    physical verification, sign-off ownership, and design-to-manufacturing enablement
    across EMEA and APAC.
  </p>
  <p>
    My work has focused on foundry-facing verification methodologies, including DRC,
    LVS, PERC, RET, and manufacturing readiness at advanced and legacy nodes.
  </p>
  <p>
    I have supported complex ASIC and packaging programs by bridging EDA technology,
    customer design challenges, and business objectives, while leading high-value B2B
    engagements with engineering and executive stakeholders.
  </p>

  <p>
  More recently, my work has emphasized
  <strong>advanced-node layout methodology</strong>,
  particularly the transition from geometry-driven design
  to <strong>constraint- and topology-driven architectures</strong>.
  This shift is essential for scaling layout quality
  across FinFET-based nodes where OPC freedom is limited
  and manufacturing variability is amplified.
  </p>


  <h2>Design Philosophy</h2>
  <blockquote>
    <strong>Design tools create layouts.<br>
    Sign-off tools decide manufacturability.</strong>
  </blockquote>

  <p>
  In advanced nodes, this philosophy extends one step further:
  manufacturability must be designed <em>before</em> sign-off.
  Well-architected PCells and layout automation
  should prevent invalid structures from being created at all,
  rather than relying on downstream fixes.
  </p>

  <h2>Advanced-Node Layout Architecture</h2>

<p>
  Below 14nm, layout challenges are dominated not by rule complexity,
  but by interacting constraints across lithography, process variability,
  and limited OPC correction capability.
</p>

<p>
  My approach to advanced-node layout architecture focuses on:
</p>

<ul>
  <li>Eliminating non-physical degrees of freedom (e.g. continuous width in FinFETs)</li>
  <li>Encoding DFM and OPC constraints directly at the PCell level</li>
  <li>Separating exploration (PCM) from production-ready design rules</li>
  <li>Designing layout automation that scales across teams and technologies</li>
</ul>

<p>
  This architectural perspective complements traditional sign-off expertise
  by shifting risk mitigation earlier in the design flow.
</p>


  <h2>EDA Sign-off Landscape</h2>
  <p>
    The table below summarizes the positioning of major EDA vendors in digital
    implementation and sign-off.
  </p>

  <table>
    <thead>
      <tr>
        <th>Category</th>
        <th>Cadence</th>
        <th>Synopsys</th>
        <th>Siemens (Calibre)</th>
      </tr>
    </thead>
    <tbody>
      <tr>
        <td>Primary Focus</td>
        <td>Integrated digital implementation & sign-off</td>
        <td>Integrated digital implementation & sign-off</td>
        <td>Independent physical verification & manufacturing sign-off</td>
      </tr>
      <tr>
        <td>Core P&amp;R Tool</td>
        <td>Innovus</td>
        <td>ICC2</td>
        <td>Tool-neutral</td>
      </tr>
      <tr>
        <td>DRC / LVS Engine</td>
        <td>Pegasus</td>
        <td>IC Validator</td>
        <td>Calibre nmDRC / nmLVS</td>
      </tr>
      <tr>
        <td>Foundry Certification</td>
        <td>Node-dependent</td>
        <td>Node-dependent</td>
        <td>Universally certified</td>
      </tr>
      <tr>
        <td>Best Fit Use Case</td>
        <td>Fast integrated implementation</td>
        <td>High-performance digital flows</td>
        <td>Manufacturing-ready sign-off</td>
      </tr>
    </tbody>
  </table>

  <div class="nav-back">
    <a href="../index.html">‚Üê Back to Home</a> |
    <a href="../case-studies/index.html">Case Studies</a> 
  </div>
</main>

</body>
</html>
