#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Mar 10 14:28:52 2023
# Process ID: 21128
# Current directory: C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10452 C:\Users\tangx\Desktop\Test_3EG\fake_sensor_0x08B40\project_1\project_1.xpr
# Log file: C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/vivado.log
# Journal file: C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/users/tangx/desktop/test_3eg/i2c_slave/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_i2c_slave_0_0

open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1080.754 ; gain = 0.000
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1'.)
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1'.)
ipx::edit_ip_in_project -upgrade true -name fake_sensor_0x03C10_v1_0_project -directory C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.tmp/fake_sensor_0x03C10_v1_0_project c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tangx/desktop/test_3eg/fake_sensor_0x08b40/project_1/project_1.tmp/fake_sensor_0x03c10_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/rtl/reset_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/rtl/i2c_slave.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'I2C_SLAVE_ADDR' has its value changed from '"0110110"' to '"0010000"'.
INFO: [IP_Flow 19-4821] For module 'fake_sensor_0x08B40', parameter 'DEVICE_ADDR_BIT' is inferred to be bitString format.
WARNING: [IP_Flow 19-4300] HDL parameter 'DEVICE_ADDR_BIT' has its value changed from '0' to '"0"'.
INFO: [IP_Flow 19-4821] For module 'fake_sensor_0x08B40', parameter 'I2C_SLAVE_REG_MODE' is inferred to be bitString format.
WARNING: [IP_Flow 19-4300] HDL parameter 'I2C_SLAVE_REG_MODE' has its value changed from '1' to '"0"'.
INFO: [IP_Flow 19-4821] For module 'fake_sensor_0x08B40', parameter 'I2C_SLAVE_DAT_MODE' is inferred to be bitString format.
WARNING: [IP_Flow 19-4300] HDL parameter 'I2C_SLAVE_DAT_MODE' has its value changed from '0' to '"0"'.
INFO: [IP_Flow 19-4821] For module 'fake_sensor_0x08B40', parameter 'SDA_T_POLARITY' is inferred to be bitString format.
WARNING: [IP_Flow 19-4300] HDL parameter 'SDA_T_POLARITY' has its value changed from '0' to '"0"'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property layout {vertical} [ipgui::get_guiparamspec -name "I2C_SLAVE_REG_MODE" -component [ipx::current_core] ]
set_property value 1 [ipx::get_user_parameters I2C_SLAVE_REG_MODE -of_objects [ipx::current_core]]
set_property value 1 [ipx::get_hdl_parameters I2C_SLAVE_REG_MODE -of_objects [ipx::current_core]]
set_property widget {hexEdit} [ipgui::get_guiparamspec -name "I2C_SLAVE_ADDR" -component [ipx::current_core] ]
set_property layout {vertical} [ipgui::get_guiparamspec -name "I2C_SLAVE_DAT_MODE" -component [ipx::current_core] ]
set_property value 0 [ipx::get_user_parameters I2C_SLAVE_DAT_MODE -of_objects [ipx::current_core]]
set_property value 0 [ipx::get_hdl_parameters I2C_SLAVE_DAT_MODE -of_objects [ipx::current_core]]
set_property widget {hexEdit} [ipgui::get_guiparamspec -name "REG_DEVICE_ADDR" -component [ipx::current_core] ]
set_property layout {vertical} [ipgui::get_guiparamspec -name "SDA_T_POLARITY" -component [ipx::current_core] ]
set_property value 0 [ipx::get_user_parameters SDA_T_POLARITY -of_objects [ipx::current_core]]
set_property value 0 [ipx::get_hdl_parameters SDA_T_POLARITY -of_objects [ipx::current_core]]
set_property layout {vertical} [ipgui::get_guiparamspec -name "DEVICE_ADDR_BIT" -component [ipx::current_core] ]
set_property value 0 [ipx::get_user_parameters DEVICE_ADDR_BIT -of_objects [ipx::current_core]]
set_property value 0 [ipx::get_hdl_parameters DEVICE_ADDR_BIT -of_objects [ipx::current_core]]
set_property layout {vertical} [ipgui::get_guiparamspec -name "I2C_SLAVE_REG_MODE" -component [ipx::current_core] ]
set_property layout {vertical} [ipgui::get_guiparamspec -name "I2C_SLAVE_REG_MODE" -component [ipx::current_core] ]
set_property layout {vertical} [ipgui::get_guiparamspec -name "I2C_SLAVE_REG_MODE" -component [ipx::current_core] ]
set_property layout {vertical} [ipgui::get_guiparamspec -name "DEVICE_ADDR_BIT" -component [ipx::current_core] ]
set_property previous_version_for_upgrade {xilinx.com:user:i2c_slave:1.0 xilinx.com:user:i2c_slave:1.2 xilinx.com:user:i2c_slave:1.3 xilinx.com:user:i2c_slave:1.4 xilinx.com:user:i2c_slave:1.5 xilinx.com:user:fake_sensor_0x03C10:1.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40'
ipx::edit_ip_in_project -upgrade true -name fake_sensor_0x08B40_v1_0_project -directory C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.tmp/fake_sensor_0x08B40_v1_0_project c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tangx/desktop/test_3eg/fake_sensor_0x08b40/project_1/project_1.tmp/fake_sensor_0x08b40_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/rtl/reset_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/rtl/i2c_slave.v:]
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40'
open_bd_design {C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:i2c_slave:1.0 - i2c_slave_0
Successfully read diagram <design_1> from BD file <C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_cells i2c_slave_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fake_sensor_0x08B40:1.0 fake_sensor_0x08B40_0
endgroup
close_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:i2c_slave:1.0 - i2c_slave_0
Successfully read diagram <design_1> from BD file <C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_cells i2c_slave_0]
export_ip_user_files -of_objects  [get_files C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
remove_files  C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
WARNING: [Vivado 12-818] No files matched 'C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x08B40/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 14:37:32 2023...
