<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="ba551b6182b5449388eb910a2b9f7934"/>
    <Option Name="Part" Val="xc7z020clg400-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_repo/axi_full_slave2_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_repo/axi_full_slave1_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_repo/axi_full_slave_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_repo/axi_full_master_1.0"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0.xci"/>
          <Attr Name="ImportTime" Val="1597288795"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_v4_1/hdl/src/vhdl/ipic2axi_s.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_v4_1/hdl/src/vhdl/fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_v4_1/hdl/src/vhdl/axis_fg.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_v4_1/hdl/src/vhdl/axi_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_v4_1/hdl/src/vhdl/axi_read_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_v4_1/hdl/src/vhdl/axi_read_fsm.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_0.veo"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_v4_1/hdl/src/vhdl/axi_write_fsm.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_v4_1/hdl/src/vhdl/axi_fifo_mm_s_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_v4_1/hdl/src/vhdl/axi_write_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="doc/axi_fifo_mm_s_v4_1_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="synth/axi_fifo_mm_s_0.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="sim/axi_fifo_mm_s_0.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_v4_1/hdl/src/vhdl/axi_fifo_mm_s.vhd"/>
        <CompFileExtendedInfo CompFileName="axi_fifo_mm_s_0.xci" FileRelPathName="axi_fifo_mm_s_0.xml"/>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/atg_lite_agent/atg_lite_agent.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_defines.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_addrgen.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_cmdram.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_id_track.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_randgen.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_inferram.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/vhdl/axi_traffic_gen_v2_0_bmg_wrap.vhd"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_regslice.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_slvram_v7.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="atg_lite_agent_mask.mif"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="atg_lite_agent_default_mstram.mif"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_ex_fifo.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_s_w_channel.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="atg_lite_agent_ctrl.mif"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="atg_lite_agent_data.mif"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="atg_lite_agent_addr.mif"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="atg_lite_agent_default_cmdram.mif"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="netlist/default_cmd.coe"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_asynch_rst_ff.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="netlist/default_mst.coe"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="atg_lite_agent_default_prmram.mif"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="netlist/default_prm.coe"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="atg_lite_agent.veo"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="doc/axi_traffic_gen_v2_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="atg_lite_agent_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="synth/atg_lite_agent.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="sim/atg_lite_agent.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_top.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_systeminit_top.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_systeminit_mrdwr.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="hdl/src/verilog/axi_traffic_gen_v2_0_defines.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_streaming_top.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_axis_fifo.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_basic_n_full_top.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_slave_only_top.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_static_top.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_systeminit_dmg.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_s_r_channel.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_static_mrdwr.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_static_cmdgen.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_static_regblk.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_cmdram_wrap.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_m_r_channel.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_m_w_channel.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_paramram_wrap.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_registers.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="axi_traffic_gen_v2_0/hdl/src/verilog/axi_traffic_gen_v2_0_sharedram_wrap.v"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="atg_lite_agent.xml"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/imports/axi_fifo_mm_s_0/ctrl.coe"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/imports/axi_fifo_mm_s_0/mask.coe"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/imports/axi_fifo_mm_s_0/addr.coe"/>
        <CompFileExtendedInfo CompFileName="atg_lite_agent.xci" FileRelPathName="e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/imports/axi_fifo_mm_s_0/data.coe"/>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/axi_fifo_mm_s_0/axi_fifo_mm_s_0/example_design/axi_fifo_mm_s_0_exdes.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0/example_design/axi_fifo_mm_s_0_exdes.vhd"/>
          <Attr Name="ImportTime" Val="1597288859"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/axi_fifo_mm_s_0/addr.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/addr.coe"/>
          <Attr Name="ImportTime" Val="1597288859"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/axi_fifo_mm_s_0/data.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/data.coe"/>
          <Attr Name="ImportTime" Val="1597288859"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/axi_fifo_mm_s_0/mask.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/mask.coe"/>
          <Attr Name="ImportTime" Val="1597288859"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/axi_fifo_mm_s_0/ctrl.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/ctrl.coe"/>
          <Attr Name="ImportTime" Val="1597288859"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="axi_fifo_mm_s_0_exdes"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/example_design/axi_fifo_mm_s_0_exdes.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0/example_design/axi_fifo_mm_s_0_exdes.xdc"/>
          <Attr Name="ImportTime" Val="1597288859"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PSRCDIR/sim_1/imports/simulation/axi_fifo_mm_s_0_tb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0/simulation/axi_fifo_mm_s_0_tb.vhd"/>
          <Attr Name="ImportTime" Val="1597288860"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="axi_fifo_mm_s_0_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
