// Seed: 722753032
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input wor id_2,
    output supply0 id_3,
    output wand id_4,
    input wand id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wire id_8,
    output tri0 id_9,
    input wire id_10,
    output tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    input uwire id_15,
    output supply1 id_16,
    input tri id_17,
    input uwire id_18,
    output wand id_19,
    output wand id_20,
    input tri id_21,
    input tri0 id_22,
    input wire id_23,
    input wor id_24,
    input wor id_25,
    output tri1 id_26,
    input tri0 id_27,
    output supply1 id_28
    , id_30
);
  assign id_16 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    input supply0 id_11
    , id_26,
    input tri0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output tri id_15,
    output tri1 id_16,
    input tri0 id_17,
    output wor id_18,
    output supply0 id_19,
    output wire id_20,
    output wor id_21,
    input supply0 id_22,
    input supply1 id_23,
    input tri id_24
);
  assign id_21 = 1;
  module_0(
      id_2,
      id_18,
      id_5,
      id_21,
      id_8,
      id_2,
      id_24,
      id_22,
      id_15,
      id_0,
      id_10,
      id_18,
      id_9,
      id_6,
      id_20,
      id_2,
      id_19,
      id_11,
      id_6,
      id_15,
      id_20,
      id_12,
      id_23,
      id_1,
      id_1,
      id_14,
      id_18,
      id_1,
      id_16
  );
endmodule
