#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr  4 19:21:28 2024
# Process ID: 42904
# Current directory: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34508 C:\Users\puach\Documents\Y2S2\EE2026\poker_uart\poker_uart.xpr
# Log file: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/vivado.log
# Journal file: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Thu Apr  4 19:22:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 19:23:31 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
archive_project C:/Users/puach/Documents/Y2S2/EE2026/poker_uart040424724.xpr.zip -temp_dir C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/.Xil/Vivado-42904-Fred_Laptop -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/.Xil/Vivado-42904-Fred_Laptop' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/.Xil/Vivado-42904-Fred_Laptop/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/puach/Documents/Y2S2/EE2026/poker_uart040424724.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 19:28:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 19:28:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/game_flow.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/game_flow.v
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/opponent_action.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/opponent_action.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 21:11:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 21:11:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr  4 21:12:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 21:15:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 21:15:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183A75BBCA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 21:22:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 21:22:38 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 21:22:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 21:29:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 21:30:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 21:30:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 21:41:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 21:41:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 21:41:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr  4 21:42:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 21:44:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 21:44:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr  4 22:10:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Apr  4 22:12:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 22:14:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 22:24:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 22:24:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 22:24:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 22:34:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 22:34:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 22:38:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 22:38:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr  4 22:39:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 22:42:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  4 22:48:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Thu Apr  4 22:48:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
archive_project C:/Users/puach/Documents/Y2S2/EE2026/poker_uart0504241200.xpr.zip -temp_dir C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/.Xil/Vivado-42904-Fred_Laptop -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/.Xil/Vivado-42904-Fred_Laptop' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/.Xil/Vivado-42904-Fred_Laptop/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/puach/Documents/Y2S2/EE2026/poker_uart0504241200.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 09:57:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 10:00:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 10:00:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 10:19:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 10:20:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 10:20:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 10:26:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 10:26:34 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 10:26:34 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 10:35:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 10:35:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 10:45:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 10:45:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 11:37:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 11:37:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 11:45:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 11:45:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 11:51:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 11:51:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 12:00:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 12:00:31 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 12:08:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 12:08:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 12:26:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 12:26:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 16:42:58 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 16:42:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 16:51:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 16:51:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 17:05:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 17:05:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 17:13:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 17:13:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 17:32:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 17:32:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 19:15:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 19:15:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 19:36:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 19:36:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 19:44:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 19:44:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 20:03:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 20:03:52 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 20:24:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 20:24:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 20:39:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 20:39:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 20:51:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 20:51:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 21:14:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 21:14:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 21:33:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 21:33:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 21:53:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 21:53:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 22:16:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 22:16:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 22:26:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 22:26:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 22:44:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 22:44:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 22:54:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 22:54:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr  5 23:25:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Fri Apr  5 23:25:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
add_files -norecurse {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isTwoPairChecker.v C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isFOAKChecker.v C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isFlushChecker.v C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isTOAKChecker.v C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isFullHouseChecker.v C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isStraightFlushChecker.v C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isStraightChecker.v C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/hand_value.v C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isPairChecker.v C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/HighCards.v}
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/who_win.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 00:00:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 00:00:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run synth_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
launch_runs synth_1 -jobs 8
[Sat Apr  6 00:14:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Apr  6 00:17:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Apr  6 00:18:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Apr  6 00:21:34 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 00:24:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 00:34:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 00:34:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 00:49:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 00:49:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/move_card.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/move_card.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 00:59:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 00:59:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 01:12:37 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 01:12:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Apr  6 01:26:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Apr  6 01:29:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Apr  6 01:49:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sat Apr  6 01:52:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 01:52:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 01:58:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 02:18:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 02:18:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 02:35:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 02:35:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 02:46:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 02:46:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 02:55:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 02:55:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 10:58:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 10:58:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 11:05:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 11:05:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v
update_compile_order -fileset sources_1
file mkdir C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v w ]
add_files -fileset sim_1 C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'poker_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj poker_uart_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/HighCards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HighCards
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/Oled_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/Oled_Display.v:105]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/Oled_Display.v:107]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/Oled_Display.v:109]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/Oled_Display.v:110]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/Oled_Display.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/anode_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anode_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/blind.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blind
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/card_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card_number
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/card_suit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card_suit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/debounce_explicit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_explicit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/game_flow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_flow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/gameboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gameboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/hand_value.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hand_value
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isFOAKChecker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isFOAKChecker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isFlushChecker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isFlushChecker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isFullHouseChecker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isFullHouseChecker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isPairChecker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isPairChecker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isStraightChecker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isStraightChecker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isStraightFlushChecker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isStraightFlushChecker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isTOAKChecker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isTOAKChecker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/isTwoPairChecker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isTwoPairChecker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/opponent_action.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opponent_action
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/pot_amount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pot_amount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/who_win.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module who_win
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/poker_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poker_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot poker_uart_behav xil_defaultlib.poker_uart xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/game_flow.v:84]
ERROR: [VRFC 10-2063] Module <hand_value> not found while processing module instance <playerHandValueFunction> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/who_win.v:41]
ERROR: [VRFC 10-2063] Module <flexible_clk> not found while processing module instance <clk6p25Hz> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/poker_test.v:210]
ERROR: [VRFC 10-2063] Module <anode_display> not found while processing module instance <money> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/poker_test.v:214]
ERROR: [VRFC 10-2063] Module <Oled_Display> not found while processing module instance <oled> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/poker_test.v:222]
ERROR: [VRFC 10-2063] Module <gameboard> not found while processing module instance <gameplay> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/poker_test.v:254]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1948.484 ; gain = 9.016
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top test_randomcards [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <CircularCounter> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <CombinedLFSR> not found while processing module instance <x> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/CircularCounter.v w ]
add_files -fileset sim_1 C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/CircularCounter.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v:11]
ERROR: [VRFC 10-2063] Module <CombinedLFSR> not found while processing module instance <x> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top seedgen [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/CircularCounter.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/CircularCounter.v
file delete -force C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/CircularCounter.v
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v:11]
ERROR: [VRFC 10-2063] Module <CombinedLFSR> not found while processing module instance <x> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:20]
ERROR: [VRFC 10-2063] Module <numgen> not found while processing module instance <lfsr1> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:33]
ERROR: [VRFC 10-2063] Module <suitgen> not found while processing module instance <lfsr2> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port btn [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:36]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:37]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:38]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net count is not permitted [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port btn [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:36]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:37]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:38]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net count is not permitted [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port btn [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:36]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:37]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:38]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net count is not permitted [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port btn [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:36]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:37]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:38]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/xsim.dir/test_randomcards_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr  6 11:58:18 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1954.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" Line 59
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.516 ; gain = 15.430
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1969.516 ; gain = 15.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port btn [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:36]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:37]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:38]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port btn [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:36]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:37]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:38]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.391 ; gain = 0.000
set_property top poker_uart [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v:10]
ERROR: [VRFC 10-2063] Module <CombinedLFSR> not found while processing module instance <x> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v:10]
ERROR: [VRFC 10-2063] Module <CombinedLFSR> not found while processing module instance <x> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net count is not permitted [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1973.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1974.871 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <flexible_clock> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <numgen> not found while processing module instance <lfsr1> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:33]
ERROR: [VRFC 10-2063] Module <suitgen> not found while processing module instance <lfsr2> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:20]
ERROR: [VRFC 10-2063] Module <numgen> not found while processing module instance <lfsr1> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:33]
ERROR: [VRFC 10-2063] Module <suitgen> not found while processing module instance <lfsr2> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port clk on this module [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:34]
ERROR: [VRFC 10-2063] Module <suitgen> not found while processing module instance <lfsr2> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:37]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:38]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1974.871 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Downloads/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183A75BBCA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
set_property PROGRAM.FILE {C:\Users\puach\Downloads\poker_uart.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:37]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:38]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1974.871 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 15:14:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 15:14:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75BBCA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <flexible_clock> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <numgen> not found while processing module instance <lfsr1> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:33]
ERROR: [VRFC 10-2063] Module <suitgen> not found while processing module instance <lfsr2> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:20]
ERROR: [VRFC 10-2063] Module <numgen> not found while processing module instance <lfsr1> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:33]
ERROR: [VRFC 10-2063] Module <suitgen> not found while processing module instance <lfsr2> [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:37]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:38]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1978.230 ; gain = 3.359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:37]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:38]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.629 ; gain = 0.660
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:39]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:40]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:47]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2186.344 ; gain = 199.707
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:39]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:40]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:47]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2187.785 ; gain = 1.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:39]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port seed [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2188.438 ; gain = 0.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2188.562 ; gain = 0.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:60]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2188.867 ; gain = 0.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:60]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2189.906 ; gain = 0.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2195.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2195.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2195.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2195.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2195.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2195.949 ; gain = 0.465
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2234.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2234.809 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2234.809 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 16:57:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 16:57:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/lose_animation.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/lose_animation.v
update_compile_order -fileset sources_1
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/win_animation.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/win_animation.v
update_compile_order -fileset sources_1
close [ open C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/init_animation.v w ]
add_files C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/init_animation.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 17:08:09 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 17:08:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 17:18:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 17:18:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 17:29:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 17:29:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 17:50:37 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 17:50:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 17:51:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 17:51:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 17:51:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 17:51:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 18:15:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 18:15:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 18:35:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 18:35:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2417.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2417.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2417.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2417.883 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 18:59:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 18:59:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 19:27:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 19:27:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 19:38:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 19:38:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 19:54:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 19:54:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 20:19:38 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 20:19:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 22:46:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 22:46:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 23:00:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 23:00:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2422.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2422.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2422.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2422.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.590 ; gain = 0.805
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.020 ; gain = 0.418
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.090 ; gain = 0.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.121 ; gain = 0.031
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2425.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2425.117 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 23:28:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/synth_1/runme.log
[Sat Apr  6 23:28:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_randomcards' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_randomcards_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CircularCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/CombinedLSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombinedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/flexible_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/numgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/seedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seedgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sources_1/new/suitgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suitgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/sim_1/new/test_randomcards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_randomcards
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2036ccaa04fb428b912c40a9dec65c82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_randomcards_behav xil_defaultlib.test_randomcards xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CircularCounter
Compiling module xil_defaultlib.seedgen
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.numgen
Compiling module xil_defaultlib.suitgen
Compiling module xil_defaultlib.CombinedLFSR
Compiling module xil_defaultlib.test_randomcards
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_randomcards_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_randomcards_behav -key {Behavioral:sim_1:Functional:test_randomcards} -tclbatch {test_randomcards.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_randomcards.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_randomcards_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2429.680 ; gain = 0.516
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 00:13:35 2024...
