# `s6502`
***

These are 'synethic' instructions, as unofficially named by the nesdev Wiki. The code below is largely not my own, however, the aliases and parameters are.


### `sasl` - Signed Arithmetic Shift Left
###### `~7.5c` `7b`
```
.macro sasl
    .local t

    asl
    bcc t
        ora #$40
    t:  and #~$80
    .endmacro
```

Shifts all except `d7` of `a` to the left preserving sign.

### `slsr` - Signed Arithmetic Shift Right
###### `4c` `3b`
```
.macro slsr
    cmp #$80
    ror
    .endmacro
```

Shifts all except `d7` of `a` to the right preserving sign.

### `neg` - Make Negative
###### `~5c` `3b`
```
.macro neg __carry__
    eor #$ff
    .ifblank __carry__
        clc
        __carry__ = 0
    .endif

    .if (__carry__ < 0) .or (__carry__ > 1)
        .fatal "Invalid carry value"
        .endif
    
    adc #(1 - __carry__)
    .endmacro
```

Makes `a` a perfect negative of itself, different to total bitflip. `__carry__` can be passed the enum `set`, `clear` or `unset` to reduce `2c` in carry changes.

### `ccf` - Compliment Carry
###### `6c` `4b`
```
.macro ccf
    rol
    eor #$01
    ror
    .endmacro
```

Flips or 'Compliments' Carry (alias inspired by Z80 spec).

### `iror` - Inner Right Roll
###### `~9c` `4b`
```
.macro iror __reg__
    .ifblank __reg__
        pha
        lsr
        pla
        ror
    .elseif __reg__ = x
        tax
        lsr
        txa
        ror
    .elseif __reg__ = y
        tay
        lsr
        tya
        ror
    .endif
```

This performs an `8` bit roll to the right, unlike normal `ror` this will not roll `d0` into `c` but instead into `d7`. Use `__reg__` with the enums `x` or `y` to avoid using stack if either GPR can safely be corrupted.

### `irol` - Inner Roll Left
###### `4c` `3b`
```
.macro irol
    cmp #$80
    rol
    .endmacro
```

This performs an `8` bit roll to the left, unlike normal `rol` this will not roll `d7` into `c` but instead into `d0`.

### `labs` - Load Accumulator Always Absolute 
###### `4c` `3b`
```
.macro labs __target__
    lda target | $800
.endmacro
```
### `lybs` - Load Y Register Always Absolute 
###### `4c` `3b`
```
.macro lybs __target__
    ldy target | $800
.endmacro
```
### `lxbs` - Load X Register Always Absolute 
###### `4c` `3b`
```
.macro lxbs __target__
    ldx target | $800
.endmacro
```
### `sabs` - Store Accumulator Always Absolute 
###### `4c` `3b`
```
.macro sabs __target__
    sta target | $800
.endmacro
```
### `sybs` - Store Y Register Always Absolute 
###### `4c` `3b`
```
.macro sybs __target__
    sty target | $800
.endmacro
```
### `sxbs` - Store X Register Always Absolute 
###### `4c` `3b`
```
.macro sxbs __target__
    stx target | $800
.endmacro
```
### `labsx` - Load Accumulator Always Absolute, Indexed X
###### `~4.5c` `3b`
```
.macro labsx __target__
    lda target | $800, x
.endmacro
```
### `labsy` - Load Accumulator Always Absolute, Index Y
###### `~4.5c` `3b`
```
.macro labsy __target__
    lda target | $800, y
.endmacro
```
### `lxbsy` - Load X Register Always Absolute, Index Y
###### `~4.5c` `3b`
```
.macro lxbsy __target__
    ldx target | $800, y
.endmacro
```

### `lybsx` - Load Y Register Always Absolute, Index X
###### `~4.5c` `3b`
```
.macro lybsx __target__
    ldy target | $800, x
.endmacro
```

### `sabsx` - Store Accumulator Always Absolute, Index X
###### `5c` `3b`
```
.macro sabsx __target__
    sta target | $800, x
.endmacro
```

### `sabsy` - Store Accumulator Always Absolute, Index Y
###### `5c` `3b`
```
.macro labs __target__
    sta target | $800, y
.endmacro
```
'Always Absolute' instructions do not take longer than typical absolute instructions as the opcode is the same, the only difference is that it abuses mirrors into yielding an 'always' absolute result. This ensure that the assembled address isn't ever zero page.