Analysis & Synthesis report for lcd1602
Wed Aug 29 15:57:04 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |top
 14. Parameter Settings for User Entity Instance: pid_control:PID
 15. Parameter Settings for User Entity Instance: lcd1602:U5
 16. Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_mult:Mult0
 17. Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_mult:Mult1
 18. Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_divide:Div2
 20. Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_mult:Mult1
 22. Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_divide:Mod1
 25. Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_divide:Mod0
 27. Parameter Settings for Inferred Entity Instance: pwm:pwm_left|lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: pwm:pwm_right|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: pid_control:PID|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_divide:Div2
 31. Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_divide:Mod1
 32. Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_divide:Div1
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "lcd1602:U5"
 35. Port Connectivity Checks: "pwm:pwm_right"
 36. Port Connectivity Checks: "pwm:pwm_left"
 37. Port Connectivity Checks: "pid_control:PID"
 38. Port Connectivity Checks: "angle_dale:U3"
 39. Port Connectivity Checks: "uart_rx:module_rx_esp8266"
 40. Port Connectivity Checks: "clk_set:U1"
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 29 15:57:04 2018      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; lcd1602                                    ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,515                                      ;
;     Total combinational functions  ; 2,375                                      ;
;     Dedicated logic registers      ; 423                                        ;
; Total registers                    ; 423                                        ;
; Total pins                         ; 18                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; top                ; lcd1602            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; source/clk_set.v                 ; yes             ; User Verilog HDL File        ; D:/Data/FPGA/fenglibai(UART)/Code/source/clk_set.v                       ;         ;
; source/pwm.v                     ; yes             ; User Verilog HDL File        ; D:/Data/FPGA/fenglibai(UART)/Code/source/pwm.v                           ;         ;
; source/pid_control.v             ; yes             ; User Verilog HDL File        ; D:/Data/FPGA/fenglibai(UART)/Code/source/pid_control.v                   ;         ;
; source/lcd1602.v                 ; yes             ; User Verilog HDL File        ; D:/Data/FPGA/fenglibai(UART)/Code/source/lcd1602.v                       ;         ;
; source/w_dale.v                  ; yes             ; User Verilog HDL File        ; D:/Data/FPGA/fenglibai(UART)/Code/source/w_dale.v                        ;         ;
; source/uart_tx.v                 ; yes             ; User Verilog HDL File        ; D:/Data/FPGA/fenglibai(UART)/Code/source/uart_tx.v                       ;         ;
; source/uart_rx.v                 ; yes             ; User Verilog HDL File        ; D:/Data/FPGA/fenglibai(UART)/Code/source/uart_rx.v                       ;         ;
; source/top.v                     ; yes             ; User Verilog HDL File        ; D:/Data/FPGA/fenglibai(UART)/Code/source/top.v                           ;         ;
; source/angle_dale.v              ; yes             ; User Verilog HDL File        ; D:/Data/FPGA/fenglibai(UART)/Code/source/angle_dale.v                    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_kgh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_kgh.tdf                     ;         ;
; db/add_sub_ogh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_ogh.tdf                     ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/1/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_8jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_8jm.tdf                  ;         ;
; db/sign_div_unsign_0mh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/sign_div_unsign_0mh.tdf             ;         ;
; db/alt_u_div_k7f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_k7f.tdf                   ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_7pc.tdf                     ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_8pc.tdf                     ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_5jm.tdf                  ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/sign_div_unsign_tlh.tdf             ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_e7f.tdf                   ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_lgh.tdf                     ;         ;
; db/lpm_divide_5bm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_5bm.tdf                  ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/sign_div_unsign_qlh.tdf             ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_87f.tdf                   ;         ;
; db/lpm_divide_8bm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_8bm.tdf                  ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_ihm.tdf                  ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/sign_div_unsign_akh.tdf             ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_84f.tdf                   ;         ;
; db/add_sub_afh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/add_sub_afh.tdf                     ;         ;
; db/lpm_divide_o0p.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_divide_o0p.tdf                  ;         ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/abs_divider_jbg.tdf                 ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/alt_u_div_47f.tdf                   ;         ;
; db/lpm_abs_1v9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_abs_1v9.tdf                     ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Data/FPGA/fenglibai(UART)/Code/db/lpm_abs_i0a.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,515       ;
;                                             ;             ;
; Total combinational functions               ; 2375        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 643         ;
;     -- 3 input functions                    ; 678         ;
;     -- <=2 input functions                  ; 1054        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1520        ;
;     -- arithmetic mode                      ; 855         ;
;                                             ;             ;
; Total registers                             ; 423         ;
;     -- Dedicated logic registers            ; 423         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 18          ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 348         ;
; Total fan-out                               ; 7794        ;
; Average fan-out                             ; 2.75        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                              ; 2375 (68)         ; 423 (67)     ; 0           ; 0            ; 0       ; 0         ; 18   ; 0            ; |top                                                                                                                                      ;              ;
;    |angle_dale:U3|                                ; 620 (38)          ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3                                                                                                                        ;              ;
;       |lpm_divide:Div0|                           ; 201 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div0                                                                                                        ;              ;
;          |lpm_divide_5jm:auto_generated|          ; 201 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div0|lpm_divide_5jm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_tlh:divider|         ; 201 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                              ;              ;
;                |alt_u_div_e7f:divider|            ; 201 (201)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                        ;              ;
;       |lpm_divide:Div1|                           ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div1                                                                                                        ;              ;
;          |lpm_divide_ihm:auto_generated|          ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div1|lpm_divide_ihm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_akh:divider|         ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                              ;              ;
;                |alt_u_div_84f:divider|            ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                        ;              ;
;       |lpm_divide:Div2|                           ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div2                                                                                                        ;              ;
;          |lpm_divide_5jm:auto_generated|          ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div2|lpm_divide_5jm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_tlh:divider|         ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                              ;              ;
;                |alt_u_div_e7f:divider|            ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                        ;              ;
;       |lpm_divide:Mod0|                           ; 94 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Mod0                                                                                                        ;              ;
;          |lpm_divide_5bm:auto_generated|          ; 94 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_qlh:divider|         ; 94 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                              ;              ;
;                |alt_u_div_87f:divider|            ; 94 (94)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                        ;              ;
;       |lpm_divide:Mod1|                           ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Mod1                                                                                                        ;              ;
;          |lpm_divide_8bm:auto_generated|          ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Mod1|lpm_divide_8bm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_tlh:divider|         ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider                                              ;              ;
;                |alt_u_div_e7f:divider|            ; 89 (89)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                        ;              ;
;       |lpm_mult:Mult0|                            ; 54 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult0                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 54 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ;              ;
;                |lpm_add_sub:adder[1]|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ;              ;
;                   |add_sub_kgh:auto_generated|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_ogh:auto_generated| ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ;              ;
;       |lpm_mult:Mult1|                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult1                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 25 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult1|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_lgh:auto_generated|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|angle_dale:U3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ;              ;
;    |clk_set:U1|                                   ; 27 (27)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_set:U1                                                                                                                           ;              ;
;    |lcd1602:U5|                                   ; 146 (146)         ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lcd1602:U5                                                                                                                           ;              ;
;    |pid_control:PID|                              ; 407 (157)         ; 117 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pid_control:PID                                                                                                                      ;              ;
;       |lpm_divide:Div0|                           ; 250 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pid_control:PID|lpm_divide:Div0                                                                                                      ;              ;
;          |lpm_divide_o0p:auto_generated|          ; 250 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pid_control:PID|lpm_divide:Div0|lpm_divide_o0p:auto_generated                                                                        ;              ;
;             |abs_divider_jbg:divider|             ; 250 (26)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pid_control:PID|lpm_divide:Div0|lpm_divide_o0p:auto_generated|abs_divider_jbg:divider                                                ;              ;
;                |alt_u_div_47f:divider|            ; 201 (201)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pid_control:PID|lpm_divide:Div0|lpm_divide_o0p:auto_generated|abs_divider_jbg:divider|alt_u_div_47f:divider                          ;              ;
;                |lpm_abs_i0a:my_abs_num|           ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pid_control:PID|lpm_divide:Div0|lpm_divide_o0p:auto_generated|abs_divider_jbg:divider|lpm_abs_i0a:my_abs_num                         ;              ;
;    |pwm:pwm_left|                                 ; 100 (62)          ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left                                                                                                                         ;              ;
;       |lpm_mult:Mult0|                            ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left|lpm_mult:Mult0                                                                                                          ;              ;
;          |multcore:mult_core|                     ; 38 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core                                                                                       ;              ;
;             |mpar_add:padder|                     ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                       ;              ;
;                |lpm_add_sub:adder[0]|             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ;              ;
;                   |add_sub_afh:auto_generated|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated                       ;              ;
;                |lpm_add_sub:adder[1]|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                  ;              ;
;                   |add_sub_afh:auto_generated|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_afh:auto_generated                       ;              ;
;                |mpar_add:sub_par_add|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ;              ;
;                   |lpm_add_sub:adder[0]|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ;              ;
;                      |add_sub_lgh:auto_generated| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated  ;              ;
;    |pwm:pwm_right|                                ; 102 (63)          ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right                                                                                                                        ;              ;
;       |lpm_mult:Mult0|                            ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right|lpm_mult:Mult0                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 39 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_afh:auto_generated|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated                      ;              ;
;                |lpm_add_sub:adder[1]|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ;              ;
;                   |add_sub_afh:auto_generated|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_afh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_lgh:auto_generated| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwm:pwm_right|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated ;              ;
;    |uart_rx:U2|                                   ; 48 (48)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_rx:U2                                                                                                                           ;              ;
;    |uart_rx:module_rx_esp8266|                    ; 48 (48)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_rx:module_rx_esp8266                                                                                                            ;              ;
;    |uart_tx:module_tx_esp8266|                    ; 47 (47)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_tx:module_tx_esp8266                                                                                                            ;              ;
;    |w_dale:U4|                                    ; 762 (40)          ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4                                                                                                                            ;              ;
;       |lpm_divide:Div0|                           ; 199 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div0                                                                                                            ;              ;
;          |lpm_divide_8jm:auto_generated|          ; 199 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                                              ;              ;
;             |sign_div_unsign_0mh:divider|         ; 199 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider                                                  ;              ;
;                |alt_u_div_k7f:divider|            ; 199 (199)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider                            ;              ;
;       |lpm_divide:Div1|                           ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div1                                                                                                            ;              ;
;          |lpm_divide_ihm:auto_generated|          ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div1|lpm_divide_ihm:auto_generated                                                                              ;              ;
;             |sign_div_unsign_akh:divider|         ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                  ;              ;
;                |alt_u_div_84f:divider|            ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                            ;              ;
;       |lpm_divide:Div2|                           ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div2                                                                                                            ;              ;
;          |lpm_divide_5jm:auto_generated|          ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div2|lpm_divide_5jm:auto_generated                                                                              ;              ;
;             |sign_div_unsign_tlh:divider|         ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                  ;              ;
;                |alt_u_div_e7f:divider|            ; 142 (142)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                            ;              ;
;       |lpm_divide:Mod0|                           ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Mod0                                                                                                            ;              ;
;          |lpm_divide_5bm:auto_generated|          ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                              ;              ;
;             |sign_div_unsign_qlh:divider|         ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                  ;              ;
;                |alt_u_div_87f:divider|            ; 127 (127)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                            ;              ;
;       |lpm_divide:Mod1|                           ; 131 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Mod1                                                                                                            ;              ;
;          |lpm_divide_8bm:auto_generated|          ; 131 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Mod1|lpm_divide_8bm:auto_generated                                                                              ;              ;
;             |sign_div_unsign_tlh:divider|         ; 131 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider                                                  ;              ;
;                |alt_u_div_e7f:divider|            ; 131 (131)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                            ;              ;
;       |lpm_mult:Mult0|                            ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult0                                                                                                             ;              ;
;          |multcore:mult_core|                     ; 55 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult0|multcore:mult_core                                                                                          ;              ;
;             |mpar_add:padder|                     ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                          ;              ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                     ;              ;
;                   |add_sub_kgh:auto_generated|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                          ;              ;
;                |lpm_add_sub:adder[1]|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                     ;              ;
;                   |add_sub_kgh:auto_generated|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kgh:auto_generated                          ;              ;
;                |mpar_add:sub_par_add|             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                     ;              ;
;                   |lpm_add_sub:adder[0]|          ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                ;              ;
;                      |add_sub_ogh:auto_generated| ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated     ;              ;
;       |lpm_mult:Mult1|                            ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult1                                                                                                             ;              ;
;          |multcore:mult_core|                     ; 28 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult1|multcore:mult_core                                                                                          ;              ;
;             |mpar_add:padder|                     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                          ;              ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                     ;              ;
;                   |add_sub_ogh:auto_generated|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|w_dale:U4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                          ;              ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; state.00100010 ; state.00100001 ; state.00100000 ; state.00011111 ; state.00011110 ; state.00011101 ; state.00011100 ; state.00011011 ; state.00011010 ; state.00011001 ; state.00011000 ; state.00010111 ; state.00010110 ; state.00010101 ; state.00010100 ; state.00010011 ; state.00010010 ; state.00010001 ; state.00010000 ; state.00001111 ; state.00001110 ; state.00001101 ; state.00001100 ; state.00001011 ; state.00001010 ; state.00001001 ; state.00001000 ; state.00000111 ; state.00000110 ; state.00000101 ; state.00000100 ; state.00000011 ; state.00000010 ; state.00000001 ; state.00000000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; state.00000000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; state.00000001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; state.00000010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; state.00000011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; state.00000100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; state.00000101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00000110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00000111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00001000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00001001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00001010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00001011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00001100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00001101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00001110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00001111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00010000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00010001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00010010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00010011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00010100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00010101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00010110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00010111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00011000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00011001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00011010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00011011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00011100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00011101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00011110 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00011111 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00100000 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00100001 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00100010 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+----------------------------------------+------------------------------------------------+
; Register name                          ; Reason for Removal                             ;
+----------------------------------------+------------------------------------------------+
; lcd1602:U5|state1[7..11]               ; Stuck at GND due to stuck port data_in         ;
; pid_control:PID|ResultOutTmp[0,1]      ; Stuck at GND due to stuck port data_in         ;
; pid_control:PID|ResultOutTmp_l[0,1]    ; Stuck at GND due to stuck port data_in         ;
; datasend_esp8266[7]                    ; Stuck at GND due to stuck port data_in         ;
; pid_control:PID|ResultOutTmp_r[0]      ; Stuck at GND due to stuck port data_in         ;
; pid_control:PID|Angle_Tmp[13]          ; Lost fanout                                    ;
; pid_control:PID|ResultOutTmp_r[1]      ; Stuck at GND due to stuck port data_in         ;
; pid_control:PID|ResultOutTmp_l[14]     ; Merged with pid_control:PID|ResultOutTmp_l[15] ;
; pid_control:PID|ResultOutTmp_l[15]     ; Stuck at GND due to stuck port data_in         ;
; state~4                                ; Lost fanout                                    ;
; state~5                                ; Lost fanout                                    ;
; state~6                                ; Lost fanout                                    ;
; state~7                                ; Lost fanout                                    ;
; state~8                                ; Lost fanout                                    ;
; state~9                                ; Lost fanout                                    ;
; state~10                               ; Lost fanout                                    ;
; state~11                               ; Lost fanout                                    ;
; pwm:pwm_right|counter_duty[0]          ; Merged with lcd1602:U5|cnt[0]                  ;
; pwm:pwm_left|counter_duty[0]           ; Merged with lcd1602:U5|cnt[0]                  ;
; pwm:pwm_right|counter_duty[1]          ; Merged with pwm:pwm_left|counter_duty[1]       ;
; pwm:pwm_right|counter_duty[2]          ; Merged with pwm:pwm_left|counter_duty[2]       ;
; pwm:pwm_right|counter_duty[3]          ; Merged with pwm:pwm_left|counter_duty[3]       ;
; pwm:pwm_right|counter_duty[4]          ; Merged with pwm:pwm_left|counter_duty[4]       ;
; angle_dale:U3|count[3]                 ; Stuck at GND due to stuck port data_in         ;
; w_dale:U4|count[3]                     ; Stuck at GND due to stuck port data_in         ;
; Total Number of Removed Registers = 31 ;                                                ;
+----------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------+
; pid_control:PID|ResultOutTmp[1] ; Stuck at GND              ; pid_control:PID|ResultOutTmp_l[1], pid_control:PID|ResultOutTmp_l[0], ;
;                                 ; due to stuck port data_in ; pid_control:PID|ResultOutTmp_r[0], pid_control:PID|ResultOutTmp_r[1], ;
;                                 ;                           ; pid_control:PID|ResultOutTmp_l[15]                                    ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 423   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 324   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 108   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|cnt[1]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|clk_set:U1|cnt[6]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|pwm:pwm_left|counter_duty[13]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|pwm:pwm_right|counter_duty[10]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|uart_rx:U2|receive                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|uart_tx:module_tx_esp8266|clk_count[0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|uart_rx:module_rx_esp8266|clk_count[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|uart_rx:U2|clk_count[0]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|w_dale:U4|count[0]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|angle_dale:U3|count[0]                 ;
; 65:1               ; 3 bits    ; 129 LEs       ; 51 LEs               ; 78 LEs                 ; Yes        ; |top|lcd1602:U5|lcd_data[6]                 ;
; 65:1               ; 3 bits    ; 129 LEs       ; 60 LEs               ; 69 LEs                 ; Yes        ; |top|lcd1602:U5|lcd_data[2]                 ;
; 257:1              ; 5 bits    ; 855 LEs       ; 40 LEs               ; 815 LEs                ; Yes        ; |top|uart_tx:module_tx_esp8266|clk_count[3] ;
; 257:1              ; 5 bits    ; 855 LEs       ; 40 LEs               ; 815 LEs                ; Yes        ; |top|uart_rx:module_rx_esp8266|clk_count[3] ;
; 257:1              ; 5 bits    ; 855 LEs       ; 40 LEs               ; 815 LEs                ; Yes        ; |top|uart_rx:U2|clk_count[5]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+------------------+---------------------------------+
; Parameter Name ; Value            ; Type                            ;
+----------------+------------------+---------------------------------+
; BPS_9600       ; 0000000101000101 ; Unsigned Binary                 ;
; BPS_115200     ; 0000000000011011 ; Unsigned Binary                 ;
; duty           ; 7000             ; Signed Integer                  ;
; prec           ; 10000            ; Signed Integer                  ;
; freq           ; 500              ; Signed Integer                  ;
+----------------+------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pid_control:PID ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; setAngle       ; 90    ; Signed Integer                      ;
; P              ; 10    ; Signed Integer                      ;
; I              ; 0     ; Signed Integer                      ;
; D              ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd1602:U5 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; Mode_Set       ; 00111000 ; Unsigned Binary             ;
; Cursor_Set     ; 00001100 ; Unsigned Binary             ;
; Address_Set    ; 00000110 ; Unsigned Binary             ;
; Clear_Set      ; 00000001 ; Unsigned Binary             ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_mult:Mult1           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                          ;
; LPM_WIDTHD             ; 7              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 7              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_mult:Mult0       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_mult:Mult1       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 7              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: w_dale:U4|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pwm:pwm_left|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pwm:pwm_right|lpm_mult:Mult0       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pid_control:PID|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_o0p ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: angle_dale:U3|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                       ;
+---------------------------------------+------------------------------+
; Name                                  ; Value                        ;
+---------------------------------------+------------------------------+
; Number of entity instances            ; 6                            ;
; Entity Instance                       ; w_dale:U4|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                           ;
;     -- LPM_WIDTHB                     ; 7                            ;
;     -- LPM_WIDTHP                     ; 23                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; w_dale:U4|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 8                            ;
;     -- LPM_WIDTHB                     ; 11                           ;
;     -- LPM_WIDTHP                     ; 19                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; angle_dale:U3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                           ;
;     -- LPM_WIDTHB                     ; 7                            ;
;     -- LPM_WIDTHP                     ; 23                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; angle_dale:U3|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                            ;
;     -- LPM_WIDTHB                     ; 8                            ;
;     -- LPM_WIDTHP                     ; 16                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; pwm:pwm_left|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 4                            ;
;     -- LPM_WIDTHB                     ; 13                           ;
;     -- LPM_WIDTHP                     ; 17                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; pwm:pwm_right|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                            ;
;     -- LPM_WIDTHB                     ; 13                           ;
;     -- LPM_WIDTHP                     ; 17                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
+---------------------------------------+------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "lcd1602:U5"         ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; data0[4..3]  ; Input ; Info     ; Stuck at VCC ;
; data0[2..0]  ; Input ; Info     ; Stuck at GND ;
; data0[7]     ; Input ; Info     ; Stuck at GND ;
; data0[6]     ; Input ; Info     ; Stuck at VCC ;
; data0[5]     ; Input ; Info     ; Stuck at GND ;
; data1[5..3]  ; Input ; Info     ; Stuck at VCC ;
; data1[7..6]  ; Input ; Info     ; Stuck at GND ;
; data1[2]     ; Input ; Info     ; Stuck at GND ;
; data1[1]     ; Input ; Info     ; Stuck at VCC ;
; data1[0]     ; Input ; Info     ; Stuck at GND ;
; data2[5..4]  ; Input ; Info     ; Stuck at VCC ;
; data2[7..6]  ; Input ; Info     ; Stuck at GND ;
; data3[5..4]  ; Input ; Info     ; Stuck at VCC ;
; data3[7..6]  ; Input ; Info     ; Stuck at GND ;
; data4[5..4]  ; Input ; Info     ; Stuck at VCC ;
; data4[7..6]  ; Input ; Info     ; Stuck at GND ;
; data5[4..3]  ; Input ; Info     ; Stuck at VCC ;
; data5[2..1]  ; Input ; Info     ; Stuck at GND ;
; data5[7]     ; Input ; Info     ; Stuck at GND ;
; data5[6]     ; Input ; Info     ; Stuck at VCC ;
; data5[5]     ; Input ; Info     ; Stuck at GND ;
; data5[0]     ; Input ; Info     ; Stuck at VCC ;
; data6[5..3]  ; Input ; Info     ; Stuck at VCC ;
; data6[7..6]  ; Input ; Info     ; Stuck at GND ;
; data6[2]     ; Input ; Info     ; Stuck at GND ;
; data6[1]     ; Input ; Info     ; Stuck at VCC ;
; data6[0]     ; Input ; Info     ; Stuck at GND ;
; data7[5..4]  ; Input ; Info     ; Stuck at VCC ;
; data7[7..6]  ; Input ; Info     ; Stuck at GND ;
; data8[5..4]  ; Input ; Info     ; Stuck at VCC ;
; data8[7..6]  ; Input ; Info     ; Stuck at GND ;
; data9[5..4]  ; Input ; Info     ; Stuck at VCC ;
; data9[7..6]  ; Input ; Info     ; Stuck at GND ;
; data10[4..3] ; Input ; Info     ; Stuck at VCC ;
; data10[7]    ; Input ; Info     ; Stuck at GND ;
; data10[6]    ; Input ; Info     ; Stuck at VCC ;
; data10[5]    ; Input ; Info     ; Stuck at GND ;
; data10[2]    ; Input ; Info     ; Stuck at GND ;
; data10[1]    ; Input ; Info     ; Stuck at VCC ;
; data10[0]    ; Input ; Info     ; Stuck at GND ;
; data11[5..3] ; Input ; Info     ; Stuck at VCC ;
; data11[7..6] ; Input ; Info     ; Stuck at GND ;
; data11[2]    ; Input ; Info     ; Stuck at GND ;
; data11[1]    ; Input ; Info     ; Stuck at VCC ;
; data11[0]    ; Input ; Info     ; Stuck at GND ;
; data12[5..4] ; Input ; Info     ; Stuck at VCC ;
; data12[7..6] ; Input ; Info     ; Stuck at GND ;
; data13[5..4] ; Input ; Info     ; Stuck at VCC ;
; data13[7..6] ; Input ; Info     ; Stuck at GND ;
; data14[5..4] ; Input ; Info     ; Stuck at VCC ;
; data14[7..6] ; Input ; Info     ; Stuck at GND ;
; data15[7..6] ; Input ; Info     ; Stuck at GND ;
; data15[4..0] ; Input ; Info     ; Stuck at GND ;
; data15[5]    ; Input ; Info     ; Stuck at VCC ;
; data16[4..3] ; Input ; Info     ; Stuck at VCC ;
; data16[2..0] ; Input ; Info     ; Stuck at GND ;
; data16[7]    ; Input ; Info     ; Stuck at GND ;
; data16[6]    ; Input ; Info     ; Stuck at VCC ;
; data16[5]    ; Input ; Info     ; Stuck at GND ;
; data17[5..3] ; Input ; Info     ; Stuck at VCC ;
; data17[7..6] ; Input ; Info     ; Stuck at GND ;
; data17[2]    ; Input ; Info     ; Stuck at GND ;
; data17[1]    ; Input ; Info     ; Stuck at VCC ;
; data17[0]    ; Input ; Info     ; Stuck at GND ;
; data18[5..4] ; Input ; Info     ; Stuck at VCC ;
; data18[7..6] ; Input ; Info     ; Stuck at GND ;
; data19[5..4] ; Input ; Info     ; Stuck at VCC ;
; data19[7..6] ; Input ; Info     ; Stuck at GND ;
; data20[5..4] ; Input ; Info     ; Stuck at VCC ;
; data20[7..6] ; Input ; Info     ; Stuck at GND ;
; data21[4..3] ; Input ; Info     ; Stuck at VCC ;
; data21[2..1] ; Input ; Info     ; Stuck at GND ;
; data21[7]    ; Input ; Info     ; Stuck at GND ;
; data21[6]    ; Input ; Info     ; Stuck at VCC ;
; data21[5]    ; Input ; Info     ; Stuck at GND ;
; data21[0]    ; Input ; Info     ; Stuck at VCC ;
; data22[5..3] ; Input ; Info     ; Stuck at VCC ;
; data22[7..6] ; Input ; Info     ; Stuck at GND ;
; data22[2]    ; Input ; Info     ; Stuck at GND ;
; data22[1]    ; Input ; Info     ; Stuck at VCC ;
; data22[0]    ; Input ; Info     ; Stuck at GND ;
; data23[5..4] ; Input ; Info     ; Stuck at VCC ;
; data23[7..6] ; Input ; Info     ; Stuck at GND ;
; data24[5..4] ; Input ; Info     ; Stuck at VCC ;
; data24[7..6] ; Input ; Info     ; Stuck at GND ;
; data25[5..4] ; Input ; Info     ; Stuck at VCC ;
; data25[7..6] ; Input ; Info     ; Stuck at GND ;
; data26[4..3] ; Input ; Info     ; Stuck at VCC ;
; data26[7]    ; Input ; Info     ; Stuck at GND ;
; data26[6]    ; Input ; Info     ; Stuck at VCC ;
; data26[5]    ; Input ; Info     ; Stuck at GND ;
; data26[2]    ; Input ; Info     ; Stuck at GND ;
; data26[1]    ; Input ; Info     ; Stuck at VCC ;
; data26[0]    ; Input ; Info     ; Stuck at GND ;
; data27[5..3] ; Input ; Info     ; Stuck at VCC ;
; data27[7..6] ; Input ; Info     ; Stuck at GND ;
; data27[2]    ; Input ; Info     ; Stuck at GND ;
; data27[1]    ; Input ; Info     ; Stuck at VCC ;
; data27[0]    ; Input ; Info     ; Stuck at GND ;
; data28[5..4] ; Input ; Info     ; Stuck at VCC ;
; data28[7..6] ; Input ; Info     ; Stuck at GND ;
; data29[5..4] ; Input ; Info     ; Stuck at VCC ;
; data29[7..6] ; Input ; Info     ; Stuck at GND ;
; data30[5..4] ; Input ; Info     ; Stuck at VCC ;
; data30[7..6] ; Input ; Info     ; Stuck at GND ;
; data31[7..6] ; Input ; Info     ; Stuck at GND ;
; data31[4..0] ; Input ; Info     ; Stuck at GND ;
; data31[5]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm:pwm_right"                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PWM_prec         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PWM_prec[10..8]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; PWM_prec[15..14] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_prec[12..11] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_prec[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_prec[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_prec[13]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; PWM_prec[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; PWM_freq         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PWM_freq[8..4]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; PWM_freq[15..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_freq[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_freq[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_freq[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm:pwm_left"                                                                                                                                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PWM_prec         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PWM_prec[10..8]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; PWM_prec[15..14] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_prec[12..11] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_prec[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_prec[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_prec[13]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; PWM_prec[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; PWM_freq         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PWM_freq[8..4]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; PWM_freq[15..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_freq[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_freq[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; PWM_freq[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "pid_control:PID"        ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; CurrentAngle[12] ; Input ; Info     ; Stuck at GND ;
; CurrentGyro[12]  ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "angle_dale:U3"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; angley_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; angley_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_rx:module_rx_esp8266"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rx_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "clk_set:U1"        ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; baud[4..3]  ; Input ; Info     ; Stuck at VCC ;
; baud[1..0]  ; Input ; Info     ; Stuck at VCC ;
; baud[15..5] ; Input ; Info     ; Stuck at GND ;
; baud[2]     ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Aug 29 15:56:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file source/clk_set.v
    Info (12023): Found entity 1: clk_set
Info (12021): Found 1 design units, including 1 entities, in source file source/pwm.v
    Info (12023): Found entity 1: pwm
Info (12021): Found 1 design units, including 1 entities, in source file source/pid_control.v
    Info (12023): Found entity 1: pid_control
Info (12021): Found 1 design units, including 1 entities, in source file source/lcd1602.v
    Info (12023): Found entity 1: lcd1602
Info (12021): Found 1 design units, including 1 entities, in source file source/w_dale.v
    Info (12023): Found entity 1: w_dale
Info (12021): Found 1 design units, including 1 entities, in source file source/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file source/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file source/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file source/angle_dale.v
    Info (12023): Found entity 1: angle_dale
Info (12021): Found 1 design units, including 1 entities, in source file source/esp8266.v
    Info (12023): Found entity 1: esp8266
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "clk_set" for hierarchy "clk_set:U1"
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:U2"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:module_tx_esp8266"
Info (12128): Elaborating entity "angle_dale" for hierarchy "angle_dale:U3"
Warning (10230): Verilog HDL assignment warning at angle_dale.v(111): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at angle_dale.v(112): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at angle_dale.v(113): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at angle_dale.v(114): truncated value with size 32 to match size of target (4)
Warning (10034): Output port "angley_g" at angle_dale.v(11) has no driver
Warning (10034): Output port "angley_s" at angle_dale.v(11) has no driver
Warning (10034): Output port "angley_b" at angle_dale.v(11) has no driver
Warning (10034): Output port "anglez_g" at angle_dale.v(11) has no driver
Warning (10034): Output port "anglez_s" at angle_dale.v(11) has no driver
Warning (10034): Output port "anglez_b" at angle_dale.v(11) has no driver
Info (12128): Elaborating entity "w_dale" for hierarchy "w_dale:U4"
Warning (10230): Verilog HDL assignment warning at w_dale.v(46): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at w_dale.v(111): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at w_dale.v(112): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at w_dale.v(113): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at w_dale.v(114): truncated value with size 32 to match size of target (4)
Warning (10034): Output port "wy_g" at w_dale.v(11) has no driver
Warning (10034): Output port "wy_s" at w_dale.v(11) has no driver
Warning (10034): Output port "wy_b" at w_dale.v(11) has no driver
Warning (10034): Output port "wz_g" at w_dale.v(11) has no driver
Warning (10034): Output port "wz_s" at w_dale.v(11) has no driver
Warning (10034): Output port "wz_b" at w_dale.v(11) has no driver
Info (12128): Elaborating entity "pid_control" for hierarchy "pid_control:PID"
Warning (10230): Verilog HDL assignment warning at pid_control.v(39): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at pid_control.v(40): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at pid_control.v(53): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at pid_control.v(63): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at pid_control.v(67): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at pid_control.v(70): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at pid_control.v(71): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:pwm_left"
Info (12128): Elaborating entity "lcd1602" for hierarchy "lcd1602:U5"
Info (278001): Inferred 17 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "w_dale:U4|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "w_dale:U4|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "w_dale:U4|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "w_dale:U4|Div2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "angle_dale:U3|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "angle_dale:U3|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "angle_dale:U3|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "angle_dale:U3|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "w_dale:U4|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "w_dale:U4|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "w_dale:U4|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pwm:pwm_left|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pwm:pwm_right|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pid_control:PID|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "angle_dale:U3|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "angle_dale:U3|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "angle_dale:U3|Div1"
Info (12130): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "w_dale:U4|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "w_dale:U4|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "w_dale:U4|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "w_dale:U4|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "w_dale:U4|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "w_dale:U4|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh
Info (12131): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "w_dale:U4|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "w_dale:U4|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "w_dale:U4|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "w_dale:U4|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "w_dale:U4|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "w_dale:U4|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "w_dale:U4|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "w_dale:U4|lpm_divide:Div0"
Info (12133): Instantiated megafunction "w_dale:U4|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf
    Info (12023): Found entity 1: lpm_divide_8jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_0mh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf
    Info (12023): Found entity 1: alt_u_div_k7f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "w_dale:U4|lpm_divide:Div2"
Info (12133): Instantiated megafunction "w_dale:U4|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f
Info (12130): Elaborated megafunction instantiation "angle_dale:U3|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "angle_dale:U3|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "angle_dale:U3|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "angle_dale:U3|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "angle_dale:U3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "angle_dale:U3|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "angle_dale:U3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "angle_dale:U3|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh
Info (12131): Elaborated megafunction instantiation "angle_dale:U3|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "angle_dale:U3|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "angle_dale:U3|lpm_divide:Div0"
Info (12133): Instantiated megafunction "angle_dale:U3|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "angle_dale:U3|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "angle_dale:U3|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f
Info (12130): Elaborated megafunction instantiation "w_dale:U4|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "w_dale:U4|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf
    Info (12023): Found entity 1: lpm_divide_8bm
Info (12130): Elaborated megafunction instantiation "w_dale:U4|lpm_divide:Div1"
Info (12133): Instantiated megafunction "w_dale:U4|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f
Info (12130): Elaborated megafunction instantiation "w_dale:U4|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "w_dale:U4|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "pwm:pwm_left|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf
    Info (12023): Found entity 1: add_sub_afh
Info (12131): Elaborated megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "pwm:pwm_left|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "pid_control:PID|lpm_divide:Div0"
Info (12133): Instantiated megafunction "pid_control:PID|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf
    Info (12023): Found entity 1: lpm_divide_o0p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_1v9.tdf
    Info (12023): Found entity 1: lpm_abs_1v9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a
Info (12130): Elaborated megafunction instantiation "angle_dale:U3|lpm_divide:Div2"
Info (12133): Instantiated megafunction "angle_dale:U3|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "angle_dale:U3|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "angle_dale:U3|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 16 buffer(s)
    Info (13016): Ignored 16 CARRY_SUM buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_rw" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[1]~14"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[0]~16"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[0]~16"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[0]~16"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[0]~16"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[0]~16"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~0"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[1]~14"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[0]~16"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "w_dale:U4|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[1]~14"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[0]~16"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[0]~16"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[1]~14"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[0]~16"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[0]~16"
    Info (17048): Logic cell "angle_dale:U3|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[0]~16"
Info (144001): Generated suppressed messages file D:/Data/FPGA/fenglibai(UART)/Code/output_files/lcd1602.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2536 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 2518 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 603 megabytes
    Info: Processing ended: Wed Aug 29 15:57:04 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Data/FPGA/fenglibai(UART)/Code/output_files/lcd1602.map.smsg.


