{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678820918235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678820918239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 13:08:38 2023 " "Processing started: Tue Mar 14 13:08:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678820918239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1678820918239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Acelerometro -c Acelerometro --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Acelerometro -c Acelerometro --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1678820918239 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Design Software" 0 -1 1678820918469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1678820918869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1678820918869 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Complemento.v(10) " "Verilog HDL information at Complemento.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "Complemento.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/Complemento.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1678820929995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento.v 1 1 " "Found 1 design units, including 1 entities, in source file complemento.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Found entity 1: Complemento" {  } { { "Complemento.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/Complemento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678820929995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678820929995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven7.v 1 1 " "Found 1 design units, including 1 entities, in source file seven7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven7 " "Found entity 1: seven7" {  } { { "seven7.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/seven7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678820929995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678820929995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 WRAPPER " "Found entity 1: WRAPPER" {  } { { "WRAPPER.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/WRAPPER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678820929995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678820929995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg4 Complemento.v(43) " "Verilog HDL Implicit Net warning at Complemento.v(43): created implicit net for \"seg4\"" {  } { { "Complemento.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/Complemento.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1678820929995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 Complemento.v(46) " "Verilog HDL Implicit Net warning at Complemento.v(46): created implicit net for \"HEX3\"" {  } { { "Complemento.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/Complemento.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1678820929995 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "complemento_a_2 Complemento.v(14) " "Verilog HDL Procedural Assignment error at Complemento.v(14): object \"complemento_a_2\" on left-hand side of assignment must have a variable data type" {  } { { "Complemento.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/Complemento.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1678820930010 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "signo Complemento.v(15) " "Verilog HDL Procedural Assignment error at Complemento.v(15): object \"signo\" on left-hand side of assignment must have a variable data type" {  } { { "Complemento.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/Complemento.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1678820930010 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "complemento_a_2 Complemento.v(18) " "Verilog HDL Procedural Assignment error at Complemento.v(18): object \"complemento_a_2\" on left-hand side of assignment must have a variable data type" {  } { { "Complemento.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/Complemento.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1678820930010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/output_files/Acelerometro.map.smsg " "Generated suppressed messages file C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Acelerometro/output_files/Acelerometro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1678820930043 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678820930065 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 14 13:08:50 2023 " "Processing ended: Tue Mar 14 13:08:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678820930065 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678820930065 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678820930065 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678820930065 ""}
