Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/kuba/code/isp/lab5x/test_source_isim_beh.exe -prj /home/kuba/code/isp/lab5x/test_source_beh.prj work.test_source 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/kuba/code/isp/lab5x/source.vhd" into library work
Parsing VHDL file "/home/kuba/code/isp/lab5x/test_source.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "/home/kuba/code/isp/lab5x/source.vhd" Line 155: <char_mem> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/kuba/code/isp/lab5x/source.vhd" Line 162: <fifo_mem> remains a black-box since it has no binding entity.
Completed static elaboration
Fuse Memory Usage: 96764 KB
Fuse CPU Usage: 940 ms
WARNING:Simulator:648 - "/home/kuba/code/isp/lab5x/source.vhd" Line 155. Instance char_mem is unbound
WARNING:Simulator:648 - "/home/kuba/code/isp/lab5x/source.vhd" Line 162. Instance fifo_mem is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture behavioral of entity source [source_default]
Compiling architecture behavior of entity test_source
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/kuba/code/isp/lab5x/test_source_isim_beh.exe
Fuse Memory Usage: 1195060 KB
Fuse CPU Usage: 1000 ms
GCC CPU Usage: 1130 ms
