library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity BG_Converter is
    Port ( B : in  STD_LOGIC_VECTOR (3 downto 0);
           G : out  STD_LOGIC_VECTOR (3 downto 0));
end BG_Converter;

architecture Behavioral of BG_Converter is

begin

G(3) <= B(3);
G(2) <= B(2) xor B(3);
G(1) <= B(1) xor B(2);
G(0) <= B(0) xor B(1);

end Behavioral;
