# 100Days of Verilog 
### Day1: Basic Gates
