/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [6:0] _03_;
  wire [9:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [38:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [5:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [35:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_14z[3] ? celloutsig_1_5z : celloutsig_1_10z;
  assign celloutsig_0_8z = _00_ ? celloutsig_0_0z[3] : celloutsig_0_7z[4];
  assign celloutsig_0_9z = celloutsig_0_8z ? celloutsig_0_1z : celloutsig_0_4z[3];
  assign celloutsig_0_21z = celloutsig_0_3z ? celloutsig_0_16z[3] : celloutsig_0_13z;
  assign celloutsig_1_8z = ~celloutsig_1_6z;
  assign celloutsig_0_40z = ~((celloutsig_0_36z | celloutsig_0_2z) & celloutsig_0_39z[2]);
  assign celloutsig_0_46z = ~((_01_ | celloutsig_0_7z[5]) & celloutsig_0_6z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_0z) & celloutsig_1_1z);
  assign celloutsig_0_23z = celloutsig_0_13z | ~(celloutsig_0_20z[6]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[131]);
  reg [3:0] _14_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 4'h0;
    else _14_ <= { celloutsig_0_32z[3:1], celloutsig_0_40z };
  assign { _02_[3:2], _01_, _02_[0] } = _14_;
  reg [6:0] _15_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 7'h00;
    else _15_ <= celloutsig_0_4z[6:0];
  assign { _03_[6:1], _00_ } = _15_;
  assign celloutsig_0_32z = { celloutsig_0_10z[1:0], celloutsig_0_21z, celloutsig_0_27z } & { celloutsig_0_19z[8:6], celloutsig_0_9z };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_4z } & { in_data[130:126], celloutsig_1_6z };
  assign celloutsig_0_7z = { in_data[43], celloutsig_0_4z, celloutsig_0_1z } & { celloutsig_0_0z[8:0], celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[95:89], celloutsig_0_1z } / { 1'h1, in_data[61:55] };
  assign celloutsig_0_16z = { celloutsig_0_14z[8:1], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_7z } / { 1'h1, celloutsig_0_7z[5], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_7z = in_data[122] & ~(celloutsig_1_2z);
  assign celloutsig_0_27z = celloutsig_0_6z & ~(celloutsig_0_6z);
  assign celloutsig_0_39z = - celloutsig_0_14z[3:0];
  assign celloutsig_0_15z = - celloutsig_0_14z[6:2];
  assign celloutsig_1_14z = { in_data[166:162], celloutsig_1_10z, celloutsig_1_1z } | { in_data[132:127], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_9z[18:16], celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_0z } | { celloutsig_1_13z[5], celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_11z = & { celloutsig_1_9z[11:8], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_1z, in_data[54:44], celloutsig_0_0z };
  assign celloutsig_1_6z = | { celloutsig_1_3z[18:14], celloutsig_1_0z };
  assign celloutsig_0_26z = | celloutsig_0_12z[4:0];
  assign celloutsig_1_5z = celloutsig_1_0z & celloutsig_1_2z;
  assign celloutsig_1_10z = celloutsig_1_8z & celloutsig_1_3z[9];
  assign celloutsig_0_1z = in_data[66] & in_data[20];
  assign celloutsig_0_18z = | { celloutsig_0_16z[24:14], celloutsig_0_12z };
  assign celloutsig_0_2z = | in_data[11:8];
  assign celloutsig_0_0z = in_data[38:29] >> in_data[68:59];
  assign celloutsig_0_12z = celloutsig_0_7z[5:0] >> celloutsig_0_10z[6:1];
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z } >> { in_data[147:130], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_10z = { celloutsig_0_0z[5:4], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z } >> { celloutsig_0_0z[5:0], celloutsig_0_3z };
  assign celloutsig_0_14z = { _03_[6:1], _00_, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z } >> { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_20z = { in_data[41:28], celloutsig_0_1z } >> { celloutsig_0_7z[3:1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_1_3z = { in_data[161:127], celloutsig_1_2z } >>> { in_data[138:108], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } ^ { celloutsig_1_3z[5:2], celloutsig_1_1z };
  assign celloutsig_0_19z = celloutsig_0_0z[8:0] ^ { celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_45z = 6'h00;
    else if (clkin_data[64]) celloutsig_0_45z = { celloutsig_0_0z[4:0], celloutsig_0_40z };
  assign celloutsig_0_36z = ~((celloutsig_0_23z & celloutsig_0_26z) | (celloutsig_0_32z[0] & in_data[75]));
  assign celloutsig_1_0z = ~((in_data[133] & in_data[168]) | (in_data[132] & in_data[99]));
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_3z) | (celloutsig_0_0z[7] & celloutsig_0_4z[2]));
  assign celloutsig_0_11z = ~((celloutsig_0_4z[5] & celloutsig_0_9z) | (celloutsig_0_3z & celloutsig_0_2z));
  assign celloutsig_0_13z = ~((celloutsig_0_10z[2] & celloutsig_0_10z[1]) | (in_data[67] & celloutsig_0_0z[3]));
  assign _02_[1] = _01_;
  assign _03_[0] = _00_;
  assign { out_data[128], out_data[101:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
